
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f8e0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  0800fac0  0800fac0  00010ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fda4  0800fda4  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fda4  0800fda4  00010da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdac  0800fdac  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdac  0800fdac  00010dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fdb0  0800fdb0  00010db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800fdb4  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001808  200001e0  0800ff94  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019e8  0800ff94  000119e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003cc47  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000608e  00000000  00000000  0004de57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002e60  00000000  00000000  00053ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000023a4  00000000  00000000  00056d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028762  00000000  00000000  000590ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000335cb  00000000  00000000  0008184e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0c12  00000000  00000000  000b4e19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a5a2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cf04  00000000  00000000  001a5a70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  001b2974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800faa8 	.word	0x0800faa8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800faa8 	.word	0x0800faa8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f005 fcd4 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f005 fc9d 	bl	8005fd0 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f005 fc23 	bl	8005fd0 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 ffa3 	bl	80096e0 <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f005 fc11 	bl	8005fd0 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f005 fc23 	bl	800616c <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f002 fd11 	bl	8003358 <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f005 fd09 	bl	8006394 <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00e fad4 	bl	800efa4 <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f002 fca0 	bl	8003358 <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a44:	f002 fc17 	bl	8003276 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a48:	f000 f82c 	bl	8000aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4c:	f000 fc16 	bl	800127c <MX_GPIO_Init>
  MX_DMA_Init();
 8000a50:	f000 fbe2 	bl	8001218 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a54:	f000 f874 	bl	8000b40 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000a58:	f000 f950 	bl	8000cfc <MX_ADC2_Init>
  MX_COMP1_Init();
 8000a5c:	f000 f9fc 	bl	8000e58 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000a60:	f000 fa20 	bl	8000ea4 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000a64:	f000 fa44 	bl	8000ef0 <MX_COMP4_Init>
  MX_DAC1_Init();
 8000a68:	f000 fa68 	bl	8000f3c <MX_DAC1_Init>
  MX_DAC3_Init();
 8000a6c:	f000 faaa 	bl	8000fc4 <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000a70:	f000 fae2 	bl	8001038 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000a74:	f000 fb26 	bl	80010c4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000a78:	f000 fb82 	bl	8001180 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000a7c:	f00d fba4 	bl	800e1c8 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000a80:	f000 fb60 	bl	8001144 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);
  systemInit();
 8000a84:	f001 f9d2 	bl	8001e2c <systemInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000a88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a8c:	4804      	ldr	r0, [pc, #16]	@ (8000aa0 <main+0x60>)
 8000a8e:	f005 fab7 	bl	8006000 <HAL_GPIO_TogglePin>
	  systemTask();
 8000a92:	f001 fa97 	bl	8001fc4 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000a96:	2064      	movs	r0, #100	@ 0x64
 8000a98:	f002 fc5e 	bl	8003358 <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000a9c:	bf00      	nop
 8000a9e:	e7f3      	b.n	8000a88 <main+0x48>
 8000aa0:	48000800 	.word	0x48000800

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b094      	sub	sp, #80	@ 0x50
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0318 	add.w	r3, r7, #24
 8000aae:	2238      	movs	r2, #56	@ 0x38
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f00e fa76 	bl	800efa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f007 fe38 	bl	800873c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000acc:	2329      	movs	r3, #41	@ 0x29
 8000ace:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ad4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000ada:	2301      	movs	r3, #1
 8000adc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000aea:	2355      	movs	r3, #85	@ 0x55
 8000aec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aee:	2302      	movs	r3, #2
 8000af0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000af2:	2302      	movs	r3, #2
 8000af4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000af6:	2302      	movs	r3, #2
 8000af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afa:	f107 0318 	add.w	r3, r7, #24
 8000afe:	4618      	mov	r0, r3
 8000b00:	f007 fed0 	bl	80088a4 <HAL_RCC_OscConfig>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000b0a:	f000 fc7f 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0e:	230f      	movs	r3, #15
 8000b10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b12:	2303      	movs	r3, #3
 8000b14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b22:	1d3b      	adds	r3, r7, #4
 8000b24:	2104      	movs	r1, #4
 8000b26:	4618      	mov	r0, r3
 8000b28:	f008 f9ce 	bl	8008ec8 <HAL_RCC_ClockConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b32:	f000 fc6b 	bl	800140c <Error_Handler>
  }
}
 8000b36:	bf00      	nop
 8000b38:	3750      	adds	r7, #80	@ 0x50
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08c      	sub	sp, #48	@ 0x30
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	2220      	movs	r2, #32
 8000b56:	2100      	movs	r1, #0
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f00e fa23 	bl	800efa4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b5e:	4b5e      	ldr	r3, [pc, #376]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b60:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b66:	4b5c      	ldr	r3, [pc, #368]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b68:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b6e:	4b5a      	ldr	r3, [pc, #360]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b74:	4b58      	ldr	r3, [pc, #352]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000b7a:	4b57      	ldr	r3, [pc, #348]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b80:	4b55      	ldr	r3, [pc, #340]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b86:	4b54      	ldr	r3, [pc, #336]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b88:	2204      	movs	r2, #4
 8000b8a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b8c:	4b52      	ldr	r3, [pc, #328]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b92:	4b51      	ldr	r3, [pc, #324]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000b98:	4b4f      	ldr	r3, [pc, #316]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000b9a:	2207      	movs	r2, #7
 8000b9c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ba6:	4b4c      	ldr	r3, [pc, #304]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bac:	4b4a      	ldr	r3, [pc, #296]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000bb2:	4b49      	ldr	r3, [pc, #292]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bba:	4b47      	ldr	r3, [pc, #284]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000bc0:	4b45      	ldr	r3, [pc, #276]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bc8:	4843      	ldr	r0, [pc, #268]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000bca:	f002 fe77 	bl	80038bc <HAL_ADC_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000bd4:	f000 fc1a 	bl	800140c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be0:	4619      	mov	r1, r3
 8000be2:	483d      	ldr	r0, [pc, #244]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000be4:	f003 fed4 	bl	8004990 <HAL_ADCEx_MultiModeConfigChannel>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000bee:	f000 fc0d 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bf2:	4b3a      	ldr	r3, [pc, #232]	@ (8000cdc <MX_ADC1_Init+0x19c>)
 8000bf4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bf6:	2306      	movs	r3, #6
 8000bf8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000bfa:	2306      	movs	r3, #6
 8000bfc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000bfe:	4b38      	ldr	r3, [pc, #224]	@ (8000ce0 <MX_ADC1_Init+0x1a0>)
 8000c00:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c02:	2304      	movs	r3, #4
 8000c04:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4832      	ldr	r0, [pc, #200]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000c10:	f003 f8a0 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000c1a:	f000 fbf7 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c1e:	4b31      	ldr	r3, [pc, #196]	@ (8000ce4 <MX_ADC1_Init+0x1a4>)
 8000c20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c22:	230c      	movs	r3, #12
 8000c24:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c26:	237f      	movs	r3, #127	@ 0x7f
 8000c28:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	482a      	ldr	r0, [pc, #168]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000c30:	f003 f890 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000c3a:	f000 fbe7 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ce8 <MX_ADC1_Init+0x1a8>)
 8000c40:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c42:	2312      	movs	r3, #18
 8000c44:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c46:	1d3b      	adds	r3, r7, #4
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4823      	ldr	r0, [pc, #140]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000c4c:	f003 f882 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000c56:	f000 fbd9 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000c5a:	4b24      	ldr	r3, [pc, #144]	@ (8000cec <MX_ADC1_Init+0x1ac>)
 8000c5c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c5e:	2318      	movs	r3, #24
 8000c60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	4619      	mov	r1, r3
 8000c66:	481c      	ldr	r0, [pc, #112]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000c68:	f003 f874 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000c72:	f000 fbcb 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000c76:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf0 <MX_ADC1_Init+0x1b0>)
 8000c78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000c7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000c86:	f003 f865 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000c90:	f000 fbbc 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000c94:	4b17      	ldr	r3, [pc, #92]	@ (8000cf4 <MX_ADC1_Init+0x1b4>)
 8000c96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000c98:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000c9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	4619      	mov	r1, r3
 8000ca2:	480d      	ldr	r0, [pc, #52]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000ca4:	f003 f856 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000cae:	f000 fbad 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000cb2:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <MX_ADC1_Init+0x1b8>)
 8000cb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000cb6:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000cba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	@ (8000cd8 <MX_ADC1_Init+0x198>)
 8000cc2:	f003 f847 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000ccc:	f000 fb9e 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	3730      	adds	r7, #48	@ 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000260 	.word	0x20000260
 8000cdc:	04300002 	.word	0x04300002
 8000ce0:	407f0000 	.word	0x407f0000
 8000ce4:	19200040 	.word	0x19200040
 8000ce8:	1d500080 	.word	0x1d500080
 8000cec:	21800100 	.word	0x21800100
 8000cf0:	25b00200 	.word	0x25b00200
 8000cf4:	c3210000 	.word	0xc3210000
 8000cf8:	c7520000 	.word	0xc7520000

08000cfc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d02:	463b      	mov	r3, r7
 8000d04:	2220      	movs	r2, #32
 8000d06:	2100      	movs	r1, #0
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f00e f94b 	bl	800efa4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d0e:	4b4a      	ldr	r3, [pc, #296]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d10:	4a4a      	ldr	r2, [pc, #296]	@ (8000e3c <MX_ADC2_Init+0x140>)
 8000d12:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d14:	4b48      	ldr	r3, [pc, #288]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d16:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000d1a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000d1c:	4b46      	ldr	r3, [pc, #280]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d22:	4b45      	ldr	r3, [pc, #276]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000d28:	4b43      	ldr	r3, [pc, #268]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d2e:	4b42      	ldr	r3, [pc, #264]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d34:	4b40      	ldr	r3, [pc, #256]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d36:	2204      	movs	r2, #4
 8000d38:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d3a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d40:	4b3d      	ldr	r3, [pc, #244]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000d46:	4b3c      	ldr	r3, [pc, #240]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d48:	2205      	movs	r2, #5
 8000d4a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d54:	4b38      	ldr	r3, [pc, #224]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d5a:	4b37      	ldr	r3, [pc, #220]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000d60:	4b35      	ldr	r3, [pc, #212]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d68:	4b33      	ldr	r3, [pc, #204]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000d6e:	4b32      	ldr	r3, [pc, #200]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d76:	4830      	ldr	r0, [pc, #192]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000d78:	f002 fda0 	bl	80038bc <HAL_ADC_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000d82:	f000 fb43 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000d86:	4b2e      	ldr	r3, [pc, #184]	@ (8000e40 <MX_ADC2_Init+0x144>)
 8000d88:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d8a:	2306      	movs	r3, #6
 8000d8c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000d8e:	2306      	movs	r3, #6
 8000d90:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000d92:	4b2c      	ldr	r3, [pc, #176]	@ (8000e44 <MX_ADC2_Init+0x148>)
 8000d94:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d96:	2304      	movs	r3, #4
 8000d98:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d9e:	463b      	mov	r3, r7
 8000da0:	4619      	mov	r1, r3
 8000da2:	4825      	ldr	r0, [pc, #148]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000da4:	f002 ffd6 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000dae:	f000 fb2d 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000db2:	4b25      	ldr	r3, [pc, #148]	@ (8000e48 <MX_ADC2_Init+0x14c>)
 8000db4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000db6:	230c      	movs	r3, #12
 8000db8:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dba:	237f      	movs	r3, #127	@ 0x7f
 8000dbc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dbe:	463b      	mov	r3, r7
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	481d      	ldr	r0, [pc, #116]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000dc4:	f002 ffc6 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8000dce:	f000 fb1d 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000dd2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e4c <MX_ADC2_Init+0x150>)
 8000dd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000dd6:	2312      	movs	r3, #18
 8000dd8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4816      	ldr	r0, [pc, #88]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000de0:	f002 ffb8 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8000dea:	f000 fb0f 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000dee:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <MX_ADC2_Init+0x154>)
 8000df0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000df2:	2318      	movs	r3, #24
 8000df4:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000df6:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <MX_ADC2_Init+0x148>)
 8000df8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480e      	ldr	r0, [pc, #56]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000e00:	f002 ffa8 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 8000e0a:	f000 faff 	bl	800140c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_ADC2_Init+0x158>)
 8000e10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000e12:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e16:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e18:	237f      	movs	r3, #127	@ 0x7f
 8000e1a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e1c:	463b      	mov	r3, r7
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <MX_ADC2_Init+0x13c>)
 8000e22:	f002 ff97 	bl	8003d54 <HAL_ADC_ConfigChannel>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8000e2c:	f000 faee 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e30:	bf00      	nop
 8000e32:	3720      	adds	r7, #32
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	200002cc 	.word	0x200002cc
 8000e3c:	50000100 	.word	0x50000100
 8000e40:	10c00010 	.word	0x10c00010
 8000e44:	407f0000 	.word	0x407f0000
 8000e48:	2e300800 	.word	0x2e300800
 8000e4c:	32601000 	.word	0x32601000
 8000e50:	3ac04000 	.word	0x3ac04000
 8000e54:	47520000 	.word	0x47520000

08000e58 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000e5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e5e:	4a10      	ldr	r2, [pc, #64]	@ (8000ea0 <MX_COMP1_Init+0x48>)
 8000e60:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e68:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e6c:	2250      	movs	r2, #80	@ 0x50
 8000e6e:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e76:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000e7c:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000e88:	4804      	ldr	r0, [pc, #16]	@ (8000e9c <MX_COMP1_Init+0x44>)
 8000e8a:	f003 fecd 	bl	8004c28 <HAL_COMP_Init>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 8000e94:	f000 faba 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	200003f8 	.word	0x200003f8
 8000ea0:	40010200 	.word	0x40010200

08000ea4 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000eaa:	4a10      	ldr	r2, [pc, #64]	@ (8000eec <MX_COMP2_Init+0x48>)
 8000eac:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000eae:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000eb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eb4:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000eb8:	2250      	movs	r2, #80	@ 0x50
 8000eba:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ec2:	4b09      	ldr	r3, [pc, #36]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000ec8:	4b07      	ldr	r3, [pc, #28]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ece:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000ed4:	4804      	ldr	r0, [pc, #16]	@ (8000ee8 <MX_COMP2_Init+0x44>)
 8000ed6:	f003 fea7 	bl	8004c28 <HAL_COMP_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 8000ee0:	f000 fa94 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	2000041c 	.word	0x2000041c
 8000eec:	40010204 	.word	0x40010204

08000ef0 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000ef6:	4a10      	ldr	r2, [pc, #64]	@ (8000f38 <MX_COMP4_Init+0x48>)
 8000ef8:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000efa:	4b0e      	ldr	r3, [pc, #56]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f02:	2240      	movs	r2, #64	@ 0x40
 8000f04:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000f06:	4b0b      	ldr	r3, [pc, #44]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f0c:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000f12:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f18:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000f1e:	4805      	ldr	r0, [pc, #20]	@ (8000f34 <MX_COMP4_Init+0x44>)
 8000f20:	f003 fe82 	bl	8004c28 <HAL_COMP_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 8000f2a:	f000 fa6f 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000f2e:	bf00      	nop
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000440 	.word	0x20000440
 8000f38:	4001020c 	.word	0x4001020c

08000f3c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b08c      	sub	sp, #48	@ 0x30
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f42:	463b      	mov	r3, r7
 8000f44:	2230      	movs	r2, #48	@ 0x30
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f00e f82b 	bl	800efa4 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <MX_DAC1_Init+0x80>)
 8000f50:	4a1b      	ldr	r2, [pc, #108]	@ (8000fc0 <MX_DAC1_Init+0x84>)
 8000f52:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f54:	4819      	ldr	r0, [pc, #100]	@ (8000fbc <MX_DAC1_Init+0x80>)
 8000f56:	f004 f852 	bl	8004ffe <HAL_DAC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000f60:	f000 fa54 	bl	800140c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000f64:	2302      	movs	r3, #2
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f70:	2300      	movs	r3, #0
 8000f72:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f88:	463b      	mov	r3, r7
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <MX_DAC1_Init+0x80>)
 8000f90:	f004 f858 	bl	8005044 <HAL_DAC_ConfigChannel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000f9a:	f000 fa37 	bl	800140c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	2210      	movs	r2, #16
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_DAC1_Init+0x80>)
 8000fa6:	f004 f84d 	bl	8005044 <HAL_DAC_ConfigChannel>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000fb0:	f000 fa2c 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000fb4:	bf00      	nop
 8000fb6:	3730      	adds	r7, #48	@ 0x30
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000464 	.word	0x20000464
 8000fc0:	50000800 	.word	0x50000800

08000fc4 <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08c      	sub	sp, #48	@ 0x30
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fca:	463b      	mov	r3, r7
 8000fcc:	2230      	movs	r2, #48	@ 0x30
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f00d ffe7 	bl	800efa4 <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 8000fd6:	4b16      	ldr	r3, [pc, #88]	@ (8001030 <MX_DAC3_Init+0x6c>)
 8000fd8:	4a16      	ldr	r2, [pc, #88]	@ (8001034 <MX_DAC3_Init+0x70>)
 8000fda:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8000fdc:	4814      	ldr	r0, [pc, #80]	@ (8001030 <MX_DAC3_Init+0x6c>)
 8000fde:	f004 f80e 	bl	8004ffe <HAL_DAC_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8000fe8:	f000 fa10 	bl	800140c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000fec:	2302      	movs	r3, #2
 8000fee:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001004:	2302      	movs	r3, #2
 8001006:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001008:	2302      	movs	r3, #2
 800100a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800100c:	2300      	movs	r3, #0
 800100e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001010:	463b      	mov	r3, r7
 8001012:	2210      	movs	r2, #16
 8001014:	4619      	mov	r1, r3
 8001016:	4806      	ldr	r0, [pc, #24]	@ (8001030 <MX_DAC3_Init+0x6c>)
 8001018:	f004 f814 	bl	8005044 <HAL_DAC_ConfigChannel>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 8001022:	f000 f9f3 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	3730      	adds	r7, #48	@ 0x30
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000478 	.word	0x20000478
 8001034:	50001000 	.word	0x50001000

08001038 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800103c:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800103e:	4a20      	ldr	r2, [pc, #128]	@ (80010c0 <MX_FDCAN1_Init+0x88>)
 8001040:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001042:	4b1e      	ldr	r3, [pc, #120]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001044:	2200      	movs	r2, #0
 8001046:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001048:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800104a:	2200      	movs	r2, #0
 800104c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800104e:	4b1b      	ldr	r3, [pc, #108]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001054:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001056:	2200      	movs	r2, #0
 8001058:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800105a:	4b18      	ldr	r3, [pc, #96]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800105c:	2200      	movs	r2, #0
 800105e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001060:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001062:	2200      	movs	r2, #0
 8001064:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001068:	2210      	movs	r2, #16
 800106a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800106c:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800106e:	2201      	movs	r2, #1
 8001070:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8001072:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001074:	2201      	movs	r2, #1
 8001076:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8001078:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800107a:	2201      	movs	r2, #1
 800107c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001080:	2201      	movs	r2, #1
 8001082:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001084:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001086:	2201      	movs	r2, #1
 8001088:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800108a:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800108c:	2201      	movs	r2, #1
 800108e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001092:	2201      	movs	r2, #1
 8001094:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8001096:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 8001098:	2200      	movs	r2, #0
 800109a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 800109c:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 800109e:	2200      	movs	r2, #0
 80010a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80010a2:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80010a8:	4804      	ldr	r0, [pc, #16]	@ (80010bc <MX_FDCAN1_Init+0x84>)
 80010aa:	f004 fc5f 	bl	800596c <HAL_FDCAN_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80010b4:	f000 f9aa 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	2000048c 	.word	0x2000048c
 80010c0:	40006400 	.word	0x40006400

080010c4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010ca:	4a1c      	ldr	r2, [pc, #112]	@ (800113c <MX_I2C2_Init+0x78>)
 80010cc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001140 <MX_I2C2_Init+0x7c>)
 80010d2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010da:	4b17      	ldr	r3, [pc, #92]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010dc:	2201      	movs	r2, #1
 80010de:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e0:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010f2:	4b11      	ldr	r3, [pc, #68]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001138 <MX_I2C2_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80010fe:	480e      	ldr	r0, [pc, #56]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001100:	f004 ff98 	bl	8006034 <HAL_I2C_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800110a:	f000 f97f 	bl	800140c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800110e:	2100      	movs	r1, #0
 8001110:	4809      	ldr	r0, [pc, #36]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001112:	f005 fd1b 	bl	8006b4c <HAL_I2CEx_ConfigAnalogFilter>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800111c:	f000 f976 	bl	800140c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001120:	2100      	movs	r1, #0
 8001122:	4805      	ldr	r0, [pc, #20]	@ (8001138 <MX_I2C2_Init+0x74>)
 8001124:	f005 fd5d 	bl	8006be2 <HAL_I2CEx_ConfigDigitalFilter>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800112e:	f000 f96d 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	200004f0 	.word	0x200004f0
 800113c:	40005800 	.word	0x40005800
 8001140:	40b285c2 	.word	0x40b285c2

08001144 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <MX_IWDG_Init+0x34>)
 800114a:	4a0c      	ldr	r2, [pc, #48]	@ (800117c <MX_IWDG_Init+0x38>)
 800114c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800114e:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <MX_IWDG_Init+0x34>)
 8001150:	2203      	movs	r2, #3
 8001152:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <MX_IWDG_Init+0x34>)
 8001156:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800115a:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_IWDG_Init+0x34>)
 800115e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001162:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001164:	4804      	ldr	r0, [pc, #16]	@ (8001178 <MX_IWDG_Init+0x34>)
 8001166:	f005 fd88 	bl	8006c7a <HAL_IWDG_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001170:	f000 f94c 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001174:	bf00      	nop
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000544 	.word	0x20000544
 800117c:	40003000 	.word	0x40003000

08001180 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001184:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 8001186:	4a23      	ldr	r2, [pc, #140]	@ (8001214 <MX_USART1_UART_Init+0x94>)
 8001188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800118a:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 800118c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001192:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001198:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011a6:	220c      	movs	r2, #12
 80011a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b0:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011b6:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011bc:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011be:	2200      	movs	r2, #0
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c2:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011c8:	4811      	ldr	r0, [pc, #68]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ca:	f008 fe83 	bl	8009ed4 <HAL_UART_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80011d4:	f000 f91a 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	480d      	ldr	r0, [pc, #52]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011dc:	f009 fc7c 	bl	800aad8 <HAL_UARTEx_SetTxFifoThreshold>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011e6:	f000 f911 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4808      	ldr	r0, [pc, #32]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ee:	f009 fcb1 	bl	800ab54 <HAL_UARTEx_SetRxFifoThreshold>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011f8:	f000 f908 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011fe:	f009 fc32 	bl	800aa66 <HAL_UARTEx_DisableFifoMode>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001208:	f000 f900 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	20000554 	.word	0x20000554
 8001214:	40013800 	.word	0x40013800

08001218 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800121e:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <MX_DMA_Init+0x60>)
 8001220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001222:	4a15      	ldr	r2, [pc, #84]	@ (8001278 <MX_DMA_Init+0x60>)
 8001224:	f043 0304 	orr.w	r3, r3, #4
 8001228:	6493      	str	r3, [r2, #72]	@ 0x48
 800122a:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <MX_DMA_Init+0x60>)
 800122c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800122e:	f003 0304 	and.w	r3, r3, #4
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001236:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <MX_DMA_Init+0x60>)
 8001238:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800123a:	4a0f      	ldr	r2, [pc, #60]	@ (8001278 <MX_DMA_Init+0x60>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6493      	str	r3, [r2, #72]	@ 0x48
 8001242:	4b0d      	ldr	r3, [pc, #52]	@ (8001278 <MX_DMA_Init+0x60>)
 8001244:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	2100      	movs	r1, #0
 8001252:	200b      	movs	r0, #11
 8001254:	f003 fe9f 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001258:	200b      	movs	r0, #11
 800125a:	f003 feb6 	bl	8004fca <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	2100      	movs	r1, #0
 8001262:	200c      	movs	r0, #12
 8001264:	f003 fe97 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001268:	200c      	movs	r0, #12
 800126a:	f003 feae 	bl	8004fca <HAL_NVIC_EnableIRQ>

}
 800126e:	bf00      	nop
 8001270:	3708      	adds	r7, #8
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40021000 	.word	0x40021000

0800127c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	@ 0x28
 8001280:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	4b51      	ldr	r3, [pc, #324]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001296:	4a50      	ldr	r2, [pc, #320]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129e:	4b4e      	ldr	r3, [pc, #312]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a2:	f003 0304 	and.w	r3, r3, #4
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012aa:	4b4b      	ldr	r3, [pc, #300]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	4a4a      	ldr	r2, [pc, #296]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012b0:	f043 0320 	orr.w	r3, r3, #32
 80012b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b6:	4b48      	ldr	r3, [pc, #288]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	f003 0320 	and.w	r3, r3, #32
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c2:	4b45      	ldr	r3, [pc, #276]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	4a44      	ldr	r2, [pc, #272]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012c8:	f043 0301 	orr.w	r3, r3, #1
 80012cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ce:	4b42      	ldr	r3, [pc, #264]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b3f      	ldr	r3, [pc, #252]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a3e      	ldr	r2, [pc, #248]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b3c      	ldr	r3, [pc, #240]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f2:	4b39      	ldr	r3, [pc, #228]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a38      	ldr	r2, [pc, #224]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 80012f8:	f043 0308 	orr.w	r3, r3, #8
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b36      	ldr	r3, [pc, #216]	@ (80013d8 <MX_GPIO_Init+0x15c>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0308 	and.w	r3, r3, #8
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 800130a:	2200      	movs	r2, #0
 800130c:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 8001310:	4832      	ldr	r0, [pc, #200]	@ (80013dc <MX_GPIO_Init+0x160>)
 8001312:	f004 fe5d 	bl	8005fd0 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	f248 0120 	movw	r1, #32800	@ 0x8020
 800131c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001320:	f004 fe56 	bl	8005fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 800132a:	482d      	ldr	r0, [pc, #180]	@ (80013e0 <MX_GPIO_Init+0x164>)
 800132c:	f004 fe50 	bl	8005fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	2104      	movs	r1, #4
 8001334:	482b      	ldr	r0, [pc, #172]	@ (80013e4 <MX_GPIO_Init+0x168>)
 8001336:	f004 fe4b 	bl	8005fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 800133a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800133e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001340:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001344:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134a:	f107 0314 	add.w	r3, r7, #20
 800134e:	4619      	mov	r1, r3
 8001350:	4822      	ldr	r0, [pc, #136]	@ (80013dc <MX_GPIO_Init+0x160>)
 8001352:	f004 fcbb 	bl	8005ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8001356:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 800135a:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001368:	f107 0314 	add.w	r3, r7, #20
 800136c:	4619      	mov	r1, r3
 800136e:	481b      	ldr	r0, [pc, #108]	@ (80013dc <MX_GPIO_Init+0x160>)
 8001370:	f004 fcac 	bl	8005ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 8001374:	f248 0320 	movw	r3, #32800	@ 0x8020
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137a:	2301      	movs	r3, #1
 800137c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001382:	2300      	movs	r3, #0
 8001384:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4619      	mov	r1, r3
 800138c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001390:	f004 fc9c 	bl	8005ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 8001394:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8001398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	4619      	mov	r1, r3
 80013ac:	480c      	ldr	r0, [pc, #48]	@ (80013e0 <MX_GPIO_Init+0x164>)
 80013ae:	f004 fc8d 	bl	8005ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 80013b2:	2304      	movs	r3, #4
 80013b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013be:	2300      	movs	r3, #0
 80013c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4806      	ldr	r0, [pc, #24]	@ (80013e4 <MX_GPIO_Init+0x168>)
 80013ca:	f004 fc7f 	bl	8005ccc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40021000 	.word	0x40021000
 80013dc:	48000800 	.word	0x48000800
 80013e0:	48000400 	.word	0x48000400
 80013e4:	48000c00 	.word	0x48000c00

080013e8 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 80013f0:	1d39      	adds	r1, r7, #4
 80013f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013f6:	2201      	movs	r2, #1
 80013f8:	4803      	ldr	r0, [pc, #12]	@ (8001408 <__io_putchar+0x20>)
 80013fa:	f008 fdbb 	bl	8009f74 <HAL_UART_Transmit>

  return ch;
 80013fe:	687b      	ldr	r3, [r7, #4]
}
 8001400:	4618      	mov	r0, r3
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000554 	.word	0x20000554

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <HAL_MspInit+0x54>)
 8001420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001422:	4a12      	ldr	r2, [pc, #72]	@ (800146c <HAL_MspInit+0x54>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6613      	str	r3, [r2, #96]	@ 0x60
 800142a:	4b10      	ldr	r3, [pc, #64]	@ (800146c <HAL_MspInit+0x54>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <HAL_MspInit+0x54>)
 8001438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143a:	4a0c      	ldr	r2, [pc, #48]	@ (800146c <HAL_MspInit+0x54>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001440:	6593      	str	r3, [r2, #88]	@ 0x58
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_MspInit+0x54>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 800144e:	2000      	movs	r0, #0
 8001450:	f001 ffa4 	bl	800339c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001454:	2000      	movs	r0, #0
 8001456:	f001 ffb5 	bl	80033c4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800145a:	f001 ffc7 	bl	80033ec <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800145e:	f007 fa11 	bl	8008884 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40021000 	.word	0x40021000

08001470 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b0a0      	sub	sp, #128	@ 0x80
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001488:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800148c:	2244      	movs	r2, #68	@ 0x44
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f00d fd87 	bl	800efa4 <memset>
  if(hadc->Instance==ADC1)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800149e:	f040 8082 	bne.w	80015a6 <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80014a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80014a8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80014ac:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014b2:	4618      	mov	r0, r3
 80014b4:	f007 ff24 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80014be:	f7ff ffa5 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80014c2:	4b8b      	ldr	r3, [pc, #556]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	4a89      	ldr	r2, [pc, #548]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80014ca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80014cc:	4b88      	ldr	r3, [pc, #544]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d10b      	bne.n	80014ec <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80014d4:	4b87      	ldr	r3, [pc, #540]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d8:	4a86      	ldr	r2, [pc, #536]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014da:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014e0:	4b84      	ldr	r3, [pc, #528]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014ec:	4b81      	ldr	r3, [pc, #516]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f0:	4a80      	ldr	r2, [pc, #512]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014f2:	f043 0304 	orr.w	r3, r3, #4
 80014f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f8:	4b7e      	ldr	r3, [pc, #504]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80014fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	623b      	str	r3, [r7, #32]
 8001502:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b7b      	ldr	r3, [pc, #492]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001508:	4a7a      	ldr	r2, [pc, #488]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001510:	4b78      	ldr	r3, [pc, #480]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	61fb      	str	r3, [r7, #28]
 800151a:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 800151c:	230f      	movs	r3, #15
 800151e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001520:	2303      	movs	r3, #3
 8001522:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001528:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800152c:	4619      	mov	r1, r3
 800152e:	4872      	ldr	r0, [pc, #456]	@ (80016f8 <HAL_ADC_MspInit+0x288>)
 8001530:	f004 fbcc 	bl	8005ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 8001534:	2303      	movs	r3, #3
 8001536:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001538:	2303      	movs	r3, #3
 800153a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001544:	4619      	mov	r1, r3
 8001546:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800154a:	f004 fbbf 	bl	8005ccc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800154e:	4b6b      	ldr	r3, [pc, #428]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001550:	4a6b      	ldr	r2, [pc, #428]	@ (8001700 <HAL_ADC_MspInit+0x290>)
 8001552:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001554:	4b69      	ldr	r3, [pc, #420]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001556:	2205      	movs	r2, #5
 8001558:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800155a:	4b68      	ldr	r3, [pc, #416]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 800155c:	2200      	movs	r2, #0
 800155e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001560:	4b66      	ldr	r3, [pc, #408]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001566:	4b65      	ldr	r3, [pc, #404]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001568:	2280      	movs	r2, #128	@ 0x80
 800156a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800156c:	4b63      	ldr	r3, [pc, #396]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 800156e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001572:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001574:	4b61      	ldr	r3, [pc, #388]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001576:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800157a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800157c:	4b5f      	ldr	r3, [pc, #380]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 800157e:	2220      	movs	r2, #32
 8001580:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001582:	4b5e      	ldr	r3, [pc, #376]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 8001584:	2200      	movs	r2, #0
 8001586:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001588:	485c      	ldr	r0, [pc, #368]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 800158a:	f003 ff15 	bl	80053b8 <HAL_DMA_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001594:	f7ff ff3a 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a58      	ldr	r2, [pc, #352]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 800159c:	655a      	str	r2, [r3, #84]	@ 0x54
 800159e:	4a57      	ldr	r2, [pc, #348]	@ (80016fc <HAL_ADC_MspInit+0x28c>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80015a4:	e09f      	b.n	80016e6 <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a56      	ldr	r2, [pc, #344]	@ (8001704 <HAL_ADC_MspInit+0x294>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	f040 809a 	bne.w	80016e6 <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80015b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80015b8:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80015bc:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015c2:	4618      	mov	r0, r3
 80015c4:	f007 fe9c 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80015ce:	f7ff ff1d 	bl	800140c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80015d2:	4b47      	ldr	r3, [pc, #284]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	3301      	adds	r3, #1
 80015d8:	4a45      	ldr	r2, [pc, #276]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80015da:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80015dc:	4b44      	ldr	r3, [pc, #272]	@ (80016f0 <HAL_ADC_MspInit+0x280>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d10b      	bne.n	80015fc <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015e4:	4b43      	ldr	r3, [pc, #268]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80015e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e8:	4a42      	ldr	r2, [pc, #264]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80015ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f0:	4b40      	ldr	r3, [pc, #256]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015f8:	61bb      	str	r3, [r7, #24]
 80015fa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fc:	4b3d      	ldr	r3, [pc, #244]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 80015fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001600:	4a3c      	ldr	r2, [pc, #240]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001602:	f043 0301 	orr.w	r3, r3, #1
 8001606:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001608:	4b3a      	ldr	r3, [pc, #232]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 800160a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001614:	4b37      	ldr	r3, [pc, #220]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001618:	4a36      	ldr	r2, [pc, #216]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 800161a:	f043 0304 	orr.w	r3, r3, #4
 800161e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001620:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001624:	f003 0304 	and.w	r3, r3, #4
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 800162e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001630:	4a30      	ldr	r2, [pc, #192]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 8001632:	f043 0302 	orr.w	r3, r3, #2
 8001636:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001638:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <HAL_ADC_MspInit+0x284>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 8001644:	2390      	movs	r3, #144	@ 0x90
 8001646:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001648:	2303      	movs	r3, #3
 800164a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001654:	4619      	mov	r1, r3
 8001656:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800165a:	f004 fb37 	bl	8005ccc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 800165e:	2330      	movs	r3, #48	@ 0x30
 8001660:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001662:	2303      	movs	r3, #3
 8001664:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800166e:	4619      	mov	r1, r3
 8001670:	4821      	ldr	r0, [pc, #132]	@ (80016f8 <HAL_ADC_MspInit+0x288>)
 8001672:	f004 fb2b 	bl	8005ccc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 8001676:	f648 0304 	movw	r3, #34820	@ 0x8804
 800167a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001688:	4619      	mov	r1, r3
 800168a:	481f      	ldr	r0, [pc, #124]	@ (8001708 <HAL_ADC_MspInit+0x298>)
 800168c:	f004 fb1e 	bl	8005ccc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001690:	4b1e      	ldr	r3, [pc, #120]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 8001692:	4a1f      	ldr	r2, [pc, #124]	@ (8001710 <HAL_ADC_MspInit+0x2a0>)
 8001694:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001696:	4b1d      	ldr	r3, [pc, #116]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 8001698:	2224      	movs	r2, #36	@ 0x24
 800169a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800169c:	4b1b      	ldr	r3, [pc, #108]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80016a8:	4b18      	ldr	r3, [pc, #96]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016aa:	2280      	movs	r2, #128	@ 0x80
 80016ac:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016ae:	4b17      	ldr	r3, [pc, #92]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016b6:	4b15      	ldr	r3, [pc, #84]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80016bc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80016be:	4b13      	ldr	r3, [pc, #76]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016c0:	2220      	movs	r2, #32
 80016c2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80016ca:	4810      	ldr	r0, [pc, #64]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016cc:	f003 fe74 	bl	80053b8 <HAL_DMA_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 80016d6:	f7ff fe99 	bl	800140c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a0b      	ldr	r2, [pc, #44]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016de:	655a      	str	r2, [r3, #84]	@ 0x54
 80016e0:	4a0a      	ldr	r2, [pc, #40]	@ (800170c <HAL_ADC_MspInit+0x29c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80016e6:	bf00      	nop
 80016e8:	3780      	adds	r7, #128	@ 0x80
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200005e8 	.word	0x200005e8
 80016f4:	40021000 	.word	0x40021000
 80016f8:	48000800 	.word	0x48000800
 80016fc:	20000338 	.word	0x20000338
 8001700:	40020008 	.word	0x40020008
 8001704:	50000100 	.word	0x50000100
 8001708:	48000400 	.word	0x48000400
 800170c:	20000398 	.word	0x20000398
 8001710:	4002001c 	.word	0x4002001c

08001714 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08c      	sub	sp, #48	@ 0x30
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a4d      	ldr	r2, [pc, #308]	@ (8001868 <HAL_COMP_MspInit+0x154>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d135      	bne.n	80017a2 <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001736:	4b4d      	ldr	r3, [pc, #308]	@ (800186c <HAL_COMP_MspInit+0x158>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173a:	4a4c      	ldr	r2, [pc, #304]	@ (800186c <HAL_COMP_MspInit+0x158>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001742:	4b4a      	ldr	r3, [pc, #296]	@ (800186c <HAL_COMP_MspInit+0x158>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	61bb      	str	r3, [r7, #24]
 800174c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	4b47      	ldr	r3, [pc, #284]	@ (800186c <HAL_COMP_MspInit+0x158>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	4a46      	ldr	r2, [pc, #280]	@ (800186c <HAL_COMP_MspInit+0x158>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175a:	4b44      	ldr	r3, [pc, #272]	@ (800186c <HAL_COMP_MspInit+0x158>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	617b      	str	r3, [r7, #20]
 8001764:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001766:	2340      	movs	r3, #64	@ 0x40
 8001768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8001776:	2308      	movs	r3, #8
 8001778:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 031c 	add.w	r3, r7, #28
 800177e:	4619      	mov	r1, r3
 8001780:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001784:	f004 faa2 	bl	8005ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001788:	2302      	movs	r3, #2
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001794:	f107 031c 	add.w	r3, r7, #28
 8001798:	4619      	mov	r1, r3
 800179a:	4835      	ldr	r0, [pc, #212]	@ (8001870 <HAL_COMP_MspInit+0x15c>)
 800179c:	f004 fa96 	bl	8005ccc <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 80017a0:	e05d      	b.n	800185e <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a33      	ldr	r2, [pc, #204]	@ (8001874 <HAL_COMP_MspInit+0x160>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d12a      	bne.n	8001802 <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ac:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <HAL_COMP_MspInit+0x158>)
 80017ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017b0:	4a2e      	ldr	r2, [pc, #184]	@ (800186c <HAL_COMP_MspInit+0x158>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017b8:	4b2c      	ldr	r3, [pc, #176]	@ (800186c <HAL_COMP_MspInit+0x158>)
 80017ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017c4:	2304      	movs	r3, #4
 80017c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d0:	2300      	movs	r3, #0
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 80017d4:	2308      	movs	r3, #8
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 031c 	add.w	r3, r7, #28
 80017dc:	4619      	mov	r1, r3
 80017de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e2:	f004 fa73 	bl	8005ccc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017e6:	2308      	movs	r3, #8
 80017e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017ea:	2303      	movs	r3, #3
 80017ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f2:	f107 031c 	add.w	r3, r7, #28
 80017f6:	4619      	mov	r1, r3
 80017f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fc:	f004 fa66 	bl	8005ccc <HAL_GPIO_Init>
}
 8001800:	e02d      	b.n	800185e <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a1c      	ldr	r2, [pc, #112]	@ (8001878 <HAL_COMP_MspInit+0x164>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d128      	bne.n	800185e <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180c:	4b17      	ldr	r3, [pc, #92]	@ (800186c <HAL_COMP_MspInit+0x158>)
 800180e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001810:	4a16      	ldr	r2, [pc, #88]	@ (800186c <HAL_COMP_MspInit+0x158>)
 8001812:	f043 0302 	orr.w	r3, r3, #2
 8001816:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001818:	4b14      	ldr	r3, [pc, #80]	@ (800186c <HAL_COMP_MspInit+0x158>)
 800181a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181c:	f003 0302 	and.w	r3, r3, #2
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001824:	2301      	movs	r3, #1
 8001826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001828:	2303      	movs	r3, #3
 800182a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	4619      	mov	r1, r3
 8001836:	480e      	ldr	r0, [pc, #56]	@ (8001870 <HAL_COMP_MspInit+0x15c>)
 8001838:	f004 fa48 	bl	8005ccc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800183c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184a:	2300      	movs	r3, #0
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 800184e:	2308      	movs	r3, #8
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001852:	f107 031c 	add.w	r3, r7, #28
 8001856:	4619      	mov	r1, r3
 8001858:	4805      	ldr	r0, [pc, #20]	@ (8001870 <HAL_COMP_MspInit+0x15c>)
 800185a:	f004 fa37 	bl	8005ccc <HAL_GPIO_Init>
}
 800185e:	bf00      	nop
 8001860:	3730      	adds	r7, #48	@ 0x30
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40010200 	.word	0x40010200
 800186c:	40021000 	.word	0x40021000
 8001870:	48000400 	.word	0x48000400
 8001874:	40010204 	.word	0x40010204
 8001878:	4001020c 	.word	0x4001020c

0800187c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a13      	ldr	r2, [pc, #76]	@ (80018d8 <HAL_DAC_MspInit+0x5c>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d10c      	bne.n	80018a8 <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800188e:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001892:	4a12      	ldr	r2, [pc, #72]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 8001894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001898:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800189e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 80018a6:	e010      	b.n	80018ca <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a0c      	ldr	r2, [pc, #48]	@ (80018e0 <HAL_DAC_MspInit+0x64>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d10b      	bne.n	80018ca <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 80018b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b6:	4a09      	ldr	r2, [pc, #36]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 80018b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018be:	4b07      	ldr	r3, [pc, #28]	@ (80018dc <HAL_DAC_MspInit+0x60>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
}
 80018ca:	bf00      	nop
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	50000800 	.word	0x50000800
 80018dc:	40021000 	.word	0x40021000
 80018e0:	50001000 	.word	0x50001000

080018e4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b09a      	sub	sp, #104	@ 0x68
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	2244      	movs	r2, #68	@ 0x44
 8001902:	2100      	movs	r1, #0
 8001904:	4618      	mov	r0, r3
 8001906:	f00d fb4d 	bl	800efa4 <memset>
  if(hfdcan->Instance==FDCAN1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a20      	ldr	r2, [pc, #128]	@ (8001990 <HAL_FDCAN_MspInit+0xac>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d138      	bne.n	8001986 <HAL_FDCAN_MspInit+0xa2>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001914:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001918:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800191a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800191e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001920:	f107 0310 	add.w	r3, r7, #16
 8001924:	4618      	mov	r0, r3
 8001926:	f007 fceb 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001930:	f7ff fd6c 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001934:	4b17      	ldr	r3, [pc, #92]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 8001936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001938:	4a16      	ldr	r2, [pc, #88]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 800193a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800193e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001940:	4b14      	ldr	r3, [pc, #80]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 8001942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194c:	4b11      	ldr	r3, [pc, #68]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 800194e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001950:	4a10      	ldr	r2, [pc, #64]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 8001952:	f043 0302 	orr.w	r3, r3, #2
 8001956:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001958:	4b0e      	ldr	r3, [pc, #56]	@ (8001994 <HAL_FDCAN_MspInit+0xb0>)
 800195a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001964:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001968:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001976:	2309      	movs	r3, #9
 8001978:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800197e:	4619      	mov	r1, r3
 8001980:	4805      	ldr	r0, [pc, #20]	@ (8001998 <HAL_FDCAN_MspInit+0xb4>)
 8001982:	f004 f9a3 	bl	8005ccc <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001986:	bf00      	nop
 8001988:	3768      	adds	r7, #104	@ 0x68
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40006400 	.word	0x40006400
 8001994:	40021000 	.word	0x40021000
 8001998:	48000400 	.word	0x48000400

0800199c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b09a      	sub	sp, #104	@ 0x68
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019b4:	f107 0310 	add.w	r3, r7, #16
 80019b8:	2244      	movs	r2, #68	@ 0x44
 80019ba:	2100      	movs	r1, #0
 80019bc:	4618      	mov	r0, r3
 80019be:	f00d faf1 	bl	800efa4 <memset>
  if(hi2c->Instance==I2C2)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001a44 <HAL_I2C_MspInit+0xa8>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d137      	bne.n	8001a3c <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80019cc:	2380      	movs	r3, #128	@ 0x80
 80019ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80019d0:	2300      	movs	r3, #0
 80019d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d4:	f107 0310 	add.w	r3, r7, #16
 80019d8:	4618      	mov	r0, r3
 80019da:	f007 fc91 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019e4:	f7ff fd12 	bl	800140c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e8:	4b17      	ldr	r3, [pc, #92]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 80019ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ec:	4a16      	ldr	r2, [pc, #88]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 80019ee:	f043 0301 	orr.w	r3, r3, #1
 80019f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f4:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 80019f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a00:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a04:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a06:	2312      	movs	r3, #18
 8001a08:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a12:	2304      	movs	r3, #4
 8001a14:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a16:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a20:	f004 f954 	bl	8005ccc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a24:	4b08      	ldr	r3, [pc, #32]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 8001a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a28:	4a07      	ldr	r2, [pc, #28]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 8001a2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a30:	4b05      	ldr	r3, [pc, #20]	@ (8001a48 <HAL_I2C_MspInit+0xac>)
 8001a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a38:	60bb      	str	r3, [r7, #8]
 8001a3a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3768      	adds	r7, #104	@ 0x68
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40005800 	.word	0x40005800
 8001a48:	40021000 	.word	0x40021000

08001a4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b09a      	sub	sp, #104	@ 0x68
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a64:	f107 0310 	add.w	r3, r7, #16
 8001a68:	2244      	movs	r2, #68	@ 0x44
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f00d fa99 	bl	800efa4 <memset>
  if(huart->Instance==USART1)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a1e      	ldr	r2, [pc, #120]	@ (8001af0 <HAL_UART_MspInit+0xa4>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d135      	bne.n	8001ae8 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f007 fc39 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a94:	f7ff fcba 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a98:	4b16      	ldr	r3, [pc, #88]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a9c:	4a15      	ldr	r2, [pc, #84]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001a9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aa2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aa4:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab0:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001ab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ab4:	4a0f      	ldr	r2, [pc, #60]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001ab6:	f043 0302 	orr.w	r3, r3, #2
 8001aba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001abc:	4b0d      	ldr	r3, [pc, #52]	@ (8001af4 <HAL_UART_MspInit+0xa8>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac0:	f003 0302 	and.w	r3, r3, #2
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ac8:	23c0      	movs	r3, #192	@ 0xc0
 8001aca:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001acc:	2302      	movs	r3, #2
 8001ace:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ad8:	2307      	movs	r3, #7
 8001ada:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001adc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <HAL_UART_MspInit+0xac>)
 8001ae4:	f004 f8f2 	bl	8005ccc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ae8:	bf00      	nop
 8001aea:	3768      	adds	r7, #104	@ 0x68
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40013800 	.word	0x40013800
 8001af4:	40021000 	.word	0x40021000
 8001af8:	48000400 	.word	0x48000400

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <NMI_Handler+0x4>

08001b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <UsageFault_Handler+0x4>

08001b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f001 fbe3 	bl	800331c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <DMA1_Channel1_IRQHandler+0x10>)
 8001b62:	f003 fdb3 	bl	80056cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000338 	.word	0x20000338

08001b70 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <DMA1_Channel2_IRQHandler+0x10>)
 8001b76:	f003 fda9 	bl	80056cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000398 	.word	0x20000398

08001b84 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <USB_LP_IRQHandler+0x10>)
 8001b8a:	f005 f9c5 	bl	8006f18 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200013a0 	.word	0x200013a0

08001b98 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <SPI1_IRQHandler+0x10>)
 8001b9e:	f007 ff15 	bl	80099cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	200001fc 	.word	0x200001fc

08001bac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	e00a      	b.n	8001bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bbe:	f3af 8000 	nop.w
 8001bc2:	4601      	mov	r1, r0
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	1c5a      	adds	r2, r3, #1
 8001bc8:	60ba      	str	r2, [r7, #8]
 8001bca:	b2ca      	uxtb	r2, r1
 8001bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dbf0      	blt.n	8001bbe <_read+0x12>
  }

  return len;
 8001bdc:	687b      	ldr	r3, [r7, #4]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b086      	sub	sp, #24
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e009      	b.n	8001c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	1c5a      	adds	r2, r3, #1
 8001bfc:	60ba      	str	r2, [r7, #8]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff fbf1 	bl	80013e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dbf1      	blt.n	8001bf8 <_write+0x12>
  }
  return len;
 8001c14:	687b      	ldr	r3, [r7, #4]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <_close>:

int _close(int file)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c46:	605a      	str	r2, [r3, #4]
  return 0;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <_isatty>:

int _isatty(int file)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c5e:	2301      	movs	r3, #1
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c90:	4a14      	ldr	r2, [pc, #80]	@ (8001ce4 <_sbrk+0x5c>)
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <_sbrk+0x60>)
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c9c:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <_sbrk+0x64>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <_sbrk+0x64>)
 8001ca6:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <_sbrk+0x68>)
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d207      	bcs.n	8001cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb8:	f00d f9c2 	bl	800f040 <__errno>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	e009      	b.n	8001cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cce:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <_sbrk+0x64>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <_sbrk+0x64>)
 8001cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cda:	68fb      	ldr	r3, [r7, #12]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20008000 	.word	0x20008000
 8001ce8:	00000400 	.word	0x00000400
 8001cec:	200005ec 	.word	0x200005ec
 8001cf0:	200019e8 	.word	0x200019e8

08001cf4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <SystemInit+0x20>)
 8001cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <SystemInit+0x20>)
 8001d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d18:	480d      	ldr	r0, [pc, #52]	@ (8001d50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d1a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d1c:	f7ff ffea 	bl	8001cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d20:	480c      	ldr	r0, [pc, #48]	@ (8001d54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d22:	490d      	ldr	r1, [pc, #52]	@ (8001d58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <LoopForever+0xe>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d28:	e002      	b.n	8001d30 <LoopCopyDataInit>

08001d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2e:	3304      	adds	r3, #4

08001d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d34:	d3f9      	bcc.n	8001d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d36:	4a0a      	ldr	r2, [pc, #40]	@ (8001d60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d38:	4c0a      	ldr	r4, [pc, #40]	@ (8001d64 <LoopForever+0x16>)
  movs r3, #0
 8001d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d3c:	e001      	b.n	8001d42 <LoopFillZerobss>

08001d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d40:	3204      	adds	r2, #4

08001d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d44:	d3fb      	bcc.n	8001d3e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001d46:	f00d f981 	bl	800f04c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d4a:	f7fe fe79 	bl	8000a40 <main>

08001d4e <LoopForever>:

LoopForever:
    b LoopForever
 8001d4e:	e7fe      	b.n	8001d4e <LoopForever>
  ldr   r0, =_estack
 8001d50:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d58:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d5c:	0800fdb4 	.word	0x0800fdb4
  ldr r2, =_sbss
 8001d60:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d64:	200019e8 	.word	0x200019e8

08001d68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d68:	e7fe      	b.n	8001d68 <ADC1_2_IRQHandler>
	...

08001d6c <InitGyroscope>:
//uint8_t temp_conversion_counter = 0;

bool config_saved = 0;

void InitGyroscope(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
    int32_t ret;

    // Инициализируем гироскоп
    ret = LSM6DSOX_Init(&gyro_obj);
 8001d72:	4818      	ldr	r0, [pc, #96]	@ (8001dd4 <InitGyroscope+0x68>)
 8001d74:	f000 f944 	bl	8002000 <LSM6DSOX_Init>
 8001d78:	6078      	str	r0, [r7, #4]
    if (ret != LSM6DSOX_OK)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d003      	beq.n	8001d88 <InitGyroscope+0x1c>
    {
        printf("Ошибка инициализации гироскопа\n");
 8001d80:	4815      	ldr	r0, [pc, #84]	@ (8001dd8 <InitGyroscope+0x6c>)
 8001d82:	f00d f82f 	bl	800ede4 <puts>
        return;
 8001d86:	e022      	b.n	8001dce <InitGyroscope+0x62>
    }

    // Устанавливаем выходную частоту данных (ODR)
    ret = LSM6DSOX_GYRO_SetOutputDataRate(&gyro_obj, 104.0f); // Пример: 104 Hz
 8001d88:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8001ddc <InitGyroscope+0x70>
 8001d8c:	4811      	ldr	r0, [pc, #68]	@ (8001dd4 <InitGyroscope+0x68>)
 8001d8e:	f000 fa31 	bl	80021f4 <LSM6DSOX_GYRO_SetOutputDataRate>
 8001d92:	6078      	str	r0, [r7, #4]
    if (ret != LSM6DSOX_OK)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <InitGyroscope+0x36>
    {
        printf("Ошибка установки частоты обновления\n");
 8001d9a:	4811      	ldr	r0, [pc, #68]	@ (8001de0 <InitGyroscope+0x74>)
 8001d9c:	f00d f822 	bl	800ede4 <puts>
        return;
 8001da0:	e015      	b.n	8001dce <InitGyroscope+0x62>
    }

    // Устанавливаем полный диапазон измерений (Full Scale)
    ret = LSM6DSOX_GYRO_SetFullScale(&gyro_obj, LSM6DSOX_2000dps); // ±2000°/с
 8001da2:	2106      	movs	r1, #6
 8001da4:	480b      	ldr	r0, [pc, #44]	@ (8001dd4 <InitGyroscope+0x68>)
 8001da6:	f000 fac5 	bl	8002334 <LSM6DSOX_GYRO_SetFullScale>
 8001daa:	6078      	str	r0, [r7, #4]
    if (ret != LSM6DSOX_OK)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <InitGyroscope+0x4e>
    {
        printf("Ошибка установки диапазона гироскопа\n");
 8001db2:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <InitGyroscope+0x78>)
 8001db4:	f00d f816 	bl	800ede4 <puts>
        return;
 8001db8:	e009      	b.n	8001dce <InitGyroscope+0x62>
    }

    // Включаем гироскоп
    ret = LSM6DSOX_GYRO_Enable(&gyro_obj);
 8001dba:	4806      	ldr	r0, [pc, #24]	@ (8001dd4 <InitGyroscope+0x68>)
 8001dbc:	f000 f9a3 	bl	8002106 <LSM6DSOX_GYRO_Enable>
 8001dc0:	6078      	str	r0, [r7, #4]
    if (ret != LSM6DSOX_OK)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <InitGyroscope+0x62>
    {
        printf("Ошибка включения гироскопа\n");
 8001dc8:	4807      	ldr	r0, [pc, #28]	@ (8001de8 <InitGyroscope+0x7c>)
 8001dca:	f00d f80b 	bl	800ede4 <puts>
    }
}
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	200005f0 	.word	0x200005f0
 8001dd8:	0800fac0 	.word	0x0800fac0
 8001ddc:	42d00000 	.word	0x42d00000
 8001de0:	0800fafc 	.word	0x0800fafc
 8001de4:	0800fb40 	.word	0x0800fb40
 8001de8:	0800fb88 	.word	0x0800fb88

08001dec <ReadGyroscopeData>:

void ReadGyroscopeData(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
    LSM6DSOX_Axes_t angular_rate;
    int32_t ret;

    // Читаем текущие значения по осям
    ret = LSM6DSOX_GYRO_GetAxes(&gyro_obj, &angular_rate);
 8001df2:	463b      	mov	r3, r7
 8001df4:	4619      	mov	r1, r3
 8001df6:	480a      	ldr	r0, [pc, #40]	@ (8001e20 <ReadGyroscopeData+0x34>)
 8001df8:	f000 facb 	bl	8002392 <LSM6DSOX_GYRO_GetAxes>
 8001dfc:	60f8      	str	r0, [r7, #12]
    if (ret != LSM6DSOX_OK)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <ReadGyroscopeData+0x20>
    {
        printf("Ошибка считывания данных с гироскопа\n");
 8001e04:	4807      	ldr	r0, [pc, #28]	@ (8001e24 <ReadGyroscopeData+0x38>)
 8001e06:	f00c ffed 	bl	800ede4 <puts>
 8001e0a:	e005      	b.n	8001e18 <ReadGyroscopeData+0x2c>
        return;
    }

    // Выводим значения на каждой оси
    printf("Gyroscope Data - X: %ld, Y: %ld, Z: %ld\n",
 8001e0c:	6839      	ldr	r1, [r7, #0]
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	4805      	ldr	r0, [pc, #20]	@ (8001e28 <ReadGyroscopeData+0x3c>)
 8001e14:	f00c ff7e 	bl	800ed14 <iprintf>
           angular_rate.x, angular_rate.y, angular_rate.z);
}
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	200005f0 	.word	0x200005f0
 8001e24:	0800fbbc 	.word	0x0800fbbc
 8001e28:	0800fc04 	.word	0x0800fc04

08001e2c <systemInit>:

void systemInit(){
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 8001e32:	2320      	movs	r3, #32
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	2302      	movs	r3, #2
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3e:	22a0      	movs	r2, #160	@ 0xa0
 8001e40:	4943      	ldr	r1, [pc, #268]	@ (8001f50 <systemInit+0x124>)
 8001e42:	4844      	ldr	r0, [pc, #272]	@ (8001f54 <systemInit+0x128>)
 8001e44:	f7fe fce4 	bl	8000810 <eepromInit>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 8001e4c:	79fb      	ldrb	r3, [r7, #7]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d02e      	beq.n	8001eb0 <systemInit+0x84>
		if(ee == EE_ERROR){
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d10b      	bne.n	8001e70 <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 8001e58:	483f      	ldr	r0, [pc, #252]	@ (8001f58 <systemInit+0x12c>)
 8001e5a:	f00c ffc3 	bl	800ede4 <puts>
			HAL_IWDG_Refresh(&hiwdg);
 8001e5e:	483f      	ldr	r0, [pc, #252]	@ (8001f5c <systemInit+0x130>)
 8001e60:	f004 ff5a 	bl	8006d18 <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 8001e64:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e68:	f001 fa76 	bl	8003358 <HAL_Delay>
			Error_Handler();
 8001e6c:	f7ff face 	bl	800140c <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d11f      	bne.n	8001eb6 <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 8001e76:	483a      	ldr	r0, [pc, #232]	@ (8001f60 <systemInit+0x134>)
 8001e78:	f00c ffb4 	bl	800ede4 <puts>
			HAL_Delay(100);
 8001e7c:	2064      	movs	r0, #100	@ 0x64
 8001e7e:	f001 fa6b 	bl	8003358 <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 8001e82:	4834      	ldr	r0, [pc, #208]	@ (8001f54 <systemInit+0x128>)
 8001e84:	f7fe fd82 	bl	800098c <eepromFormat>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00c      	beq.n	8001ea8 <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 8001e8e:	4835      	ldr	r0, [pc, #212]	@ (8001f64 <systemInit+0x138>)
 8001e90:	f00c ffa8 	bl	800ede4 <puts>
				HAL_IWDG_Refresh(&hiwdg);
 8001e94:	4831      	ldr	r0, [pc, #196]	@ (8001f5c <systemInit+0x130>)
 8001e96:	f004 ff3f 	bl	8006d18 <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 8001e9a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e9e:	f001 fa5b 	bl	8003358 <HAL_Delay>
				Error_Handler();
 8001ea2:	f7ff fab3 	bl	800140c <Error_Handler>
 8001ea6:	e006      	b.n	8001eb6 <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 8001ea8:	482f      	ldr	r0, [pc, #188]	@ (8001f68 <systemInit+0x13c>)
 8001eaa:	f00c ff9b 	bl	800ede4 <puts>
 8001eae:	e002      	b.n	8001eb6 <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 8001eb0:	482e      	ldr	r0, [pc, #184]	@ (8001f6c <systemInit+0x140>)
 8001eb2:	f00c ff97 	bl	800ede4 <puts>
	HAL_IWDG_Refresh(&hiwdg);
 8001eb6:	4829      	ldr	r0, [pc, #164]	@ (8001f5c <systemInit+0x130>)
 8001eb8:	f004 ff2e 	bl	8006d18 <HAL_IWDG_Refresh>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001ebc:	217f      	movs	r1, #127	@ 0x7f
 8001ebe:	482c      	ldr	r0, [pc, #176]	@ (8001f70 <systemInit+0x144>)
 8001ec0:	f002 fd04 	bl	80048cc <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001ec4:	217f      	movs	r1, #127	@ 0x7f
 8001ec6:	482b      	ldr	r0, [pc, #172]	@ (8001f74 <systemInit+0x148>)
 8001ec8:	f002 fd00 	bl	80048cc <HAL_ADCEx_Calibration_Start>
	//HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
	//HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
	HAL_IWDG_Refresh(&hiwdg);
 8001ecc:	4823      	ldr	r0, [pc, #140]	@ (8001f5c <systemInit+0x130>)
 8001ece:	f004 ff23 	bl	8006d18 <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 8001ed2:	2340      	movs	r3, #64	@ 0x40
 8001ed4:	4a28      	ldr	r2, [pc, #160]	@ (8001f78 <systemInit+0x14c>)
 8001ed6:	4929      	ldr	r1, [pc, #164]	@ (8001f7c <systemInit+0x150>)
 8001ed8:	4829      	ldr	r0, [pc, #164]	@ (8001f80 <systemInit+0x154>)
 8001eda:	f7fe fb87 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8001ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee2:	4a28      	ldr	r2, [pc, #160]	@ (8001f84 <systemInit+0x158>)
 8001ee4:	4925      	ldr	r1, [pc, #148]	@ (8001f7c <systemInit+0x150>)
 8001ee6:	4828      	ldr	r0, [pc, #160]	@ (8001f88 <systemInit+0x15c>)
 8001ee8:	f7fe fb80 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 8001eec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ef0:	4a21      	ldr	r2, [pc, #132]	@ (8001f78 <systemInit+0x14c>)
 8001ef2:	4922      	ldr	r1, [pc, #136]	@ (8001f7c <systemInit+0x150>)
 8001ef4:	4825      	ldr	r0, [pc, #148]	@ (8001f8c <systemInit+0x160>)
 8001ef6:	f7fe fb79 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 8001efa:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001efe:	2380      	movs	r3, #128	@ 0x80
 8001f00:	4a1d      	ldr	r2, [pc, #116]	@ (8001f78 <systemInit+0x14c>)
 8001f02:	491e      	ldr	r1, [pc, #120]	@ (8001f7c <systemInit+0x150>)
 8001f04:	4822      	ldr	r0, [pc, #136]	@ (8001f90 <systemInit+0x164>)
 8001f06:	f7fe fb93 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 8001f0a:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f12:	4a1c      	ldr	r2, [pc, #112]	@ (8001f84 <systemInit+0x158>)
 8001f14:	4919      	ldr	r1, [pc, #100]	@ (8001f7c <systemInit+0x150>)
 8001f16:	481f      	ldr	r0, [pc, #124]	@ (8001f94 <systemInit+0x168>)
 8001f18:	f7fe fb8a 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 8001f1c:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8001f20:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f24:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <systemInit+0x14c>)
 8001f26:	4915      	ldr	r1, [pc, #84]	@ (8001f7c <systemInit+0x150>)
 8001f28:	481b      	ldr	r0, [pc, #108]	@ (8001f98 <systemInit+0x16c>)
 8001f2a:	f7fe fb81 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);

	HAL_IWDG_Refresh(&hiwdg);
 8001f2e:	480b      	ldr	r0, [pc, #44]	@ (8001f5c <systemInit+0x130>)
 8001f30:	f004 fef2 	bl	8006d18 <HAL_IWDG_Refresh>

	HAL_Delay(500);
 8001f34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f38:	f001 fa0e 	bl	8003358 <HAL_Delay>

	//HAL_TIM_Base_Start(&htim7);	//TEC DC power module PWM period conversion timer
	//HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
	HAL_IWDG_Refresh(&hiwdg);
 8001f3c:	4807      	ldr	r0, [pc, #28]	@ (8001f5c <systemInit+0x130>)
 8001f3e:	f004 feeb 	bl	8006d18 <HAL_IWDG_Refresh>
	//HAL_TIM_Base_Start(&htim5);
	InitGyroscope();
 8001f42:	f7ff ff13 	bl	8001d6c <InitGyroscope>
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	200004f0 	.word	0x200004f0
 8001f54:	2000062c 	.word	0x2000062c
 8001f58:	0800fc30 	.word	0x0800fc30
 8001f5c:	20000544 	.word	0x20000544
 8001f60:	0800fc60 	.word	0x0800fc60
 8001f64:	0800fc74 	.word	0x0800fc74
 8001f68:	0800fcb0 	.word	0x0800fcb0
 8001f6c:	0800fcc4 	.word	0x0800fcc4
 8001f70:	20000260 	.word	0x20000260
 8001f74:	200002cc 	.word	0x200002cc
 8001f78:	48000800 	.word	0x48000800
 8001f7c:	200001fc 	.word	0x200001fc
 8001f80:	20000638 	.word	0x20000638
 8001f84:	48000400 	.word	0x48000400
 8001f88:	20000644 	.word	0x20000644
 8001f8c:	20000650 	.word	0x20000650
 8001f90:	2000065c 	.word	0x2000065c
 8001f94:	20000670 	.word	0x20000670
 8001f98:	20000684 	.word	0x20000684

08001f9c <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a06      	ldr	r2, [pc, #24]	@ (8001fc0 <HAL_ADC_ConvCpltCallback+0x24>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d105      	bne.n	8001fb8 <HAL_ADC_ConvCpltCallback+0x1c>
 8001fac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fb4:	f004 f824 	bl	8006000 <HAL_GPIO_TogglePin>
}
 8001fb8:	bf00      	nop
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20000260 	.word	0x20000260

08001fc4 <systemTask>:
//		//HAL_UART_Receive_IT(&huart2, rx_buffer, RX_BUFFER_SIZE);
//		printf("By uartCallback checkCRC rx_buffer error\r\n");
//	}
//}

void systemTask(){
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8001fc8:	4808      	ldr	r0, [pc, #32]	@ (8001fec <systemTask+0x28>)
 8001fca:	f004 fea5 	bl	8006d18 <HAL_IWDG_Refresh>
	ReadGyroscopeData();
 8001fce:	f7ff ff0d 	bl	8001dec <ReadGyroscopeData>
    // Основная логика обработки
    //if(usb_ready) usbCallback();
//    if(uart_rx_ready) uartCallback();

	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 8001fd2:	2207      	movs	r2, #7
 8001fd4:	4906      	ldr	r1, [pc, #24]	@ (8001ff0 <systemTask+0x2c>)
 8001fd6:	4807      	ldr	r0, [pc, #28]	@ (8001ff4 <systemTask+0x30>)
 8001fd8:	f001 fdf4 	bl	8003bc4 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 8001fdc:	2205      	movs	r2, #5
 8001fde:	4906      	ldr	r1, [pc, #24]	@ (8001ff8 <systemTask+0x34>)
 8001fe0:	4806      	ldr	r0, [pc, #24]	@ (8001ffc <systemTask+0x38>)
 8001fe2:	f001 fdef 	bl	8003bc4 <HAL_ADC_Start_DMA>
//        HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
//    }
//
//    tecPWMconversion(&tec1);
//    tecPWMconversion(&tec2);
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000544 	.word	0x20000544
 8001ff0:	20000698 	.word	0x20000698
 8001ff4:	20000260 	.word	0x20000260
 8001ff8:	200006b4 	.word	0x200006b4
 8001ffc:	200002cc 	.word	0x200002cc

08002000 <LSM6DSOX_Init>:
  * @brief  Initialize the LSM6DSOX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_Init(LSM6DSOX_Object_t *pObj)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  if(pObj->IO.BusType != LSM6DSOX_I3C_BUS)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d00b      	beq.n	8002028 <LSM6DSOX_Init+0x28>
  {
    /* Disable I3C */
    if (lsm6dsox_i3c_disable_set(&(pObj->Ctx), LSM6DSOX_I3C_DISABLE) != LSM6DSOX_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3320      	adds	r3, #32
 8002014:	2180      	movs	r1, #128	@ 0x80
 8002016:	4618      	mov	r0, r3
 8002018:	f000 ffac 	bl	8002f74 <lsm6dsox_i3c_disable_set>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d002      	beq.n	8002028 <LSM6DSOX_Init+0x28>
    {
      return LSM6DSOX_ERROR;
 8002022:	f04f 33ff 	mov.w	r3, #4294967295
 8002026:	e06a      	b.n	80020fe <LSM6DSOX_Init+0xfe>
    }
  }

  /* Set main memory bank */
  if (LSM6DSOX_Set_Mem_Bank(pObj, (uint8_t)LSM6DSOX_USER_BANK) != LSM6DSOX_OK)
 8002028:	2100      	movs	r1, #0
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f000 fa08 	bl	8002440 <LSM6DSOX_Set_Mem_Bank>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d002      	beq.n	800203c <LSM6DSOX_Init+0x3c>
  {
    return LSM6DSOX_ERROR;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	e060      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsox_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSOX_OK)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3320      	adds	r3, #32
 8002040:	2101      	movs	r1, #1
 8002042:	4618      	mov	r0, r3
 8002044:	f000 ff70 	bl	8002f28 <lsm6dsox_auto_increment_set>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d002      	beq.n	8002054 <LSM6DSOX_Init+0x54>
  {
    return LSM6DSOX_ERROR;
 800204e:	f04f 33ff 	mov.w	r3, #4294967295
 8002052:	e054      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Enable BDU */
  if (lsm6dsox_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSOX_OK)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3320      	adds	r3, #32
 8002058:	2101      	movs	r1, #1
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fed0 	bl	8002e00 <lsm6dsox_block_data_update_set>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d002      	beq.n	800206c <LSM6DSOX_Init+0x6c>
  {
    return LSM6DSOX_ERROR;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
 800206a:	e048      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* FIFO mode selection */
  if (lsm6dsox_fifo_mode_set(&(pObj->Ctx), LSM6DSOX_BYPASS_MODE) != LSM6DSOX_OK)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3320      	adds	r3, #32
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f000 ffc4 	bl	8003000 <lsm6dsox_fifo_mode_set>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d002      	beq.n	8002084 <LSM6DSOX_Init+0x84>
  {
    return LSM6DSOX_ERROR;
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	e03c      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSOX_XL_ODR_104Hz;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2204      	movs	r2, #4
 8002088:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

  /* Output data rate selection - power down. */
  if (lsm6dsox_xl_data_rate_set(&(pObj->Ctx), LSM6DSOX_XL_ODR_OFF) != LSM6DSOX_OK)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3320      	adds	r3, #32
 8002090:	2100      	movs	r1, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f000 fb6a 	bl	800276c <lsm6dsox_xl_data_rate_set>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d002      	beq.n	80020a4 <LSM6DSOX_Init+0xa4>
  {
    return LSM6DSOX_ERROR;
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	e02c      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Full scale selection. */
  if (lsm6dsox_xl_full_scale_set(&(pObj->Ctx), LSM6DSOX_2g) != LSM6DSOX_OK)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3320      	adds	r3, #32
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f000 fb38 	bl	8002720 <lsm6dsox_xl_full_scale_set>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d002      	beq.n	80020bc <LSM6DSOX_Init+0xbc>
  {
    return LSM6DSOX_ERROR;
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ba:	e020      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSOX_GY_ODR_104Hz;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2204      	movs	r2, #4
 80020c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Output data rate selection - power down. */
  if (lsm6dsox_gy_data_rate_set(&(pObj->Ctx), LSM6DSOX_GY_ODR_OFF) != LSM6DSOX_OK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	3320      	adds	r3, #32
 80020c8:	2100      	movs	r1, #0
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fd26 	bl	8002b1c <lsm6dsox_gy_data_rate_set>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <LSM6DSOX_Init+0xdc>
  {
    return LSM6DSOX_ERROR;
 80020d6:	f04f 33ff 	mov.w	r3, #4294967295
 80020da:	e010      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  /* Full scale selection. */
  if (lsm6dsox_gy_full_scale_set(&(pObj->Ctx), LSM6DSOX_2000dps) != LSM6DSOX_OK)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3320      	adds	r3, #32
 80020e0:	2106      	movs	r1, #6
 80020e2:	4618      	mov	r0, r3
 80020e4:	f000 fcb2 	bl	8002a4c <lsm6dsox_gy_full_scale_set>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d002      	beq.n	80020f4 <LSM6DSOX_Init+0xf4>
  {
    return LSM6DSOX_ERROR;
 80020ee:	f04f 33ff 	mov.w	r3, #4294967295
 80020f2:	e004      	b.n	80020fe <LSM6DSOX_Init+0xfe>
  }

  pObj->is_initialized = 1;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return LSM6DSOX_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <LSM6DSOX_GYRO_Enable>:
  * @brief  Enable the LSM6DSOX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_Enable(LSM6DSOX_Object_t *pObj)
{
 8002106:	b580      	push	{r7, lr}
 8002108:	b082      	sub	sp, #8
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002114:	2b01      	cmp	r3, #1
 8002116:	d101      	bne.n	800211c <LSM6DSOX_GYRO_Enable+0x16>
  {
    return LSM6DSOX_OK;
 8002118:	2300      	movs	r3, #0
 800211a:	e014      	b.n	8002146 <LSM6DSOX_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsox_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSOX_OK)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f103 0220 	add.w	r2, r3, #32
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002128:	4619      	mov	r1, r3
 800212a:	4610      	mov	r0, r2
 800212c:	f000 fcf6 	bl	8002b1c <lsm6dsox_gy_data_rate_set>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d002      	beq.n	800213c <LSM6DSOX_GYRO_Enable+0x36>
  {
    return LSM6DSOX_ERROR;
 8002136:	f04f 33ff 	mov.w	r3, #4294967295
 800213a:	e004      	b.n	8002146 <LSM6DSOX_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  return LSM6DSOX_OK;
 8002144:	2300      	movs	r3, #0
}
 8002146:	4618      	mov	r0, r3
 8002148:	3708      	adds	r7, #8
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
	...

08002150 <LSM6DSOX_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_GetSensitivity(LSM6DSOX_Object_t *pObj, float *Sensitivity)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSOX_OK;
 800215a:	2300      	movs	r3, #0
 800215c:	60fb      	str	r3, [r7, #12]
  lsm6dsox_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsox_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSOX_OK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	3320      	adds	r3, #32
 8002162:	f107 020b 	add.w	r2, r7, #11
 8002166:	4611      	mov	r1, r2
 8002168:	4618      	mov	r0, r3
 800216a:	f000 fc95 	bl	8002a98 <lsm6dsox_gy_full_scale_get>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d002      	beq.n	800217a <LSM6DSOX_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSOX_ERROR;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295
 8002178:	e02d      	b.n	80021d6 <LSM6DSOX_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 800217a:	7afb      	ldrb	r3, [r7, #11]
 800217c:	2b06      	cmp	r3, #6
 800217e:	d825      	bhi.n	80021cc <LSM6DSOX_GYRO_GetSensitivity+0x7c>
 8002180:	a201      	add	r2, pc, #4	@ (adr r2, 8002188 <LSM6DSOX_GYRO_GetSensitivity+0x38>)
 8002182:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002186:	bf00      	nop
 8002188:	080021ad 	.word	0x080021ad
 800218c:	080021a5 	.word	0x080021a5
 8002190:	080021b5 	.word	0x080021b5
 8002194:	080021cd 	.word	0x080021cd
 8002198:	080021bd 	.word	0x080021bd
 800219c:	080021cd 	.word	0x080021cd
 80021a0:	080021c5 	.word	0x080021c5
  {
    case LSM6DSOX_125dps:
      *Sensitivity = LSM6DSOX_GYRO_SENSITIVITY_FS_125DPS;
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	4a0e      	ldr	r2, [pc, #56]	@ (80021e0 <LSM6DSOX_GYRO_GetSensitivity+0x90>)
 80021a8:	601a      	str	r2, [r3, #0]
      break;
 80021aa:	e013      	b.n	80021d4 <LSM6DSOX_GYRO_GetSensitivity+0x84>

    case LSM6DSOX_250dps:
      *Sensitivity = LSM6DSOX_GYRO_SENSITIVITY_FS_250DPS;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <LSM6DSOX_GYRO_GetSensitivity+0x94>)
 80021b0:	601a      	str	r2, [r3, #0]
      break;
 80021b2:	e00f      	b.n	80021d4 <LSM6DSOX_GYRO_GetSensitivity+0x84>

    case LSM6DSOX_500dps:
      *Sensitivity = LSM6DSOX_GYRO_SENSITIVITY_FS_500DPS;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	4a0c      	ldr	r2, [pc, #48]	@ (80021e8 <LSM6DSOX_GYRO_GetSensitivity+0x98>)
 80021b8:	601a      	str	r2, [r3, #0]
      break;
 80021ba:	e00b      	b.n	80021d4 <LSM6DSOX_GYRO_GetSensitivity+0x84>

    case LSM6DSOX_1000dps:
      *Sensitivity = LSM6DSOX_GYRO_SENSITIVITY_FS_1000DPS;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	4a0b      	ldr	r2, [pc, #44]	@ (80021ec <LSM6DSOX_GYRO_GetSensitivity+0x9c>)
 80021c0:	601a      	str	r2, [r3, #0]
      break;
 80021c2:	e007      	b.n	80021d4 <LSM6DSOX_GYRO_GetSensitivity+0x84>

    case LSM6DSOX_2000dps:
      *Sensitivity = LSM6DSOX_GYRO_SENSITIVITY_FS_2000DPS;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	4a0a      	ldr	r2, [pc, #40]	@ (80021f0 <LSM6DSOX_GYRO_GetSensitivity+0xa0>)
 80021c8:	601a      	str	r2, [r3, #0]
      break;
 80021ca:	e003      	b.n	80021d4 <LSM6DSOX_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSOX_ERROR;
 80021cc:	f04f 33ff 	mov.w	r3, #4294967295
 80021d0:	60fb      	str	r3, [r7, #12]
      break;
 80021d2:	bf00      	nop
  }

  return ret;
 80021d4:	68fb      	ldr	r3, [r7, #12]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	408c0000 	.word	0x408c0000
 80021e4:	410c0000 	.word	0x410c0000
 80021e8:	418c0000 	.word	0x418c0000
 80021ec:	420c0000 	.word	0x420c0000
 80021f0:	428c0000 	.word	0x428c0000

080021f4 <LSM6DSOX_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_SetOutputDataRate(LSM6DSOX_Object_t *pObj, float Odr)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	ed87 0a00 	vstr	s0, [r7]
  return LSM6DSOX_GYRO_SetOutputDataRate_With_Mode(pObj, Odr, LSM6DSOX_GYRO_HIGH_PERFORMANCE_MODE);
 8002200:	2100      	movs	r1, #0
 8002202:	ed97 0a00 	vldr	s0, [r7]
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f806 	bl	8002218 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode>
 800220c:	4603      	mov	r3, r0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
	...

08002218 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode>:
  * @param  Mode the gyroscope operating mode
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_SetOutputDataRate_With_Mode(LSM6DSOX_Object_t *pObj, float Odr,
                                                  LSM6DSOX_GYRO_Operating_Mode_t Mode)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	ed87 0a02 	vstr	s0, [r7, #8]
 8002224:	460b      	mov	r3, r1
 8002226:	71fb      	strb	r3, [r7, #7]
  int32_t ret = LSM6DSOX_OK;
 8002228:	2300      	movs	r3, #0
 800222a:	61fb      	str	r3, [r7, #28]

  switch (Mode)
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d002      	beq.n	8002238 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x20>
 8002232:	2b01      	cmp	r3, #1
 8002234:	d028      	beq.n	8002288 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x70>
 8002236:	e05c      	b.n	80022f2 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xda>
    case LSM6DSOX_GYRO_HIGH_PERFORMANCE_MODE:
    {
      /* We must uncheck Low Power bit if it is enabled */
      lsm6dsox_ctrl7_g_t val1;

      if (lsm6dsox_read_reg(&(pObj->Ctx), LSM6DSOX_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSOX_OK)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f103 0020 	add.w	r0, r3, #32
 800223e:	f107 0218 	add.w	r2, r7, #24
 8002242:	2301      	movs	r3, #1
 8002244:	2116      	movs	r1, #22
 8002246:	f000 fa2f 	bl	80026a8 <lsm6dsox_read_reg>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x3e>
      {
        return LSM6DSOX_ERROR;
 8002250:	f04f 33ff 	mov.w	r3, #4294967295
 8002254:	e065      	b.n	8002322 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x10a>
      }

      if (val1.g_hm_mode)
 8002256:	7e3b      	ldrb	r3, [r7, #24]
 8002258:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800225c:	b2db      	uxtb	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d04b      	beq.n	80022fa <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xe2>
      {
        val1.g_hm_mode = 0;
 8002262:	7e3b      	ldrb	r3, [r7, #24]
 8002264:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002268:	763b      	strb	r3, [r7, #24]
        if (lsm6dsox_write_reg(&(pObj->Ctx), LSM6DSOX_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSOX_OK)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	f103 0020 	add.w	r0, r3, #32
 8002270:	f107 0218 	add.w	r2, r7, #24
 8002274:	2301      	movs	r3, #1
 8002276:	2116      	movs	r1, #22
 8002278:	f000 fa34 	bl	80026e4 <lsm6dsox_write_reg>
 800227c:	4603      	mov	r3, r0
 800227e:	2b00      	cmp	r3, #0
 8002280:	d03b      	beq.n	80022fa <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xe2>
        {
          return LSM6DSOX_ERROR;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	e04c      	b.n	8002322 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x10a>
    case LSM6DSOX_GYRO_LOW_POWER_NORMAL_MODE:
    {
      /* We must check the Low Power bit if it is unchecked */
      lsm6dsox_ctrl7_g_t val1;

      if (lsm6dsox_read_reg(&(pObj->Ctx), LSM6DSOX_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSOX_OK)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f103 0020 	add.w	r0, r3, #32
 800228e:	f107 0214 	add.w	r2, r7, #20
 8002292:	2301      	movs	r3, #1
 8002294:	2116      	movs	r1, #22
 8002296:	f000 fa07 	bl	80026a8 <lsm6dsox_read_reg>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x8e>
      {
        return LSM6DSOX_ERROR;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
 80022a4:	e03d      	b.n	8002322 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x10a>
      }

      if (!val1.g_hm_mode)
 80022a6:	7d3b      	ldrb	r3, [r7, #20]
 80022a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d112      	bne.n	80022d8 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xc0>
      {
        val1.g_hm_mode = 1U;
 80022b2:	7d3b      	ldrb	r3, [r7, #20]
 80022b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022b8:	753b      	strb	r3, [r7, #20]
        if (lsm6dsox_write_reg(&(pObj->Ctx), LSM6DSOX_CTRL7_G, (uint8_t *)&val1, 1) != LSM6DSOX_OK)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f103 0020 	add.w	r0, r3, #32
 80022c0:	f107 0214 	add.w	r2, r7, #20
 80022c4:	2301      	movs	r3, #1
 80022c6:	2116      	movs	r1, #22
 80022c8:	f000 fa0c 	bl	80026e4 <lsm6dsox_write_reg>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xc0>
        {
          return LSM6DSOX_ERROR;
 80022d2:	f04f 33ff 	mov.w	r3, #4294967295
 80022d6:	e024      	b.n	8002322 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x10a>
        }
      }

      /* Now we need to limit the ODR to 208 Hz if it is higher */
      if (Odr > 208.0f)
 80022d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80022dc:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800232c <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x114>
 80022e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e8:	dc00      	bgt.n	80022ec <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xd4>
      {
        Odr = 208.0f;
      }
      break;
 80022ea:	e007      	b.n	80022fc <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xe4>
        Odr = 208.0f;
 80022ec:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x118>)
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	e004      	b.n	80022fc <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xe4>
    }
    default:
      ret = LSM6DSOX_ERROR;
 80022f2:	f04f 33ff 	mov.w	r3, #4294967295
 80022f6:	61fb      	str	r3, [r7, #28]
      break;
 80022f8:	e000      	b.n	80022fc <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xe4>
      break;
 80022fa:	bf00      	nop
  }

  if (pObj->gyro_is_enabled == 1U)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002302:	2b01      	cmp	r3, #1
 8002304:	d106      	bne.n	8002314 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0xfc>
  {
    ret = LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002306:	ed97 0a02 	vldr	s0, [r7, #8]
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f000 f8be 	bl	800248c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled>
 8002310:	61f8      	str	r0, [r7, #28]
 8002312:	e005      	b.n	8002320 <LSM6DSOX_GYRO_SetOutputDataRate_With_Mode+0x108>
  }
  else
  {
    ret = LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8002314:	ed97 0a02 	vldr	s0, [r7, #8]
 8002318:	68f8      	ldr	r0, [r7, #12]
 800231a:	f000 f943 	bl	80025a4 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled>
 800231e:	61f8      	str	r0, [r7, #28]
  }

  return ret;
 8002320:	69fb      	ldr	r3, [r7, #28]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3720      	adds	r7, #32
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	43500000 	.word	0x43500000
 8002330:	43500000 	.word	0x43500000

08002334 <LSM6DSOX_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_SetFullScale(LSM6DSOX_Object_t *pObj, int32_t FullScale)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  lsm6dsox_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSOX_125dps
           : (FullScale <= 250)  ? LSM6DSOX_250dps
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	2b7d      	cmp	r3, #125	@ 0x7d
 8002342:	dd12      	ble.n	800236a <LSM6DSOX_GYRO_SetFullScale+0x36>
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	2bfa      	cmp	r3, #250	@ 0xfa
 8002348:	dd0d      	ble.n	8002366 <LSM6DSOX_GYRO_SetFullScale+0x32>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002350:	dd07      	ble.n	8002362 <LSM6DSOX_GYRO_SetFullScale+0x2e>
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002358:	dc01      	bgt.n	800235e <LSM6DSOX_GYRO_SetFullScale+0x2a>
 800235a:	2304      	movs	r3, #4
 800235c:	e006      	b.n	800236c <LSM6DSOX_GYRO_SetFullScale+0x38>
 800235e:	2306      	movs	r3, #6
 8002360:	e004      	b.n	800236c <LSM6DSOX_GYRO_SetFullScale+0x38>
 8002362:	2302      	movs	r3, #2
 8002364:	e002      	b.n	800236c <LSM6DSOX_GYRO_SetFullScale+0x38>
 8002366:	2300      	movs	r3, #0
 8002368:	e000      	b.n	800236c <LSM6DSOX_GYRO_SetFullScale+0x38>
 800236a:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSOX_125dps
 800236c:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSOX_500dps
           : (FullScale <= 1000) ? LSM6DSOX_1000dps
           :                       LSM6DSOX_2000dps;

  if (lsm6dsox_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSOX_OK)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	3320      	adds	r3, #32
 8002372:	7bfa      	ldrb	r2, [r7, #15]
 8002374:	4611      	mov	r1, r2
 8002376:	4618      	mov	r0, r3
 8002378:	f000 fb68 	bl	8002a4c <lsm6dsox_gy_full_scale_set>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d002      	beq.n	8002388 <LSM6DSOX_GYRO_SetFullScale+0x54>
  {
    return LSM6DSOX_ERROR;
 8002382:	f04f 33ff 	mov.w	r3, #4294967295
 8002386:	e000      	b.n	800238a <LSM6DSOX_GYRO_SetFullScale+0x56>
  }

  return LSM6DSOX_OK;
 8002388:	2300      	movs	r3, #0
}
 800238a:	4618      	mov	r0, r3
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <LSM6DSOX_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_GYRO_GetAxes(LSM6DSOX_Object_t *pObj, LSM6DSOX_Axes_t *AngularRate)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b086      	sub	sp, #24
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
 800239a:	6039      	str	r1, [r7, #0]
  lsm6dsox_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsox_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSOX_OK)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	3320      	adds	r3, #32
 80023a6:	f107 0210 	add.w	r2, r7, #16
 80023aa:	4611      	mov	r1, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f000 fd4d 	bl	8002e4c <lsm6dsox_angular_rate_raw_get>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d002      	beq.n	80023be <LSM6DSOX_GYRO_GetAxes+0x2c>
  {
    return LSM6DSOX_ERROR;
 80023b8:	f04f 33ff 	mov.w	r3, #4294967295
 80023bc:	e03c      	b.n	8002438 <LSM6DSOX_GYRO_GetAxes+0xa6>
  }

  /* Get LSM6DSOX actual sensitivity. */
  if (LSM6DSOX_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSOX_OK)
 80023be:	f107 030c 	add.w	r3, r7, #12
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff fec3 	bl	8002150 <LSM6DSOX_GYRO_GetSensitivity>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <LSM6DSOX_GYRO_GetAxes+0x44>
  {
    return LSM6DSOX_ERROR;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	e030      	b.n	8002438 <LSM6DSOX_GYRO_GetAxes+0xa6>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80023d6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80023da:	ee07 3a90 	vmov	s15, r3
 80023de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80023e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ee:	ee17 2a90 	vmov	r2, s15
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80023f6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80023fa:	ee07 3a90 	vmov	s15, r3
 80023fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002402:	edd7 7a03 	vldr	s15, [r7, #12]
 8002406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800240a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800240e:	ee17 2a90 	vmov	r2, s15
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002416:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800241a:	ee07 3a90 	vmov	s15, r3
 800241e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002422:	edd7 7a03 	vldr	s15, [r7, #12]
 8002426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800242a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800242e:	ee17 2a90 	vmov	r2, s15
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	609a      	str	r2, [r3, #8]

  return LSM6DSOX_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	4618      	mov	r0, r3
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <LSM6DSOX_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - LSM6DSOX_USER_BANK, 1 - LSM6DSOX_SENSOR_HUB_BANK, 2 - LSM6DSOX_EMBEDDED_FUNC_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSOX_Set_Mem_Bank(LSM6DSOX_Object_t *pObj, uint8_t Val)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	460b      	mov	r3, r1
 800244a:	70fb      	strb	r3, [r7, #3]
  int32_t ret = LSM6DSOX_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	60fb      	str	r3, [r7, #12]
  lsm6dsox_reg_access_t reg;

  reg = (Val == 1U) ? LSM6DSOX_SENSOR_HUB_BANK
        : (Val == 2U) ? LSM6DSOX_EMBEDDED_FUNC_BANK
 8002450:	78fb      	ldrb	r3, [r7, #3]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d006      	beq.n	8002464 <LSM6DSOX_Set_Mem_Bank+0x24>
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	2b02      	cmp	r3, #2
 800245a:	d101      	bne.n	8002460 <LSM6DSOX_Set_Mem_Bank+0x20>
 800245c:	2302      	movs	r3, #2
 800245e:	e002      	b.n	8002466 <LSM6DSOX_Set_Mem_Bank+0x26>
 8002460:	2300      	movs	r3, #0
 8002462:	e000      	b.n	8002466 <LSM6DSOX_Set_Mem_Bank+0x26>
 8002464:	2301      	movs	r3, #1
  reg = (Val == 1U) ? LSM6DSOX_SENSOR_HUB_BANK
 8002466:	72fb      	strb	r3, [r7, #11]
        :               LSM6DSOX_USER_BANK;

  if (lsm6dsox_mem_bank_set(&(pObj->Ctx), reg) != LSM6DSOX_OK)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3320      	adds	r3, #32
 800246c:	7afa      	ldrb	r2, [r7, #11]
 800246e:	4611      	mov	r1, r2
 8002470:	4618      	mov	r0, r3
 8002472:	f000 fd33 	bl	8002edc <lsm6dsox_mem_bank_set>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <LSM6DSOX_Set_Mem_Bank+0x42>
  {
    ret = LSM6DSOX_ERROR;
 800247c:	f04f 33ff 	mov.w	r3, #4294967295
 8002480:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002482:	68fb      	ldr	r3, [r7, #12]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled(LSM6DSOX_Object_t *pObj, float Odr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsox_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSOX_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSOX_GY_ODR_26Hz
 8002498:	edd7 7a00 	vldr	s15, [r7]
 800249c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80024a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a8:	d801      	bhi.n	80024ae <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x22>
 80024aa:	2301      	movs	r3, #1
 80024ac:	e058      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80024ae:	edd7 7a00 	vldr	s15, [r7]
 80024b2:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80024b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024be:	d801      	bhi.n	80024c4 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80024c0:	2302      	movs	r3, #2
 80024c2:	e04d      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80024c4:	edd7 7a00 	vldr	s15, [r7]
 80024c8:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002588 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80024cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d801      	bhi.n	80024da <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80024d6:	2303      	movs	r3, #3
 80024d8:	e042      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80024da:	edd7 7a00 	vldr	s15, [r7]
 80024de:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800258c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80024e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024ea:	d801      	bhi.n	80024f0 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80024ec:	2304      	movs	r3, #4
 80024ee:	e037      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80024f0:	edd7 7a00 	vldr	s15, [r7]
 80024f4:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002590 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80024f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002500:	d801      	bhi.n	8002506 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 8002502:	2305      	movs	r3, #5
 8002504:	e02c      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002506:	edd7 7a00 	vldr	s15, [r7]
 800250a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002594 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x108>
 800250e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002516:	d801      	bhi.n	800251c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8002518:	2306      	movs	r3, #6
 800251a:	e021      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800251c:	edd7 7a00 	vldr	s15, [r7]
 8002520:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002598 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8002524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252c:	d801      	bhi.n	8002532 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800252e:	2307      	movs	r3, #7
 8002530:	e016      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002532:	edd7 7a00 	vldr	s15, [r7]
 8002536:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800259c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x110>
 800253a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800253e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002542:	d801      	bhi.n	8002548 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8002544:	2308      	movs	r3, #8
 8002546:	e00b      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8002548:	edd7 7a00 	vldr	s15, [r7]
 800254c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80025a0 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8002550:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002558:	d801      	bhi.n	800255e <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800255a:	2309      	movs	r3, #9
 800255c:	e000      	b.n	8002560 <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800255e:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSOX_GY_ODR_12Hz5
 8002560:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1667.0f) ? LSM6DSOX_GY_ODR_1667Hz
            : (Odr <= 3333.0f) ? LSM6DSOX_GY_ODR_3333Hz
            :                    LSM6DSOX_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (lsm6dsox_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSOX_OK)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	3320      	adds	r3, #32
 8002566:	7bfa      	ldrb	r2, [r7, #15]
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f000 fad6 	bl	8002b1c <lsm6dsox_gy_data_rate_set>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSOX_ERROR;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e000      	b.n	800257e <LSM6DSOX_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSOX_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3710      	adds	r7, #16
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	42500000 	.word	0x42500000
 800258c:	42d00000 	.word	0x42d00000
 8002590:	43500000 	.word	0x43500000
 8002594:	43d08000 	.word	0x43d08000
 8002598:	44504000 	.word	0x44504000
 800259c:	44d06000 	.word	0x44d06000
 80025a0:	45505000 	.word	0x45505000

080025a4 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled(LSM6DSOX_Object_t *pObj, float Odr)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSOX_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? LSM6DSOX_GY_ODR_26Hz
 80025b0:	edd7 7a00 	vldr	s15, [r7]
 80025b4:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 80025b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	d801      	bhi.n	80025c6 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e058      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80025c6:	edd7 7a00 	vldr	s15, [r7]
 80025ca:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 80025ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d6:	d801      	bhi.n	80025dc <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80025d8:	2302      	movs	r3, #2
 80025da:	e04d      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80025dc:	edd7 7a00 	vldr	s15, [r7]
 80025e0:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800268c <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80025e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	d801      	bhi.n	80025f2 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80025ee:	2303      	movs	r3, #3
 80025f0:	e042      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80025f2:	edd7 7a00 	vldr	s15, [r7]
 80025f6:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002690 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80025fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002602:	d801      	bhi.n	8002608 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x64>
 8002604:	2304      	movs	r3, #4
 8002606:	e037      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002608:	edd7 7a00 	vldr	s15, [r7]
 800260c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002694 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 8002610:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002618:	d801      	bhi.n	800261e <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 800261a:	2305      	movs	r3, #5
 800261c:	e02c      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800261e:	edd7 7a00 	vldr	s15, [r7]
 8002622:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002698 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8002626:	eef4 7ac7 	vcmpe.f32	s15, s14
 800262a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800262e:	d801      	bhi.n	8002634 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x90>
 8002630:	2306      	movs	r3, #6
 8002632:	e021      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002634:	edd7 7a00 	vldr	s15, [r7]
 8002638:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800269c <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 800263c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002644:	d801      	bhi.n	800264a <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8002646:	2307      	movs	r3, #7
 8002648:	e016      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800264a:	edd7 7a00 	vldr	s15, [r7]
 800264e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80026a0 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8002652:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002656:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800265a:	d801      	bhi.n	8002660 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 800265c:	2308      	movs	r3, #8
 800265e:	e00b      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002660:	edd7 7a00 	vldr	s15, [r7]
 8002664:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80026a4 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8002668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002670:	d801      	bhi.n	8002676 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8002672:	2309      	movs	r3, #9
 8002674:	e000      	b.n	8002678 <LSM6DSOX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8002676:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSOX_GY_ODR_12Hz5
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
                   : (Odr <=  833.0f) ? LSM6DSOX_GY_ODR_833Hz
                   : (Odr <= 1667.0f) ? LSM6DSOX_GY_ODR_1667Hz
                   : (Odr <= 3333.0f) ? LSM6DSOX_GY_ODR_3333Hz
                   :                    LSM6DSOX_GY_ODR_6667Hz;

  return LSM6DSOX_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	42500000 	.word	0x42500000
 8002690:	42d00000 	.word	0x42d00000
 8002694:	43500000 	.word	0x43500000
 8002698:	43d08000 	.word	0x43d08000
 800269c:	44504000 	.word	0x44504000
 80026a0:	44d06000 	.word	0x44d06000
 80026a4:	45505000 	.word	0x45505000

080026a8 <lsm6dsox_read_reg>:
  *
  */
int32_t __weak lsm6dsox_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80026a8:	b590      	push	{r4, r7, lr}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	461a      	mov	r2, r3
 80026b4:	460b      	mov	r3, r1
 80026b6:	72fb      	strb	r3, [r7, #11]
 80026b8:	4613      	mov	r3, r2
 80026ba:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d102      	bne.n	80026c8 <lsm6dsox_read_reg+0x20>
  {
    return -1;
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295
 80026c6:	e009      	b.n	80026dc <lsm6dsox_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	685c      	ldr	r4, [r3, #4]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	68d8      	ldr	r0, [r3, #12]
 80026d0:	893b      	ldrh	r3, [r7, #8]
 80026d2:	7af9      	ldrb	r1, [r7, #11]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	47a0      	blx	r4
 80026d8:	6178      	str	r0, [r7, #20]

  return ret;
 80026da:	697b      	ldr	r3, [r7, #20]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	371c      	adds	r7, #28
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd90      	pop	{r4, r7, pc}

080026e4 <lsm6dsox_write_reg>:
  *
  */
int32_t __weak lsm6dsox_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 80026e4:	b590      	push	{r4, r7, lr}
 80026e6:	b087      	sub	sp, #28
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	461a      	mov	r2, r3
 80026f0:	460b      	mov	r3, r1
 80026f2:	72fb      	strb	r3, [r7, #11]
 80026f4:	4613      	mov	r3, r2
 80026f6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d102      	bne.n	8002704 <lsm6dsox_write_reg+0x20>
  {
    return -1;
 80026fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002702:	e009      	b.n	8002718 <lsm6dsox_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681c      	ldr	r4, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	68d8      	ldr	r0, [r3, #12]
 800270c:	893b      	ldrh	r3, [r7, #8]
 800270e:	7af9      	ldrb	r1, [r7, #11]
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	47a0      	blx	r4
 8002714:	6178      	str	r0, [r7, #20]

  return ret;
 8002716:	697b      	ldr	r3, [r7, #20]
}
 8002718:	4618      	mov	r0, r3
 800271a:	371c      	adds	r7, #28
 800271c:	46bd      	mov	sp, r7
 800271e:	bd90      	pop	{r4, r7, pc}

08002720 <lsm6dsox_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fs_xl_t val)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 800272c:	f107 0208 	add.w	r2, r7, #8
 8002730:	2301      	movs	r3, #1
 8002732:	2110      	movs	r1, #16
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f7ff ffb7 	bl	80026a8 <lsm6dsox_read_reg>
 800273a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d10f      	bne.n	8002762 <lsm6dsox_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 8002742:	78fb      	ldrb	r3, [r7, #3]
 8002744:	f003 0303 	and.w	r3, r3, #3
 8002748:	b2da      	uxtb	r2, r3
 800274a:	7a3b      	ldrb	r3, [r7, #8]
 800274c:	f362 0383 	bfi	r3, r2, #2, #2
 8002750:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 8002752:	f107 0208 	add.w	r2, r7, #8
 8002756:	2301      	movs	r3, #1
 8002758:	2110      	movs	r1, #16
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f7ff ffc2 	bl	80026e4 <lsm6dsox_write_reg>
 8002760:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002762:	68fb      	ldr	r3, [r7, #12]
}
 8002764:	4618      	mov	r0, r3
 8002766:	3710      	adds	r7, #16
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <lsm6dsox_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                  lsm6dsox_odr_xl_t val)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_odr_xl_t odr_xl =  val;
 8002778:	78fb      	ldrb	r3, [r7, #3]
 800277a:	77fb      	strb	r3, [r7, #31]
  lsm6dsox_mlc_odr_t mlc_odr;
  lsm6dsox_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsox_fsm_enable_get(ctx, &fsm_enable);
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	4619      	mov	r1, r3
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fc62 	bl	800304c <lsm6dsox_fsm_enable_get>
 8002788:	61b8      	str	r0, [r7, #24]

  if (ret == 0)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	2b00      	cmp	r3, #0
 800278e:	f040 80c4 	bne.w	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002792:	7d3b      	ldrb	r3, [r7, #20]
 8002794:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002798:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800279a:	7d3b      	ldrb	r3, [r7, #20]
 800279c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80027a0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80027a2:	4313      	orrs	r3, r2
 80027a4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80027a6:	7d3b      	ldrb	r3, [r7, #20]
 80027a8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80027ac:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80027b2:	7d3b      	ldrb	r3, [r7, #20]
 80027b4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80027b8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80027ba:	4313      	orrs	r3, r2
 80027bc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80027be:	7d3b      	ldrb	r3, [r7, #20]
 80027c0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80027c4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80027c6:	4313      	orrs	r3, r2
 80027c8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80027ca:	7d3b      	ldrb	r3, [r7, #20]
 80027cc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80027d0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80027d2:	4313      	orrs	r3, r2
 80027d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80027d6:	7d3b      	ldrb	r3, [r7, #20]
 80027d8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80027dc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80027de:	4313      	orrs	r3, r2
 80027e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80027e2:	7d3b      	ldrb	r3, [r7, #20]
 80027e4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80027e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80027ea:	4313      	orrs	r3, r2
 80027ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80027ee:	7d7b      	ldrb	r3, [r7, #21]
 80027f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80027f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80027f6:	4313      	orrs	r3, r2
 80027f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80027fa:	7d7b      	ldrb	r3, [r7, #21]
 80027fc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002800:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002802:	4313      	orrs	r3, r2
 8002804:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002806:	7d7b      	ldrb	r3, [r7, #21]
 8002808:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800280c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800280e:	4313      	orrs	r3, r2
 8002810:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002812:	7d7b      	ldrb	r3, [r7, #21]
 8002814:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002818:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800281a:	4313      	orrs	r3, r2
 800281c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800281e:	7d7b      	ldrb	r3, [r7, #21]
 8002820:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002824:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002826:	4313      	orrs	r3, r2
 8002828:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800282a:	7d7b      	ldrb	r3, [r7, #21]
 800282c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002830:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002832:	4313      	orrs	r3, r2
 8002834:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002836:	7d7b      	ldrb	r3, [r7, #21]
 8002838:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800283c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800283e:	4313      	orrs	r3, r2
 8002840:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8002842:	7d7b      	ldrb	r3, [r7, #21]
 8002844:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002848:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800284a:	4313      	orrs	r3, r2
 800284c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800284e:	2b01      	cmp	r3, #1
 8002850:	d163      	bne.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsox_fsm_data_rate_get(ctx, &fsm_odr);
 8002852:	f107 0313 	add.w	r3, r7, #19
 8002856:	4619      	mov	r1, r3
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f000 fc19 	bl	8003090 <lsm6dsox_fsm_data_rate_get>
 800285e:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d159      	bne.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002866:	7cfb      	ldrb	r3, [r7, #19]
 8002868:	2b03      	cmp	r3, #3
 800286a:	d853      	bhi.n	8002914 <lsm6dsox_xl_data_rate_set+0x1a8>
 800286c:	a201      	add	r2, pc, #4	@ (adr r2, 8002874 <lsm6dsox_xl_data_rate_set+0x108>)
 800286e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002872:	bf00      	nop
 8002874:	08002885 	.word	0x08002885
 8002878:	08002897 	.word	0x08002897
 800287c:	080028b5 	.word	0x080028b5
 8002880:	080028df 	.word	0x080028df
        {
          case LSM6DSOX_ODR_FSM_12Hz5:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8002884:	78fb      	ldrb	r3, [r7, #3]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d102      	bne.n	8002890 <lsm6dsox_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSOX_XL_ODR_12Hz5;
 800288a:	2301      	movs	r3, #1
 800288c:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 800288e:	e044      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8002890:	78fb      	ldrb	r3, [r7, #3]
 8002892:	77fb      	strb	r3, [r7, #31]
            break;
 8002894:	e041      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_26Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d102      	bne.n	80028a2 <lsm6dsox_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 800289c:	2302      	movs	r3, #2
 800289e:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80028a0:	e03b      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80028a2:	78fb      	ldrb	r3, [r7, #3]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d102      	bne.n	80028ae <lsm6dsox_xl_data_rate_set+0x142>
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 80028a8:	2302      	movs	r3, #2
 80028aa:	77fb      	strb	r3, [r7, #31]
            break;
 80028ac:	e035      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80028ae:	78fb      	ldrb	r3, [r7, #3]
 80028b0:	77fb      	strb	r3, [r7, #31]
            break;
 80028b2:	e032      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_52Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80028b4:	78fb      	ldrb	r3, [r7, #3]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d102      	bne.n	80028c0 <lsm6dsox_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80028ba:	2303      	movs	r3, #3
 80028bc:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80028be:	e02c      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d102      	bne.n	80028cc <lsm6dsox_xl_data_rate_set+0x160>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80028c6:	2303      	movs	r3, #3
 80028c8:	77fb      	strb	r3, [r7, #31]
            break;
 80028ca:	e026      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d102      	bne.n	80028d8 <lsm6dsox_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80028d2:	2303      	movs	r3, #3
 80028d4:	77fb      	strb	r3, [r7, #31]
            break;
 80028d6:	e020      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80028d8:	78fb      	ldrb	r3, [r7, #3]
 80028da:	77fb      	strb	r3, [r7, #31]
            break;
 80028dc:	e01d      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_104Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80028de:	78fb      	ldrb	r3, [r7, #3]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d102      	bne.n	80028ea <lsm6dsox_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80028e4:	2304      	movs	r3, #4
 80028e6:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80028e8:	e017      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80028ea:	78fb      	ldrb	r3, [r7, #3]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d102      	bne.n	80028f6 <lsm6dsox_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80028f0:	2304      	movs	r3, #4
 80028f2:	77fb      	strb	r3, [r7, #31]
            break;
 80028f4:	e011      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 80028f6:	78fb      	ldrb	r3, [r7, #3]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d102      	bne.n	8002902 <lsm6dsox_xl_data_rate_set+0x196>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80028fc:	2304      	movs	r3, #4
 80028fe:	77fb      	strb	r3, [r7, #31]
            break;
 8002900:	e00b      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_XL_ODR_52Hz)
 8002902:	78fb      	ldrb	r3, [r7, #3]
 8002904:	2b03      	cmp	r3, #3
 8002906:	d102      	bne.n	800290e <lsm6dsox_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 8002908:	2304      	movs	r3, #4
 800290a:	77fb      	strb	r3, [r7, #31]
            break;
 800290c:	e005      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800290e:	78fb      	ldrb	r3, [r7, #3]
 8002910:	77fb      	strb	r3, [r7, #31]
            break;
 8002912:	e002      	b.n	800291a <lsm6dsox_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8002914:	78fb      	ldrb	r3, [r7, #3]
 8002916:	77fb      	strb	r3, [r7, #31]
            break;
 8002918:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  emb_sens.mlc = PROPERTY_DISABLE;
 800291a:	7c3b      	ldrb	r3, [r7, #16]
 800291c:	f023 0308 	bic.w	r3, r3, #8
 8002920:	743b      	strb	r3, [r7, #16]

  if (ret == 0)
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d16e      	bne.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
  {
    lsm6dsox_embedded_sens_get(ctx, &emb_sens);
 8002928:	f107 0310 	add.w	r3, r7, #16
 800292c:	4619      	mov	r1, r3
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 fc3e 	bl	80031b0 <lsm6dsox_embedded_sens_get>

    if (emb_sens.mlc == PROPERTY_ENABLE)
 8002934:	7c3b      	ldrb	r3, [r7, #16]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	d062      	beq.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
    {
      ret =  lsm6dsox_mlc_data_rate_get(ctx, &mlc_odr);
 8002940:	f107 030f 	add.w	r3, r7, #15
 8002944:	4619      	mov	r1, r3
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f000 fbea 	bl	8003120 <lsm6dsox_mlc_data_rate_get>
 800294c:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d158      	bne.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
      {
        switch (mlc_odr)
 8002954:	7bfb      	ldrb	r3, [r7, #15]
 8002956:	2b03      	cmp	r3, #3
 8002958:	d852      	bhi.n	8002a00 <lsm6dsox_xl_data_rate_set+0x294>
 800295a:	a201      	add	r2, pc, #4	@ (adr r2, 8002960 <lsm6dsox_xl_data_rate_set+0x1f4>)
 800295c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002960:	08002971 	.word	0x08002971
 8002964:	08002983 	.word	0x08002983
 8002968:	080029a1 	.word	0x080029a1
 800296c:	080029cb 	.word	0x080029cb
        {
          case LSM6DSOX_ODR_PRGS_12Hz5:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8002970:	78fb      	ldrb	r3, [r7, #3]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d102      	bne.n	800297c <lsm6dsox_xl_data_rate_set+0x210>
            {
              odr_xl = LSM6DSOX_XL_ODR_12Hz5;
 8002976:	2301      	movs	r3, #1
 8002978:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 800297a:	e044      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 800297c:	78fb      	ldrb	r3, [r7, #3]
 800297e:	77fb      	strb	r3, [r7, #31]
            break;
 8002980:	e041      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_26Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 8002982:	78fb      	ldrb	r3, [r7, #3]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d102      	bne.n	800298e <lsm6dsox_xl_data_rate_set+0x222>
            {
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 8002988:	2302      	movs	r3, #2
 800298a:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 800298c:	e03b      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 800298e:	78fb      	ldrb	r3, [r7, #3]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d102      	bne.n	800299a <lsm6dsox_xl_data_rate_set+0x22e>
              odr_xl = LSM6DSOX_XL_ODR_26Hz;
 8002994:	2302      	movs	r3, #2
 8002996:	77fb      	strb	r3, [r7, #31]
            break;
 8002998:	e035      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 800299a:	78fb      	ldrb	r3, [r7, #3]
 800299c:	77fb      	strb	r3, [r7, #31]
            break;
 800299e:	e032      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_52Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80029a0:	78fb      	ldrb	r3, [r7, #3]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d102      	bne.n	80029ac <lsm6dsox_xl_data_rate_set+0x240>
            {
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80029a6:	2303      	movs	r3, #3
 80029a8:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80029aa:	e02c      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80029ac:	78fb      	ldrb	r3, [r7, #3]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d102      	bne.n	80029b8 <lsm6dsox_xl_data_rate_set+0x24c>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80029b2:	2303      	movs	r3, #3
 80029b4:	77fb      	strb	r3, [r7, #31]
            break;
 80029b6:	e026      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 80029b8:	78fb      	ldrb	r3, [r7, #3]
 80029ba:	2b02      	cmp	r3, #2
 80029bc:	d102      	bne.n	80029c4 <lsm6dsox_xl_data_rate_set+0x258>
              odr_xl = LSM6DSOX_XL_ODR_52Hz;
 80029be:	2303      	movs	r3, #3
 80029c0:	77fb      	strb	r3, [r7, #31]
            break;
 80029c2:	e020      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 80029c4:	78fb      	ldrb	r3, [r7, #3]
 80029c6:	77fb      	strb	r3, [r7, #31]
            break;
 80029c8:	e01d      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>

          case LSM6DSOX_ODR_PRGS_104Hz:
            if (val == LSM6DSOX_XL_ODR_OFF)
 80029ca:	78fb      	ldrb	r3, [r7, #3]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d102      	bne.n	80029d6 <lsm6dsox_xl_data_rate_set+0x26a>
            {
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80029d0:	2304      	movs	r3, #4
 80029d2:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_xl = val;
            }

            break;
 80029d4:	e017      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_12Hz5)
 80029d6:	78fb      	ldrb	r3, [r7, #3]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d102      	bne.n	80029e2 <lsm6dsox_xl_data_rate_set+0x276>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80029dc:	2304      	movs	r3, #4
 80029de:	77fb      	strb	r3, [r7, #31]
            break;
 80029e0:	e011      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_26Hz)
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d102      	bne.n	80029ee <lsm6dsox_xl_data_rate_set+0x282>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80029e8:	2304      	movs	r3, #4
 80029ea:	77fb      	strb	r3, [r7, #31]
            break;
 80029ec:	e00b      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
            else if (val == LSM6DSOX_XL_ODR_52Hz)
 80029ee:	78fb      	ldrb	r3, [r7, #3]
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d102      	bne.n	80029fa <lsm6dsox_xl_data_rate_set+0x28e>
              odr_xl = LSM6DSOX_XL_ODR_104Hz;
 80029f4:	2304      	movs	r3, #4
 80029f6:	77fb      	strb	r3, [r7, #31]
            break;
 80029f8:	e005      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>
              odr_xl = val;
 80029fa:	78fb      	ldrb	r3, [r7, #3]
 80029fc:	77fb      	strb	r3, [r7, #31]
            break;
 80029fe:	e002      	b.n	8002a06 <lsm6dsox_xl_data_rate_set+0x29a>

          default:
            odr_xl = val;
 8002a00:	78fb      	ldrb	r3, [r7, #3]
 8002a02:	77fb      	strb	r3, [r7, #31]
            break;
 8002a04:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d107      	bne.n	8002a1c <lsm6dsox_xl_data_rate_set+0x2b0>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 8002a0c:	f107 020c 	add.w	r2, r7, #12
 8002a10:	2301      	movs	r3, #1
 8002a12:	2110      	movs	r1, #16
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff fe47 	bl	80026a8 <lsm6dsox_read_reg>
 8002a1a:	61b8      	str	r0, [r7, #24]
  }

  if (ret == 0)
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10f      	bne.n	8002a42 <lsm6dsox_xl_data_rate_set+0x2d6>
  {
    reg.odr_xl = (uint8_t) odr_xl;
 8002a22:	7ffb      	ldrb	r3, [r7, #31]
 8002a24:	f003 030f 	and.w	r3, r3, #15
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	7b3b      	ldrb	r3, [r7, #12]
 8002a2c:	f362 1307 	bfi	r3, r2, #4, #4
 8002a30:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL1_XL, (uint8_t *)&reg, 1);
 8002a32:	f107 020c 	add.w	r2, r7, #12
 8002a36:	2301      	movs	r3, #1
 8002a38:	2110      	movs	r1, #16
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7ff fe52 	bl	80026e4 <lsm6dsox_write_reg>
 8002a40:	61b8      	str	r0, [r7, #24]
  }

  return ret;
 8002a42:	69bb      	ldr	r3, [r7, #24]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3720      	adds	r7, #32
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <lsm6dsox_gy_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fs_g_t val)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	460b      	mov	r3, r1
 8002a56:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8002a58:	f107 0208 	add.w	r2, r7, #8
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	2111      	movs	r1, #17
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff fe21 	bl	80026a8 <lsm6dsox_read_reg>
 8002a66:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10f      	bne.n	8002a8e <lsm6dsox_gy_full_scale_set+0x42>
  {
    reg.fs_g = (uint8_t) val;
 8002a6e:	78fb      	ldrb	r3, [r7, #3]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	7a3b      	ldrb	r3, [r7, #8]
 8002a78:	f362 0343 	bfi	r3, r2, #1, #3
 8002a7c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8002a7e:	f107 0208 	add.w	r2, r7, #8
 8002a82:	2301      	movs	r3, #1
 8002a84:	2111      	movs	r1, #17
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff fe2c 	bl	80026e4 <lsm6dsox_write_reg>
 8002a8c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <lsm6dsox_gy_full_scale_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fs_g_t *val)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  lsm6dsox_ctrl2_g_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8002aa2:	f107 0208 	add.w	r2, r7, #8
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	2111      	movs	r1, #17
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7ff fdfc 	bl	80026a8 <lsm6dsox_read_reg>
 8002ab0:	60f8      	str	r0, [r7, #12]

  switch (reg.fs_g)
 8002ab2:	7a3b      	ldrb	r3, [r7, #8]
 8002ab4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	d824      	bhi.n	8002b08 <lsm6dsox_gy_full_scale_get+0x70>
 8002abe:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac4 <lsm6dsox_gy_full_scale_get+0x2c>)
 8002ac0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac4:	08002ae1 	.word	0x08002ae1
 8002ac8:	08002ae9 	.word	0x08002ae9
 8002acc:	08002af1 	.word	0x08002af1
 8002ad0:	08002b09 	.word	0x08002b09
 8002ad4:	08002af9 	.word	0x08002af9
 8002ad8:	08002b09 	.word	0x08002b09
 8002adc:	08002b01 	.word	0x08002b01
  {
    case LSM6DSOX_250dps:
      *val = LSM6DSOX_250dps;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	701a      	strb	r2, [r3, #0]
      break;
 8002ae6:	e013      	b.n	8002b10 <lsm6dsox_gy_full_scale_get+0x78>

    case LSM6DSOX_125dps:
      *val = LSM6DSOX_125dps;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	2201      	movs	r2, #1
 8002aec:	701a      	strb	r2, [r3, #0]
      break;
 8002aee:	e00f      	b.n	8002b10 <lsm6dsox_gy_full_scale_get+0x78>

    case LSM6DSOX_500dps:
      *val = LSM6DSOX_500dps;
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	2202      	movs	r2, #2
 8002af4:	701a      	strb	r2, [r3, #0]
      break;
 8002af6:	e00b      	b.n	8002b10 <lsm6dsox_gy_full_scale_get+0x78>

    case LSM6DSOX_1000dps:
      *val = LSM6DSOX_1000dps;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	2204      	movs	r2, #4
 8002afc:	701a      	strb	r2, [r3, #0]
      break;
 8002afe:	e007      	b.n	8002b10 <lsm6dsox_gy_full_scale_get+0x78>

    case LSM6DSOX_2000dps:
      *val = LSM6DSOX_2000dps;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	2206      	movs	r2, #6
 8002b04:	701a      	strb	r2, [r3, #0]
      break;
 8002b06:	e003      	b.n	8002b10 <lsm6dsox_gy_full_scale_get+0x78>

    default:
      *val = LSM6DSOX_250dps;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	701a      	strb	r2, [r3, #0]
      break;
 8002b0e:	bf00      	nop
  }

  return ret;
 8002b10:	68fb      	ldr	r3, [r7, #12]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop

08002b1c <lsm6dsox_gy_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                  lsm6dsox_odr_g_t val)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	460b      	mov	r3, r1
 8002b26:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_odr_g_t odr_gy =  val;
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	77fb      	strb	r3, [r7, #31]
  lsm6dsox_mlc_odr_t mlc_odr;
  lsm6dsox_ctrl2_g_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsox_fsm_enable_get(ctx, &fsm_enable);
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	4619      	mov	r1, r3
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 fa8a 	bl	800304c <lsm6dsox_fsm_enable_get>
 8002b38:	61b8      	str	r0, [r7, #24]

  if (ret == 0)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	f040 80c4 	bne.w	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002b42:	7d3b      	ldrb	r3, [r7, #20]
 8002b44:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002b48:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002b4a:	7d3b      	ldrb	r3, [r7, #20]
 8002b4c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002b50:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002b52:	4313      	orrs	r3, r2
 8002b54:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002b56:	7d3b      	ldrb	r3, [r7, #20]
 8002b58:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002b5c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002b62:	7d3b      	ldrb	r3, [r7, #20]
 8002b64:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002b68:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002b6e:	7d3b      	ldrb	r3, [r7, #20]
 8002b70:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002b74:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8002b76:	4313      	orrs	r3, r2
 8002b78:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002b7a:	7d3b      	ldrb	r3, [r7, #20]
 8002b7c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002b80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8002b82:	4313      	orrs	r3, r2
 8002b84:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002b86:	7d3b      	ldrb	r3, [r7, #20]
 8002b88:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002b8c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002b92:	7d3b      	ldrb	r3, [r7, #20]
 8002b94:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002b98:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002b9e:	7d7b      	ldrb	r3, [r7, #21]
 8002ba0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002ba4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002baa:	7d7b      	ldrb	r3, [r7, #21]
 8002bac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002bb0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002bb6:	7d7b      	ldrb	r3, [r7, #21]
 8002bb8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002bbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002bc2:	7d7b      	ldrb	r3, [r7, #21]
 8002bc4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002bc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002bce:	7d7b      	ldrb	r3, [r7, #21]
 8002bd0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002bd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002bda:	7d7b      	ldrb	r3, [r7, #21]
 8002bdc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002be0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8002be2:	4313      	orrs	r3, r2
 8002be4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002be6:	7d7b      	ldrb	r3, [r7, #21]
 8002be8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002bec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8002bf2:	7d7b      	ldrb	r3, [r7, #21]
 8002bf4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002bf8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d163      	bne.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsox_fsm_data_rate_get(ctx, &fsm_odr);
 8002c02:	f107 0313 	add.w	r3, r7, #19
 8002c06:	4619      	mov	r1, r3
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 fa41 	bl	8003090 <lsm6dsox_fsm_data_rate_get>
 8002c0e:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 8002c10:	69bb      	ldr	r3, [r7, #24]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d159      	bne.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8002c16:	7cfb      	ldrb	r3, [r7, #19]
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	d853      	bhi.n	8002cc4 <lsm6dsox_gy_data_rate_set+0x1a8>
 8002c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c24 <lsm6dsox_gy_data_rate_set+0x108>)
 8002c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c22:	bf00      	nop
 8002c24:	08002c35 	.word	0x08002c35
 8002c28:	08002c47 	.word	0x08002c47
 8002c2c:	08002c65 	.word	0x08002c65
 8002c30:	08002c8f 	.word	0x08002c8f
        {
          case LSM6DSOX_ODR_FSM_12Hz5:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002c34:	78fb      	ldrb	r3, [r7, #3]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d102      	bne.n	8002c40 <lsm6dsox_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSOX_GY_ODR_12Hz5;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002c3e:	e044      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002c40:	78fb      	ldrb	r3, [r7, #3]
 8002c42:	77fb      	strb	r3, [r7, #31]
            break;
 8002c44:	e041      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_26Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002c46:	78fb      	ldrb	r3, [r7, #3]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d102      	bne.n	8002c52 <lsm6dsox_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002c50:	e03b      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002c52:	78fb      	ldrb	r3, [r7, #3]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d102      	bne.n	8002c5e <lsm6dsox_gy_data_rate_set+0x142>
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	77fb      	strb	r3, [r7, #31]
            break;
 8002c5c:	e035      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002c5e:	78fb      	ldrb	r3, [r7, #3]
 8002c60:	77fb      	strb	r3, [r7, #31]
            break;
 8002c62:	e032      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_52Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002c64:	78fb      	ldrb	r3, [r7, #3]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d102      	bne.n	8002c70 <lsm6dsox_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002c6e:	e02c      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002c70:	78fb      	ldrb	r3, [r7, #3]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d102      	bne.n	8002c7c <lsm6dsox_gy_data_rate_set+0x160>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002c76:	2303      	movs	r3, #3
 8002c78:	77fb      	strb	r3, [r7, #31]
            break;
 8002c7a:	e026      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8002c7c:	78fb      	ldrb	r3, [r7, #3]
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d102      	bne.n	8002c88 <lsm6dsox_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002c82:	2303      	movs	r3, #3
 8002c84:	77fb      	strb	r3, [r7, #31]
            break;
 8002c86:	e020      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	77fb      	strb	r3, [r7, #31]
            break;
 8002c8c:	e01d      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>

          case LSM6DSOX_ODR_FSM_104Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002c8e:	78fb      	ldrb	r3, [r7, #3]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d102      	bne.n	8002c9a <lsm6dsox_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002c94:	2304      	movs	r3, #4
 8002c96:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002c98:	e017      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002c9a:	78fb      	ldrb	r3, [r7, #3]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d102      	bne.n	8002ca6 <lsm6dsox_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002ca0:	2304      	movs	r3, #4
 8002ca2:	77fb      	strb	r3, [r7, #31]
            break;
 8002ca4:	e011      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8002ca6:	78fb      	ldrb	r3, [r7, #3]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d102      	bne.n	8002cb2 <lsm6dsox_gy_data_rate_set+0x196>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002cac:	2304      	movs	r3, #4
 8002cae:	77fb      	strb	r3, [r7, #31]
            break;
 8002cb0:	e00b      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSOX_GY_ODR_52Hz)
 8002cb2:	78fb      	ldrb	r3, [r7, #3]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	d102      	bne.n	8002cbe <lsm6dsox_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002cb8:	2304      	movs	r3, #4
 8002cba:	77fb      	strb	r3, [r7, #31]
            break;
 8002cbc:	e005      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8002cbe:	78fb      	ldrb	r3, [r7, #3]
 8002cc0:	77fb      	strb	r3, [r7, #31]
            break;
 8002cc2:	e002      	b.n	8002cca <lsm6dsox_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	77fb      	strb	r3, [r7, #31]
            break;
 8002cc8:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  emb_sens.mlc = PROPERTY_DISABLE;
 8002cca:	7c3b      	ldrb	r3, [r7, #16]
 8002ccc:	f023 0308 	bic.w	r3, r3, #8
 8002cd0:	743b      	strb	r3, [r7, #16]

  if (ret == 0)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d170      	bne.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
  {
    ret =  lsm6dsox_embedded_sens_get(ctx, &emb_sens);
 8002cd8:	f107 0310 	add.w	r3, r7, #16
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fa66 	bl	80031b0 <lsm6dsox_embedded_sens_get>
 8002ce4:	61b8      	str	r0, [r7, #24]

    if (emb_sens.mlc == PROPERTY_ENABLE)
 8002ce6:	7c3b      	ldrb	r3, [r7, #16]
 8002ce8:	f003 0308 	and.w	r3, r3, #8
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d063      	beq.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
    {
      ret =  lsm6dsox_mlc_data_rate_get(ctx, &mlc_odr);
 8002cf2:	f107 030f 	add.w	r3, r7, #15
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 fa11 	bl	8003120 <lsm6dsox_mlc_data_rate_get>
 8002cfe:	61b8      	str	r0, [r7, #24]

      if (ret == 0)
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d159      	bne.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
      {
        switch (mlc_odr)
 8002d06:	7bfb      	ldrb	r3, [r7, #15]
 8002d08:	2b03      	cmp	r3, #3
 8002d0a:	d853      	bhi.n	8002db4 <lsm6dsox_gy_data_rate_set+0x298>
 8002d0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d14 <lsm6dsox_gy_data_rate_set+0x1f8>)
 8002d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d12:	bf00      	nop
 8002d14:	08002d25 	.word	0x08002d25
 8002d18:	08002d37 	.word	0x08002d37
 8002d1c:	08002d55 	.word	0x08002d55
 8002d20:	08002d7f 	.word	0x08002d7f
        {
          case LSM6DSOX_ODR_PRGS_12Hz5:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002d24:	78fb      	ldrb	r3, [r7, #3]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d102      	bne.n	8002d30 <lsm6dsox_gy_data_rate_set+0x214>
            {
              odr_gy = LSM6DSOX_GY_ODR_12Hz5;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002d2e:	e044      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8002d30:	78fb      	ldrb	r3, [r7, #3]
 8002d32:	77fb      	strb	r3, [r7, #31]
            break;
 8002d34:	e041      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_26Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002d36:	78fb      	ldrb	r3, [r7, #3]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d102      	bne.n	8002d42 <lsm6dsox_gy_data_rate_set+0x226>
            {
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002d40:	e03b      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002d42:	78fb      	ldrb	r3, [r7, #3]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d102      	bne.n	8002d4e <lsm6dsox_gy_data_rate_set+0x232>
              odr_gy = LSM6DSOX_GY_ODR_26Hz;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	77fb      	strb	r3, [r7, #31]
            break;
 8002d4c:	e035      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8002d4e:	78fb      	ldrb	r3, [r7, #3]
 8002d50:	77fb      	strb	r3, [r7, #31]
            break;
 8002d52:	e032      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_52Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002d54:	78fb      	ldrb	r3, [r7, #3]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d102      	bne.n	8002d60 <lsm6dsox_gy_data_rate_set+0x244>
            {
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002d5e:	e02c      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002d60:	78fb      	ldrb	r3, [r7, #3]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d102      	bne.n	8002d6c <lsm6dsox_gy_data_rate_set+0x250>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002d66:	2303      	movs	r3, #3
 8002d68:	77fb      	strb	r3, [r7, #31]
            break;
 8002d6a:	e026      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8002d6c:	78fb      	ldrb	r3, [r7, #3]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d102      	bne.n	8002d78 <lsm6dsox_gy_data_rate_set+0x25c>
              odr_gy = LSM6DSOX_GY_ODR_52Hz;
 8002d72:	2303      	movs	r3, #3
 8002d74:	77fb      	strb	r3, [r7, #31]
            break;
 8002d76:	e020      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	77fb      	strb	r3, [r7, #31]
            break;
 8002d7c:	e01d      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>

          case LSM6DSOX_ODR_PRGS_104Hz:
            if (val == LSM6DSOX_GY_ODR_OFF)
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d102      	bne.n	8002d8a <lsm6dsox_gy_data_rate_set+0x26e>
            {
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002d84:	2304      	movs	r3, #4
 8002d86:	77fb      	strb	r3, [r7, #31]
            else
            {
              odr_gy = val;
            }

            break;
 8002d88:	e017      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_12Hz5)
 8002d8a:	78fb      	ldrb	r3, [r7, #3]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d102      	bne.n	8002d96 <lsm6dsox_gy_data_rate_set+0x27a>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002d90:	2304      	movs	r3, #4
 8002d92:	77fb      	strb	r3, [r7, #31]
            break;
 8002d94:	e011      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_26Hz)
 8002d96:	78fb      	ldrb	r3, [r7, #3]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d102      	bne.n	8002da2 <lsm6dsox_gy_data_rate_set+0x286>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002d9c:	2304      	movs	r3, #4
 8002d9e:	77fb      	strb	r3, [r7, #31]
            break;
 8002da0:	e00b      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
            else if (val == LSM6DSOX_GY_ODR_52Hz)
 8002da2:	78fb      	ldrb	r3, [r7, #3]
 8002da4:	2b03      	cmp	r3, #3
 8002da6:	d102      	bne.n	8002dae <lsm6dsox_gy_data_rate_set+0x292>
              odr_gy = LSM6DSOX_GY_ODR_104Hz;
 8002da8:	2304      	movs	r3, #4
 8002daa:	77fb      	strb	r3, [r7, #31]
            break;
 8002dac:	e005      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>
              odr_gy = val;
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	77fb      	strb	r3, [r7, #31]
            break;
 8002db2:	e002      	b.n	8002dba <lsm6dsox_gy_data_rate_set+0x29e>

          default:
            odr_gy = val;
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	77fb      	strb	r3, [r7, #31]
            break;
 8002db8:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d107      	bne.n	8002dd0 <lsm6dsox_gy_data_rate_set+0x2b4>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8002dc0:	f107 020c 	add.w	r2, r7, #12
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	2111      	movs	r1, #17
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f7ff fc6d 	bl	80026a8 <lsm6dsox_read_reg>
 8002dce:	61b8      	str	r0, [r7, #24]
  }

  if (ret == 0)
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10f      	bne.n	8002df6 <lsm6dsox_gy_data_rate_set+0x2da>
  {
    reg.odr_g = (uint8_t) odr_gy;
 8002dd6:	7ffb      	ldrb	r3, [r7, #31]
 8002dd8:	f003 030f 	and.w	r3, r3, #15
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	7b3b      	ldrb	r3, [r7, #12]
 8002de0:	f362 1307 	bfi	r3, r2, #4, #4
 8002de4:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL2_G, (uint8_t *)&reg, 1);
 8002de6:	f107 020c 	add.w	r2, r7, #12
 8002dea:	2301      	movs	r3, #1
 8002dec:	2111      	movs	r1, #17
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7ff fc78 	bl	80026e4 <lsm6dsox_write_reg>
 8002df4:	61b8      	str	r0, [r7, #24]
  }

  return ret;
 8002df6:	69bb      	ldr	r3, [r7, #24]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3720      	adds	r7, #32
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <lsm6dsox_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8002e0c:	f107 0208 	add.w	r2, r7, #8
 8002e10:	2301      	movs	r3, #1
 8002e12:	2112      	movs	r1, #18
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f7ff fc47 	bl	80026a8 <lsm6dsox_read_reg>
 8002e1a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10f      	bne.n	8002e42 <lsm6dsox_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	f003 0301 	and.w	r3, r3, #1
 8002e28:	b2da      	uxtb	r2, r3
 8002e2a:	7a3b      	ldrb	r3, [r7, #8]
 8002e2c:	f362 1386 	bfi	r3, r2, #6, #1
 8002e30:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8002e32:	f107 0208 	add.w	r2, r7, #8
 8002e36:	2301      	movs	r3, #1
 8002e38:	2112      	movs	r1, #18
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff fc52 	bl	80026e4 <lsm6dsox_write_reg>
 8002e40:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002e42:	68fb      	ldr	r3, [r7, #12]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <lsm6dsox_angular_rate_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_OUTX_L_G, buff, 6);
 8002e56:	f107 020c 	add.w	r2, r7, #12
 8002e5a:	2306      	movs	r3, #6
 8002e5c:	2122      	movs	r1, #34	@ 0x22
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff fc22 	bl	80026a8 <lsm6dsox_read_reg>
 8002e64:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8002e66:	7b7b      	ldrb	r3, [r7, #13]
 8002e68:	b21a      	sxth	r2, r3
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	021b      	lsls	r3, r3, #8
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	7b3a      	ldrb	r2, [r7, #12]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	b21a      	sxth	r2, r3
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8002e86:	7bfa      	ldrb	r2, [r7, #15]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	b212      	sxth	r2, r2
 8002e8e:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	3302      	adds	r3, #2
 8002e94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	021b      	lsls	r3, r3, #8
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	7bba      	ldrb	r2, [r7, #14]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	b212      	sxth	r2, r2
 8002eaa:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8002eac:	7c7a      	ldrb	r2, [r7, #17]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	3304      	adds	r3, #4
 8002eb2:	b212      	sxth	r2, r2
 8002eb4:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	7c3a      	ldrb	r2, [r7, #16]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	b212      	sxth	r2, r2
 8002ed0:	801a      	strh	r2, [r3, #0]

  return ret;
 8002ed2:	697b      	ldr	r3, [r7, #20]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3718      	adds	r7, #24
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <lsm6dsox_mem_bank_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_mem_bank_set(const stmdev_ctx_t *ctx,
                              lsm6dsox_reg_access_t val)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_func_cfg_access_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_FUNC_CFG_ACCESS,
 8002ee8:	f107 0208 	add.w	r2, r7, #8
 8002eec:	2301      	movs	r3, #1
 8002eee:	2101      	movs	r1, #1
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff fbd9 	bl	80026a8 <lsm6dsox_read_reg>
 8002ef6:	60f8      	str	r0, [r7, #12]
                          (uint8_t *)&reg, 1);

  if (ret == 0)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10f      	bne.n	8002f1e <lsm6dsox_mem_bank_set+0x42>
  {
    reg.reg_access = (uint8_t)val;
 8002efe:	78fb      	ldrb	r3, [r7, #3]
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	7a3b      	ldrb	r3, [r7, #8]
 8002f08:	f362 1387 	bfi	r3, r2, #6, #2
 8002f0c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_FUNC_CFG_ACCESS,
 8002f0e:	f107 0208 	add.w	r2, r7, #8
 8002f12:	2301      	movs	r3, #1
 8002f14:	2101      	movs	r1, #1
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7ff fbe4 	bl	80026e4 <lsm6dsox_write_reg>
 8002f1c:	60f8      	str	r0, [r7, #12]
                             (uint8_t *)&reg, 1);
  }

  return ret;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <lsm6dsox_auto_increment_set>:
  * @param  val      change the values of if_inc in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8002f34:	f107 0208 	add.w	r2, r7, #8
 8002f38:	2301      	movs	r3, #1
 8002f3a:	2112      	movs	r1, #18
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff fbb3 	bl	80026a8 <lsm6dsox_read_reg>
 8002f42:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d10f      	bne.n	8002f6a <lsm6dsox_auto_increment_set+0x42>
  {
    reg.if_inc = val;
 8002f4a:	78fb      	ldrb	r3, [r7, #3]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	7a3b      	ldrb	r3, [r7, #8]
 8002f54:	f362 0382 	bfi	r3, r2, #2, #1
 8002f58:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL3_C, (uint8_t *)&reg, 1);
 8002f5a:	f107 0208 	add.w	r2, r7, #8
 8002f5e:	2301      	movs	r3, #1
 8002f60:	2112      	movs	r1, #18
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff fbbe 	bl	80026e4 <lsm6dsox_write_reg>
 8002f68:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <lsm6dsox_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_i3c_disable_set(const stmdev_ctx_t *ctx,
                                 lsm6dsox_i3c_disable_t val)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_i3c_bus_avb_t i3c_bus_avb;
  lsm6dsox_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8002f80:	f107 020c 	add.w	r2, r7, #12
 8002f84:	2301      	movs	r3, #1
 8002f86:	2118      	movs	r1, #24
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff fb8d 	bl	80026a8 <lsm6dsox_read_reg>
 8002f8e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d111      	bne.n	8002fba <lsm6dsox_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8002f96:	78fb      	ldrb	r3, [r7, #3]
 8002f98:	09db      	lsrs	r3, r3, #7
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	7b3b      	ldrb	r3, [r7, #12]
 8002fa4:	f362 0341 	bfi	r3, r2, #1, #1
 8002fa8:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8002faa:	f107 020c 	add.w	r2, r7, #12
 8002fae:	2301      	movs	r3, #1
 8002fb0:	2118      	movs	r1, #24
 8002fb2:	6878      	ldr	r0, [r7, #4]
 8002fb4:	f7ff fb96 	bl	80026e4 <lsm6dsox_write_reg>
 8002fb8:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d107      	bne.n	8002fd0 <lsm6dsox_i3c_disable_set+0x5c>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_I3C_BUS_AVB,
 8002fc0:	f107 0210 	add.w	r2, r7, #16
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	2162      	movs	r1, #98	@ 0x62
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f7ff fb6d 	bl	80026a8 <lsm6dsox_read_reg>
 8002fce:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10f      	bne.n	8002ff6 <lsm6dsox_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8002fd6:	78fb      	ldrb	r3, [r7, #3]
 8002fd8:	f003 0303 	and.w	r3, r3, #3
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	7c3b      	ldrb	r3, [r7, #16]
 8002fe0:	f362 03c4 	bfi	r3, r2, #3, #2
 8002fe4:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_I3C_BUS_AVB,
 8002fe6:	f107 0210 	add.w	r2, r7, #16
 8002fea:	2301      	movs	r3, #1
 8002fec:	2162      	movs	r1, #98	@ 0x62
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff fb78 	bl	80026e4 <lsm6dsox_write_reg>
 8002ff4:	6178      	str	r0, [r7, #20]
                             (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 8002ff6:	697b      	ldr	r3, [r7, #20]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <lsm6dsox_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_fifo_mode_set(const stmdev_ctx_t *ctx,
                               lsm6dsox_fifo_mode_t val)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b084      	sub	sp, #16
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	70fb      	strb	r3, [r7, #3]
  lsm6dsox_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_FIFO_CTRL4, (uint8_t *)&reg, 1);
 800300c:	f107 0208 	add.w	r2, r7, #8
 8003010:	2301      	movs	r3, #1
 8003012:	210a      	movs	r1, #10
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff fb47 	bl	80026a8 <lsm6dsox_read_reg>
 800301a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10f      	bne.n	8003042 <lsm6dsox_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 8003022:	78fb      	ldrb	r3, [r7, #3]
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	b2da      	uxtb	r2, r3
 800302a:	7a3b      	ldrb	r3, [r7, #8]
 800302c:	f362 0302 	bfi	r3, r2, #0, #3
 8003030:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsox_write_reg(ctx, LSM6DSOX_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8003032:	f107 0208 	add.w	r2, r7, #8
 8003036:	2301      	movs	r3, #1
 8003038:	210a      	movs	r1, #10
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f7ff fb52 	bl	80026e4 <lsm6dsox_write_reg>
 8003040:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003042:	68fb      	ldr	r3, [r7, #12]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}

0800304c <lsm6dsox_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_fsm_enable_get(const stmdev_ctx_t *ctx,
                                lsm6dsox_emb_fsm_enable_t *val)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 8003056:	2102      	movs	r1, #2
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f7ff ff3f 	bl	8002edc <lsm6dsox_mem_bank_set>
 800305e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <lsm6dsox_fsm_enable_get+0x28>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_FSM_ENABLE_A, (uint8_t *) val,
 8003066:	2302      	movs	r3, #2
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	2146      	movs	r1, #70	@ 0x46
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff fb1b 	bl	80026a8 <lsm6dsox_read_reg>
 8003072:	60f8      	str	r0, [r7, #12]
                            2);
  }

  if (ret == 0)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d104      	bne.n	8003084 <lsm6dsox_fsm_enable_get+0x38>
  {
    ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 800307a:	2100      	movs	r1, #0
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f7ff ff2d 	bl	8002edc <lsm6dsox_mem_bank_set>
 8003082:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003084:	68fb      	ldr	r3, [r7, #12]
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <lsm6dsox_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_fsm_odr_t *val)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 800309a:	2102      	movs	r1, #2
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff ff1d 	bl	8002edc <lsm6dsox_mem_bank_set>
 80030a2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d107      	bne.n	80030ba <lsm6dsox_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_ODR_CFG_B,
 80030aa:	f107 0208 	add.w	r2, r7, #8
 80030ae:	2301      	movs	r3, #1
 80030b0:	215f      	movs	r1, #95	@ 0x5f
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff faf8 	bl	80026a8 <lsm6dsox_read_reg>
 80030b8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d12a      	bne.n	8003116 <lsm6dsox_fsm_data_rate_get+0x86>
  {
    switch (reg.fsm_odr)
 80030c0:	7a3b      	ldrb	r3, [r7, #8]
 80030c2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b03      	cmp	r3, #3
 80030ca:	d81b      	bhi.n	8003104 <lsm6dsox_fsm_data_rate_get+0x74>
 80030cc:	a201      	add	r2, pc, #4	@ (adr r2, 80030d4 <lsm6dsox_fsm_data_rate_get+0x44>)
 80030ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d2:	bf00      	nop
 80030d4:	080030e5 	.word	0x080030e5
 80030d8:	080030ed 	.word	0x080030ed
 80030dc:	080030f5 	.word	0x080030f5
 80030e0:	080030fd 	.word	0x080030fd
    {
      case LSM6DSOX_ODR_FSM_12Hz5:
        *val = LSM6DSOX_ODR_FSM_12Hz5;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	2200      	movs	r2, #0
 80030e8:	701a      	strb	r2, [r3, #0]
        break;
 80030ea:	e00f      	b.n	800310c <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_26Hz:
        *val = LSM6DSOX_ODR_FSM_26Hz;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2201      	movs	r2, #1
 80030f0:	701a      	strb	r2, [r3, #0]
        break;
 80030f2:	e00b      	b.n	800310c <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_52Hz:
        *val = LSM6DSOX_ODR_FSM_52Hz;
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	2202      	movs	r2, #2
 80030f8:	701a      	strb	r2, [r3, #0]
        break;
 80030fa:	e007      	b.n	800310c <lsm6dsox_fsm_data_rate_get+0x7c>

      case LSM6DSOX_ODR_FSM_104Hz:
        *val = LSM6DSOX_ODR_FSM_104Hz;
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	2203      	movs	r2, #3
 8003100:	701a      	strb	r2, [r3, #0]
        break;
 8003102:	e003      	b.n	800310c <lsm6dsox_fsm_data_rate_get+0x7c>

      default:
        *val = LSM6DSOX_ODR_FSM_12Hz5;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2200      	movs	r2, #0
 8003108:	701a      	strb	r2, [r3, #0]
        break;
 800310a:	bf00      	nop
    }

    ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 800310c:	2100      	movs	r1, #0
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f7ff fee4 	bl	8002edc <lsm6dsox_mem_bank_set>
 8003114:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003116:	68fb      	ldr	r3, [r7, #12]
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <lsm6dsox_mlc_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_mlc_data_rate_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_mlc_odr_t *val)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_odr_cfg_c_t reg;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 800312a:	2102      	movs	r1, #2
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f7ff fed5 	bl	8002edc <lsm6dsox_mem_bank_set>
 8003132:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d107      	bne.n	800314a <lsm6dsox_mlc_data_rate_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_ODR_CFG_C,
 800313a:	f107 0208 	add.w	r2, r7, #8
 800313e:	2301      	movs	r3, #1
 8003140:	2160      	movs	r1, #96	@ 0x60
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f7ff fab0 	bl	80026a8 <lsm6dsox_read_reg>
 8003148:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d12a      	bne.n	80031a6 <lsm6dsox_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 8003150:	7a3b      	ldrb	r3, [r7, #8]
 8003152:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b03      	cmp	r3, #3
 800315a:	d81b      	bhi.n	8003194 <lsm6dsox_mlc_data_rate_get+0x74>
 800315c:	a201      	add	r2, pc, #4	@ (adr r2, 8003164 <lsm6dsox_mlc_data_rate_get+0x44>)
 800315e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003162:	bf00      	nop
 8003164:	08003175 	.word	0x08003175
 8003168:	0800317d 	.word	0x0800317d
 800316c:	08003185 	.word	0x08003185
 8003170:	0800318d 	.word	0x0800318d
    {
      case LSM6DSOX_ODR_PRGS_12Hz5:
        *val = LSM6DSOX_ODR_PRGS_12Hz5;
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	2200      	movs	r2, #0
 8003178:	701a      	strb	r2, [r3, #0]
        break;
 800317a:	e00f      	b.n	800319c <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_26Hz:
        *val = LSM6DSOX_ODR_PRGS_26Hz;
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	2201      	movs	r2, #1
 8003180:	701a      	strb	r2, [r3, #0]
        break;
 8003182:	e00b      	b.n	800319c <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_52Hz:
        *val = LSM6DSOX_ODR_PRGS_52Hz;
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2202      	movs	r2, #2
 8003188:	701a      	strb	r2, [r3, #0]
        break;
 800318a:	e007      	b.n	800319c <lsm6dsox_mlc_data_rate_get+0x7c>

      case LSM6DSOX_ODR_PRGS_104Hz:
        *val = LSM6DSOX_ODR_PRGS_104Hz;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	2203      	movs	r2, #3
 8003190:	701a      	strb	r2, [r3, #0]
        break;
 8003192:	e003      	b.n	800319c <lsm6dsox_mlc_data_rate_get+0x7c>

      default:
        *val = LSM6DSOX_ODR_PRGS_12Hz5;
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	2200      	movs	r2, #0
 8003198:	701a      	strb	r2, [r3, #0]
        break;
 800319a:	bf00      	nop
    }

    ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 800319c:	2100      	movs	r1, #0
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff fe9c 	bl	8002edc <lsm6dsox_mem_bank_set>
 80031a4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80031a6:	68fb      	ldr	r3, [r7, #12]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <lsm6dsox_embedded_sens_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_embedded_sens_get(const stmdev_ctx_t *ctx,
                                   lsm6dsox_emb_sens_t *emb_sens)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  lsm6dsox_emb_func_en_a_t emb_func_en_a;
  lsm6dsox_emb_func_en_b_t emb_func_en_b;
  int32_t ret;

  ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_EMBEDDED_FUNC_BANK);
 80031ba:	2102      	movs	r1, #2
 80031bc:	6878      	ldr	r0, [r7, #4]
 80031be:	f7ff fe8d 	bl	8002edc <lsm6dsox_mem_bank_set>
 80031c2:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d107      	bne.n	80031da <lsm6dsox_embedded_sens_get+0x2a>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_EN_A,
 80031ca:	f107 0210 	add.w	r2, r7, #16
 80031ce:	2301      	movs	r3, #1
 80031d0:	2104      	movs	r1, #4
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fa68 	bl	80026a8 <lsm6dsox_read_reg>
 80031d8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&emb_func_en_a, 1);
  }

  if (ret == 0)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d13d      	bne.n	800325c <lsm6dsox_embedded_sens_get+0xac>
  {
    ret = lsm6dsox_read_reg(ctx, LSM6DSOX_EMB_FUNC_EN_B,
 80031e0:	f107 020c 	add.w	r2, r7, #12
 80031e4:	2301      	movs	r3, #1
 80031e6:	2105      	movs	r1, #5
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f7ff fa5d 	bl	80026a8 <lsm6dsox_read_reg>
 80031ee:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&emb_func_en_b, 1);
    emb_sens->mlc = emb_func_en_b.mlc_en;
 80031f0:	7b3b      	ldrb	r3, [r7, #12]
 80031f2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80031f6:	b2d9      	uxtb	r1, r3
 80031f8:	683a      	ldr	r2, [r7, #0]
 80031fa:	7813      	ldrb	r3, [r2, #0]
 80031fc:	f361 03c3 	bfi	r3, r1, #3, #1
 8003200:	7013      	strb	r3, [r2, #0]
    emb_sens->fsm = emb_func_en_b.fsm_en;
 8003202:	7b3b      	ldrb	r3, [r7, #12]
 8003204:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003208:	b2d9      	uxtb	r1, r3
 800320a:	683a      	ldr	r2, [r7, #0]
 800320c:	7813      	ldrb	r3, [r2, #0]
 800320e:	f361 1304 	bfi	r3, r1, #4, #1
 8003212:	7013      	strb	r3, [r2, #0]
    emb_sens->tilt = emb_func_en_a.tilt_en;
 8003214:	7c3b      	ldrb	r3, [r7, #16]
 8003216:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800321a:	b2d9      	uxtb	r1, r3
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	7813      	ldrb	r3, [r2, #0]
 8003220:	f361 0341 	bfi	r3, r1, #1, #1
 8003224:	7013      	strb	r3, [r2, #0]
    emb_sens->step = emb_func_en_a.pedo_en;
 8003226:	7c3b      	ldrb	r3, [r7, #16]
 8003228:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800322c:	b2d9      	uxtb	r1, r3
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	7813      	ldrb	r3, [r2, #0]
 8003232:	f361 0382 	bfi	r3, r1, #2, #1
 8003236:	7013      	strb	r3, [r2, #0]
    emb_sens->sig_mot = emb_func_en_a.sign_motion_en;
 8003238:	7c3b      	ldrb	r3, [r7, #16]
 800323a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800323e:	b2d9      	uxtb	r1, r3
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	7813      	ldrb	r3, [r2, #0]
 8003244:	f361 0300 	bfi	r3, r1, #0, #1
 8003248:	7013      	strb	r3, [r2, #0]
    emb_sens->fifo_compr = emb_func_en_b.fifo_compr_en;
 800324a:	7b3b      	ldrb	r3, [r7, #12]
 800324c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003250:	b2d9      	uxtb	r1, r3
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	7813      	ldrb	r3, [r2, #0]
 8003256:	f361 1345 	bfi	r3, r1, #5, #1
 800325a:	7013      	strb	r3, [r2, #0]
  }

  if (ret == 0)
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d104      	bne.n	800326c <lsm6dsox_embedded_sens_get+0xbc>
  {
    ret = lsm6dsox_mem_bank_set(ctx, LSM6DSOX_USER_BANK);
 8003262:	2100      	movs	r1, #0
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f7ff fe39 	bl	8002edc <lsm6dsox_mem_bank_set>
 800326a:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800326c:	697b      	ldr	r3, [r7, #20]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003280:	2003      	movs	r0, #3
 8003282:	f001 fe7d 	bl	8004f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003286:	200f      	movs	r0, #15
 8003288:	f000 f80e 	bl	80032a8 <HAL_InitTick>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	71fb      	strb	r3, [r7, #7]
 8003296:	e001      	b.n	800329c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003298:	f7fe f8be 	bl	8001418 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800329c:	79fb      	ldrb	r3, [r7, #7]

}
 800329e:	4618      	mov	r0, r3
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
	...

080032a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80032b4:	4b16      	ldr	r3, [pc, #88]	@ (8003310 <HAL_InitTick+0x68>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d022      	beq.n	8003302 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80032bc:	4b15      	ldr	r3, [pc, #84]	@ (8003314 <HAL_InitTick+0x6c>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	4b13      	ldr	r3, [pc, #76]	@ (8003310 <HAL_InitTick+0x68>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80032c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80032cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d0:	4618      	mov	r0, r3
 80032d2:	f001 fe88 	bl	8004fe6 <HAL_SYSTICK_Config>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10f      	bne.n	80032fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b0f      	cmp	r3, #15
 80032e0:	d809      	bhi.n	80032f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032e2:	2200      	movs	r2, #0
 80032e4:	6879      	ldr	r1, [r7, #4]
 80032e6:	f04f 30ff 	mov.w	r0, #4294967295
 80032ea:	f001 fe54 	bl	8004f96 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003318 <HAL_InitTick+0x70>)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6013      	str	r3, [r2, #0]
 80032f4:	e007      	b.n	8003306 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
 80032fa:	e004      	b.n	8003306 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	73fb      	strb	r3, [r7, #15]
 8003300:	e001      	b.n	8003306 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003306:	7bfb      	ldrb	r3, [r7, #15]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000008 	.word	0x20000008
 8003314:	20000000 	.word	0x20000000
 8003318:	20000004 	.word	0x20000004

0800331c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003320:	4b05      	ldr	r3, [pc, #20]	@ (8003338 <HAL_IncTick+0x1c>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_IncTick+0x20>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4413      	add	r3, r2
 800332a:	4a03      	ldr	r2, [pc, #12]	@ (8003338 <HAL_IncTick+0x1c>)
 800332c:	6013      	str	r3, [r2, #0]
}
 800332e:	bf00      	nop
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	200006c8 	.word	0x200006c8
 800333c:	20000008 	.word	0x20000008

08003340 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  return uwTick;
 8003344:	4b03      	ldr	r3, [pc, #12]	@ (8003354 <HAL_GetTick+0x14>)
 8003346:	681b      	ldr	r3, [r3, #0]
}
 8003348:	4618      	mov	r0, r3
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	200006c8 	.word	0x200006c8

08003358 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003360:	f7ff ffee 	bl	8003340 <HAL_GetTick>
 8003364:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003370:	d004      	beq.n	800337c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003372:	4b09      	ldr	r3, [pc, #36]	@ (8003398 <HAL_Delay+0x40>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	4413      	add	r3, r2
 800337a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800337c:	bf00      	nop
 800337e:	f7ff ffdf 	bl	8003340 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	429a      	cmp	r2, r3
 800338c:	d8f7      	bhi.n	800337e <HAL_Delay+0x26>
  {
  }
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20000008 	.word	0x20000008

0800339c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80033a4:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80033ac:	4904      	ldr	r1, [pc, #16]	@ (80033c0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	600b      	str	r3, [r1, #0]
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	40010030 	.word	0x40010030

080033c4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80033cc:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f023 0202 	bic.w	r2, r3, #2
 80033d4:	4904      	ldr	r1, [pc, #16]	@ (80033e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4313      	orrs	r3, r2
 80033da:	600b      	str	r3, [r1, #0]
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	40010030 	.word	0x40010030

080033ec <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80033f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003430 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003430 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80033fe:	f7ff ff9f 	bl	8003340 <HAL_GetTick>
 8003402:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8003404:	e008      	b.n	8003418 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003406:	f7ff ff9b 	bl	8003340 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b0a      	cmp	r3, #10
 8003412:	d901      	bls.n	8003418 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e006      	b.n	8003426 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0308 	and.w	r3, r3, #8
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0f0      	beq.n	8003406 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3708      	adds	r7, #8
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40010030 	.word	0x40010030

08003434 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	431a      	orrs	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	609a      	str	r2, [r3, #8]
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
 8003462:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	609a      	str	r2, [r3, #8]
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003490:	4618      	mov	r0, r3
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
 80034a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	3360      	adds	r3, #96	@ 0x60
 80034ae:	461a      	mov	r2, r3
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	4b08      	ldr	r3, [pc, #32]	@ (80034e0 <LL_ADC_SetOffset+0x44>)
 80034be:	4013      	ands	r3, r2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	430a      	orrs	r2, r1
 80034ca:	4313      	orrs	r3, r2
 80034cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80034d4:	bf00      	nop
 80034d6:	371c      	adds	r7, #28
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr
 80034e0:	03fff000 	.word	0x03fff000

080034e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	3360      	adds	r3, #96	@ 0x60
 80034f2:	461a      	mov	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003504:	4618      	mov	r0, r3
 8003506:	3714      	adds	r7, #20
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr

08003510 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	60b9      	str	r1, [r7, #8]
 800351a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	3360      	adds	r3, #96	@ 0x60
 8003520:	461a      	mov	r2, r3
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	431a      	orrs	r2, r3
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800353a:	bf00      	nop
 800353c:	371c      	adds	r7, #28
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003546:	b480      	push	{r7}
 8003548:	b087      	sub	sp, #28
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	3360      	adds	r3, #96	@ 0x60
 8003556:	461a      	mov	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	431a      	orrs	r2, r3
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003570:	bf00      	nop
 8003572:	371c      	adds	r7, #28
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	3360      	adds	r3, #96	@ 0x60
 800358c:	461a      	mov	r2, r3
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	4413      	add	r3, r2
 8003594:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	431a      	orrs	r2, r3
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80035a6:	bf00      	nop
 80035a8:	371c      	adds	r7, #28
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr

080035b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80035b2:	b480      	push	{r7}
 80035b4:	b083      	sub	sp, #12
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
 80035ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	695b      	ldr	r3, [r3, #20]
 80035c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	615a      	str	r2, [r3, #20]
}
 80035cc:	bf00      	nop
 80035ce:	370c      	adds	r7, #12
 80035d0:	46bd      	mov	sp, r7
 80035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d6:	4770      	bx	lr

080035d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80035ec:	2301      	movs	r3, #1
 80035ee:	e000      	b.n	80035f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80035fe:	b480      	push	{r7}
 8003600:	b087      	sub	sp, #28
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	3330      	adds	r3, #48	@ 0x30
 800360e:	461a      	mov	r2, r3
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	0a1b      	lsrs	r3, r3, #8
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	f003 030c 	and.w	r3, r3, #12
 800361a:	4413      	add	r3, r2
 800361c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f003 031f 	and.w	r3, r3, #31
 8003628:	211f      	movs	r1, #31
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	401a      	ands	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	0e9b      	lsrs	r3, r3, #26
 8003636:	f003 011f 	and.w	r1, r3, #31
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	fa01 f303 	lsl.w	r3, r1, r3
 8003644:	431a      	orrs	r2, r3
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003656:	b480      	push	{r7}
 8003658:	b087      	sub	sp, #28
 800365a:	af00      	add	r7, sp, #0
 800365c:	60f8      	str	r0, [r7, #12]
 800365e:	60b9      	str	r1, [r7, #8]
 8003660:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	3314      	adds	r3, #20
 8003666:	461a      	mov	r2, r3
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	0e5b      	lsrs	r3, r3, #25
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	4413      	add	r3, r2
 8003674:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	0d1b      	lsrs	r3, r3, #20
 800367e:	f003 031f 	and.w	r3, r3, #31
 8003682:	2107      	movs	r1, #7
 8003684:	fa01 f303 	lsl.w	r3, r1, r3
 8003688:	43db      	mvns	r3, r3
 800368a:	401a      	ands	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	0d1b      	lsrs	r3, r3, #20
 8003690:	f003 031f 	and.w	r3, r3, #31
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	fa01 f303 	lsl.w	r3, r1, r3
 800369a:	431a      	orrs	r2, r3
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80036a0:	bf00      	nop
 80036a2:	371c      	adds	r7, #28
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c4:	43db      	mvns	r3, r3
 80036c6:	401a      	ands	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f003 0318 	and.w	r3, r3, #24
 80036ce:	4908      	ldr	r1, [pc, #32]	@ (80036f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80036d0:	40d9      	lsrs	r1, r3
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	400b      	ands	r3, r1
 80036d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036da:	431a      	orrs	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80036e2:	bf00      	nop
 80036e4:	3714      	adds	r7, #20
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	0007ffff 	.word	0x0007ffff

080036f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	f003 031f 	and.w	r3, r3, #31
}
 8003704:	4618      	mov	r0, r3
 8003706:	370c      	adds	r7, #12
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003720:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6093      	str	r3, [r2, #8]
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003744:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003748:	d101      	bne.n	800374e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800376c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003770:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003778:	bf00      	nop
 800377a:	370c      	adds	r7, #12
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003794:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003798:	d101      	bne.n	800379e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800379a:	2301      	movs	r3, #1
 800379c:	e000      	b.n	80037a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037c0:	f043 0201 	orr.w	r2, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037e8:	f043 0202 	orr.w	r2, r3, #2
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <LL_ADC_IsEnabled+0x18>
 8003810:	2301      	movs	r3, #1
 8003812:	e000      	b.n	8003816 <LL_ADC_IsEnabled+0x1a>
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b02      	cmp	r3, #2
 8003834:	d101      	bne.n	800383a <LL_ADC_IsDisableOngoing+0x18>
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <LL_ADC_IsDisableOngoing+0x1a>
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003858:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800385c:	f043 0204 	orr.w	r2, r3, #4
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b04      	cmp	r3, #4
 8003882:	d101      	bne.n	8003888 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr

08003896 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d101      	bne.n	80038ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038bc:	b590      	push	{r4, r7, lr}
 80038be:	b089      	sub	sp, #36	@ 0x24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d101      	bne.n	80038d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e167      	b.n	8003ba6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d109      	bne.n	80038f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7fd fdc3 	bl	8001470 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff ff19 	bl	8003734 <LL_ADC_IsDeepPowerDownEnabled>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d004      	beq.n	8003912 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff feff 	bl	8003710 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff ff34 	bl	8003784 <LL_ADC_IsInternalRegulatorEnabled>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d115      	bne.n	800394e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ff18 	bl	800375c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800392c:	4ba0      	ldr	r3, [pc, #640]	@ (8003bb0 <HAL_ADC_Init+0x2f4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	4aa0      	ldr	r2, [pc, #640]	@ (8003bb4 <HAL_ADC_Init+0x2f8>)
 8003934:	fba2 2303 	umull	r2, r3, r2, r3
 8003938:	099b      	lsrs	r3, r3, #6
 800393a:	3301      	adds	r3, #1
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003940:	e002      	b.n	8003948 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	3b01      	subs	r3, #1
 8003946:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f9      	bne.n	8003942 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff ff16 	bl	8003784 <LL_ADC_IsInternalRegulatorEnabled>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10d      	bne.n	800397a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003962:	f043 0210 	orr.w	r2, r3, #16
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800396e:	f043 0201 	orr.w	r2, r3, #1
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff ff76 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 8003984:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800398a:	f003 0310 	and.w	r3, r3, #16
 800398e:	2b00      	cmp	r3, #0
 8003990:	f040 8100 	bne.w	8003b94 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2b00      	cmp	r3, #0
 8003998:	f040 80fc 	bne.w	8003b94 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80039a4:	f043 0202 	orr.w	r2, r3, #2
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7ff ff23 	bl	80037fc <LL_ADC_IsEnabled>
 80039b6:	4603      	mov	r3, r0
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d111      	bne.n	80039e0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80039c0:	f7ff ff1c 	bl	80037fc <LL_ADC_IsEnabled>
 80039c4:	4604      	mov	r4, r0
 80039c6:	487c      	ldr	r0, [pc, #496]	@ (8003bb8 <HAL_ADC_Init+0x2fc>)
 80039c8:	f7ff ff18 	bl	80037fc <LL_ADC_IsEnabled>
 80039cc:	4603      	mov	r3, r0
 80039ce:	4323      	orrs	r3, r4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4619      	mov	r1, r3
 80039da:	4878      	ldr	r0, [pc, #480]	@ (8003bbc <HAL_ADC_Init+0x300>)
 80039dc:	f7ff fd2a 	bl	8003434 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7f5b      	ldrb	r3, [r3, #29]
 80039e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80039f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80039f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80039fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d106      	bne.n	8003a1c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a12:	3b01      	subs	r3, #1
 8003a14:	045b      	lsls	r3, r3, #17
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d009      	beq.n	8003a38 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a28:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a30:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	4b60      	ldr	r3, [pc, #384]	@ (8003bc0 <HAL_ADC_Init+0x304>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6812      	ldr	r2, [r2, #0]
 8003a46:	69b9      	ldr	r1, [r7, #24]
 8003a48:	430b      	orrs	r3, r1
 8003a4a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff ff15 	bl	8003896 <LL_ADC_INJ_IsConversionOngoing>
 8003a6c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d16d      	bne.n	8003b50 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d16a      	bne.n	8003b50 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a7e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a86:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a96:	f023 0302 	bic.w	r3, r3, #2
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6812      	ldr	r2, [r2, #0]
 8003a9e:	69b9      	ldr	r1, [r7, #24]
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d017      	beq.n	8003adc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691a      	ldr	r2, [r3, #16]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003aba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003ac4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003ac8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6911      	ldr	r1, [r2, #16]
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6812      	ldr	r2, [r2, #0]
 8003ad4:	430b      	orrs	r3, r1
 8003ad6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003ada:	e013      	b.n	8003b04 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	691a      	ldr	r2, [r3, #16]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003aea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6812      	ldr	r2, [r2, #0]
 8003af8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b00:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d118      	bne.n	8003b40 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003b18:	f023 0304 	bic.w	r3, r3, #4
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b24:	4311      	orrs	r1, r2
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003b2a:	4311      	orrs	r1, r2
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b30:	430a      	orrs	r2, r1
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f042 0201 	orr.w	r2, r2, #1
 8003b3c:	611a      	str	r2, [r3, #16]
 8003b3e:	e007      	b.n	8003b50 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	691a      	ldr	r2, [r3, #16]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0201 	bic.w	r2, r2, #1
 8003b4e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d10c      	bne.n	8003b72 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b5e:	f023 010f 	bic.w	r1, r3, #15
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	1e5a      	subs	r2, r3, #1
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b70:	e007      	b.n	8003b82 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 020f 	bic.w	r2, r2, #15
 8003b80:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b86:	f023 0303 	bic.w	r3, r3, #3
 8003b8a:	f043 0201 	orr.w	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003b92:	e007      	b.n	8003ba4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b98:	f043 0210 	orr.w	r2, r3, #16
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003ba4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3724      	adds	r7, #36	@ 0x24
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd90      	pop	{r4, r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	20000000 	.word	0x20000000
 8003bb4:	053e2d63 	.word	0x053e2d63
 8003bb8:	50000100 	.word	0x50000100
 8003bbc:	50000300 	.word	0x50000300
 8003bc0:	fff04007 	.word	0xfff04007

08003bc4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bd0:	4851      	ldr	r0, [pc, #324]	@ (8003d18 <HAL_ADC_Start_DMA+0x154>)
 8003bd2:	f7ff fd8f 	bl	80036f4 <LL_ADC_GetMultimode>
 8003bd6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff fe47 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	f040 808f 	bne.w	8003d08 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d101      	bne.n	8003bf8 <HAL_ADC_Start_DMA+0x34>
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e08a      	b.n	8003d0e <HAL_ADC_Start_DMA+0x14a>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d005      	beq.n	8003c12 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b05      	cmp	r3, #5
 8003c0a:	d002      	beq.n	8003c12 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	2b09      	cmp	r3, #9
 8003c10:	d173      	bne.n	8003cfa <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 fc8e 	bl	8004534 <ADC_Enable>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d166      	bne.n	8003cf0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c26:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c2a:	f023 0301 	bic.w	r3, r3, #1
 8003c2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a38      	ldr	r2, [pc, #224]	@ (8003d1c <HAL_ADC_Start_DMA+0x158>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d002      	beq.n	8003c46 <HAL_ADC_Start_DMA+0x82>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	e001      	b.n	8003c4a <HAL_ADC_Start_DMA+0x86>
 8003c46:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	6812      	ldr	r2, [r2, #0]
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d002      	beq.n	8003c58 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d105      	bne.n	8003c64 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c74:	f023 0206 	bic.w	r2, r3, #6
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	661a      	str	r2, [r3, #96]	@ 0x60
 8003c7c:	e002      	b.n	8003c84 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c88:	4a25      	ldr	r2, [pc, #148]	@ (8003d20 <HAL_ADC_Start_DMA+0x15c>)
 8003c8a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c90:	4a24      	ldr	r2, [pc, #144]	@ (8003d24 <HAL_ADC_Start_DMA+0x160>)
 8003c92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c98:	4a23      	ldr	r2, [pc, #140]	@ (8003d28 <HAL_ADC_Start_DMA+0x164>)
 8003c9a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	221c      	movs	r2, #28
 8003ca2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0210 	orr.w	r2, r2, #16
 8003cba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0201 	orr.w	r2, r2, #1
 8003cca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	3340      	adds	r3, #64	@ 0x40
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f001 fc14 	bl	8005508 <HAL_DMA_Start_IT>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f7ff fdad 	bl	8003848 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003cee:	e00d      	b.n	8003d0c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003cf8:	e008      	b.n	8003d0c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003d06:	e001      	b.n	8003d0c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d08:	2302      	movs	r3, #2
 8003d0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3718      	adds	r7, #24
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	50000300 	.word	0x50000300
 8003d1c:	50000100 	.word	0x50000100
 8003d20:	080046ff 	.word	0x080046ff
 8003d24:	080047d7 	.word	0x080047d7
 8003d28:	080047f3 	.word	0x080047f3

08003d2c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr

08003d40 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b0b6      	sub	sp, #216	@ 0xd8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d64:	2300      	movs	r3, #0
 8003d66:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x22>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e3c8      	b.n	8004508 <HAL_ADC_ConfigChannel+0x7b4>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff fd74 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f040 83ad 	bne.w	80044ea <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6818      	ldr	r0, [r3, #0]
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	f7ff fc2e 	bl	80035fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff fd62 	bl	8003870 <LL_ADC_REG_IsConversionOngoing>
 8003dac:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7ff fd6e 	bl	8003896 <LL_ADC_INJ_IsConversionOngoing>
 8003dba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003dbe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f040 81d9 	bne.w	800417a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003dc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f040 81d4 	bne.w	800417a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003dda:	d10f      	bne.n	8003dfc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2200      	movs	r2, #0
 8003de6:	4619      	mov	r1, r3
 8003de8:	f7ff fc35 	bl	8003656 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff fbdc 	bl	80035b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8003dfa:	e00e      	b.n	8003e1a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	6819      	ldr	r1, [r3, #0]
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	f7ff fc24 	bl	8003656 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff fbcc 	bl	80035b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	08db      	lsrs	r3, r3, #3
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d022      	beq.n	8003e82 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6919      	ldr	r1, [r3, #16]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003e4c:	f7ff fb26 	bl	800349c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6818      	ldr	r0, [r3, #0]
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	6919      	ldr	r1, [r3, #16]
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	f7ff fb72 	bl	8003546 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	d102      	bne.n	8003e78 <HAL_ADC_ConfigChannel+0x124>
 8003e72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e76:	e000      	b.n	8003e7a <HAL_ADC_ConfigChannel+0x126>
 8003e78:	2300      	movs	r3, #0
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	f7ff fb7e 	bl	800357c <LL_ADC_SetOffsetSaturation>
 8003e80:	e17b      	b.n	800417a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2100      	movs	r1, #0
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff fb2b 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10a      	bne.n	8003eae <HAL_ADC_ConfigChannel+0x15a>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7ff fb20 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	0e9b      	lsrs	r3, r3, #26
 8003ea8:	f003 021f 	and.w	r2, r3, #31
 8003eac:	e01e      	b.n	8003eec <HAL_ADC_ConfigChannel+0x198>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7ff fb15 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003ec4:	fa93 f3a3 	rbit	r3, r3
 8003ec8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ecc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003ed0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ed4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d101      	bne.n	8003ee0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003edc:	2320      	movs	r3, #32
 8003ede:	e004      	b.n	8003eea <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003ee0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003ee4:	fab3 f383 	clz	r3, r3
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d105      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x1b0>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	0e9b      	lsrs	r3, r3, #26
 8003efe:	f003 031f 	and.w	r3, r3, #31
 8003f02:	e018      	b.n	8003f36 <HAL_ADC_ConfigChannel+0x1e2>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003f10:	fa93 f3a3 	rbit	r3, r3
 8003f14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003f18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003f20:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003f28:	2320      	movs	r3, #32
 8003f2a:	e004      	b.n	8003f36 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003f2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003f30:	fab3 f383 	clz	r3, r3
 8003f34:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d106      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2100      	movs	r1, #0
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fae4 	bl	8003510 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2101      	movs	r1, #1
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff fac8 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003f54:	4603      	mov	r3, r0
 8003f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10a      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x220>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2101      	movs	r1, #1
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7ff fabd 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	0e9b      	lsrs	r3, r3, #26
 8003f6e:	f003 021f 	and.w	r2, r3, #31
 8003f72:	e01e      	b.n	8003fb2 <HAL_ADC_ConfigChannel+0x25e>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2101      	movs	r1, #1
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7ff fab2 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8003f80:	4603      	mov	r3, r0
 8003f82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f86:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f8a:	fa93 f3a3 	rbit	r3, r3
 8003f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003f9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003fa2:	2320      	movs	r3, #32
 8003fa4:	e004      	b.n	8003fb0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003fa6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003faa:	fab3 f383 	clz	r3, r3
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d105      	bne.n	8003fca <HAL_ADC_ConfigChannel+0x276>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	0e9b      	lsrs	r3, r3, #26
 8003fc4:	f003 031f 	and.w	r3, r3, #31
 8003fc8:	e018      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x2a8>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fd6:	fa93 f3a3 	rbit	r3, r3
 8003fda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003fde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003fe2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003fe6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003fee:	2320      	movs	r3, #32
 8003ff0:	e004      	b.n	8003ffc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003ff2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003ff6:	fab3 f383 	clz	r3, r3
 8003ffa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d106      	bne.n	800400e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2200      	movs	r2, #0
 8004006:	2101      	movs	r1, #1
 8004008:	4618      	mov	r0, r3
 800400a:	f7ff fa81 	bl	8003510 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2102      	movs	r1, #2
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff fa65 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 800401a:	4603      	mov	r3, r0
 800401c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <HAL_ADC_ConfigChannel+0x2e6>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2102      	movs	r1, #2
 800402a:	4618      	mov	r0, r3
 800402c:	f7ff fa5a 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8004030:	4603      	mov	r3, r0
 8004032:	0e9b      	lsrs	r3, r3, #26
 8004034:	f003 021f 	and.w	r2, r3, #31
 8004038:	e01e      	b.n	8004078 <HAL_ADC_ConfigChannel+0x324>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2102      	movs	r1, #2
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff fa4f 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8004046:	4603      	mov	r3, r0
 8004048:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800404c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004050:	fa93 f3a3 	rbit	r3, r3
 8004054:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004058:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800405c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004060:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004064:	2b00      	cmp	r3, #0
 8004066:	d101      	bne.n	800406c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004068:	2320      	movs	r3, #32
 800406a:	e004      	b.n	8004076 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800406c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004070:	fab3 f383 	clz	r3, r3
 8004074:	b2db      	uxtb	r3, r3
 8004076:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004080:	2b00      	cmp	r3, #0
 8004082:	d105      	bne.n	8004090 <HAL_ADC_ConfigChannel+0x33c>
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	0e9b      	lsrs	r3, r3, #26
 800408a:	f003 031f 	and.w	r3, r3, #31
 800408e:	e016      	b.n	80040be <HAL_ADC_ConfigChannel+0x36a>
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004098:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800409c:	fa93 f3a3 	rbit	r3, r3
 80040a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80040a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80040a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80040a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d101      	bne.n	80040b4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80040b0:	2320      	movs	r3, #32
 80040b2:	e004      	b.n	80040be <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80040b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040b8:	fab3 f383 	clz	r3, r3
 80040bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80040be:	429a      	cmp	r2, r3
 80040c0:	d106      	bne.n	80040d0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2200      	movs	r2, #0
 80040c8:	2102      	movs	r1, #2
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7ff fa20 	bl	8003510 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2103      	movs	r1, #3
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff fa04 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 80040dc:	4603      	mov	r3, r0
 80040de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10a      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x3a8>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2103      	movs	r1, #3
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7ff f9f9 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 80040f2:	4603      	mov	r3, r0
 80040f4:	0e9b      	lsrs	r3, r3, #26
 80040f6:	f003 021f 	and.w	r2, r3, #31
 80040fa:	e017      	b.n	800412c <HAL_ADC_ConfigChannel+0x3d8>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2103      	movs	r1, #3
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff f9ee 	bl	80034e4 <LL_ADC_GetOffsetChannel>
 8004108:	4603      	mov	r3, r0
 800410a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800410c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800410e:	fa93 f3a3 	rbit	r3, r3
 8004112:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004116:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004118:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800411e:	2320      	movs	r3, #32
 8004120:	e003      	b.n	800412a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004122:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004124:	fab3 f383 	clz	r3, r3
 8004128:	b2db      	uxtb	r3, r3
 800412a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004134:	2b00      	cmp	r3, #0
 8004136:	d105      	bne.n	8004144 <HAL_ADC_ConfigChannel+0x3f0>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	0e9b      	lsrs	r3, r3, #26
 800413e:	f003 031f 	and.w	r3, r3, #31
 8004142:	e011      	b.n	8004168 <HAL_ADC_ConfigChannel+0x414>
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800414a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800414c:	fa93 f3a3 	rbit	r3, r3
 8004150:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004152:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004154:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800415c:	2320      	movs	r3, #32
 800415e:	e003      	b.n	8004168 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004160:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004162:	fab3 f383 	clz	r3, r3
 8004166:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004168:	429a      	cmp	r2, r3
 800416a:	d106      	bne.n	800417a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2200      	movs	r2, #0
 8004172:	2103      	movs	r1, #3
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff f9cb 	bl	8003510 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff fb3c 	bl	80037fc <LL_ADC_IsEnabled>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	f040 8140 	bne.w	800440c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6818      	ldr	r0, [r3, #0]
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	6819      	ldr	r1, [r3, #0]
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	461a      	mov	r2, r3
 800419a:	f7ff fa87 	bl	80036ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	4a8f      	ldr	r2, [pc, #572]	@ (80043e0 <HAL_ADC_ConfigChannel+0x68c>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	f040 8131 	bne.w	800440c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10b      	bne.n	80041d2 <HAL_ADC_ConfigChannel+0x47e>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	0e9b      	lsrs	r3, r3, #26
 80041c0:	3301      	adds	r3, #1
 80041c2:	f003 031f 	and.w	r3, r3, #31
 80041c6:	2b09      	cmp	r3, #9
 80041c8:	bf94      	ite	ls
 80041ca:	2301      	movls	r3, #1
 80041cc:	2300      	movhi	r3, #0
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	e019      	b.n	8004206 <HAL_ADC_ConfigChannel+0x4b2>
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041da:	fa93 f3a3 	rbit	r3, r3
 80041de:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80041e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80041e2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80041e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d101      	bne.n	80041ee <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80041ea:	2320      	movs	r3, #32
 80041ec:	e003      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80041ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041f0:	fab3 f383 	clz	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	3301      	adds	r3, #1
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	2b09      	cmp	r3, #9
 80041fe:	bf94      	ite	ls
 8004200:	2301      	movls	r3, #1
 8004202:	2300      	movhi	r3, #0
 8004204:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004206:	2b00      	cmp	r3, #0
 8004208:	d079      	beq.n	80042fe <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004212:	2b00      	cmp	r3, #0
 8004214:	d107      	bne.n	8004226 <HAL_ADC_ConfigChannel+0x4d2>
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	0e9b      	lsrs	r3, r3, #26
 800421c:	3301      	adds	r3, #1
 800421e:	069b      	lsls	r3, r3, #26
 8004220:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004224:	e015      	b.n	8004252 <HAL_ADC_ConfigChannel+0x4fe>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800422c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800422e:	fa93 f3a3 	rbit	r3, r3
 8004232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004236:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800423e:	2320      	movs	r3, #32
 8004240:	e003      	b.n	800424a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004244:	fab3 f383 	clz	r3, r3
 8004248:	b2db      	uxtb	r3, r3
 800424a:	3301      	adds	r3, #1
 800424c:	069b      	lsls	r3, r3, #26
 800424e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425a:	2b00      	cmp	r3, #0
 800425c:	d109      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x51e>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	0e9b      	lsrs	r3, r3, #26
 8004264:	3301      	adds	r3, #1
 8004266:	f003 031f 	and.w	r3, r3, #31
 800426a:	2101      	movs	r1, #1
 800426c:	fa01 f303 	lsl.w	r3, r1, r3
 8004270:	e017      	b.n	80042a2 <HAL_ADC_ConfigChannel+0x54e>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800427a:	fa93 f3a3 	rbit	r3, r3
 800427e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004280:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004282:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004284:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800428a:	2320      	movs	r3, #32
 800428c:	e003      	b.n	8004296 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800428e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004290:	fab3 f383 	clz	r3, r3
 8004294:	b2db      	uxtb	r3, r3
 8004296:	3301      	adds	r3, #1
 8004298:	f003 031f 	and.w	r3, r3, #31
 800429c:	2101      	movs	r1, #1
 800429e:	fa01 f303 	lsl.w	r3, r1, r3
 80042a2:	ea42 0103 	orr.w	r1, r2, r3
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10a      	bne.n	80042c8 <HAL_ADC_ConfigChannel+0x574>
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	0e9b      	lsrs	r3, r3, #26
 80042b8:	3301      	adds	r3, #1
 80042ba:	f003 021f 	and.w	r2, r3, #31
 80042be:	4613      	mov	r3, r2
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	4413      	add	r3, r2
 80042c4:	051b      	lsls	r3, r3, #20
 80042c6:	e018      	b.n	80042fa <HAL_ADC_ConfigChannel+0x5a6>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d0:	fa93 f3a3 	rbit	r3, r3
 80042d4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80042da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80042e0:	2320      	movs	r3, #32
 80042e2:	e003      	b.n	80042ec <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80042e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042e6:	fab3 f383 	clz	r3, r3
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	3301      	adds	r3, #1
 80042ee:	f003 021f 	and.w	r2, r3, #31
 80042f2:	4613      	mov	r3, r2
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	4413      	add	r3, r2
 80042f8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042fa:	430b      	orrs	r3, r1
 80042fc:	e081      	b.n	8004402 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004306:	2b00      	cmp	r3, #0
 8004308:	d107      	bne.n	800431a <HAL_ADC_ConfigChannel+0x5c6>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	0e9b      	lsrs	r3, r3, #26
 8004310:	3301      	adds	r3, #1
 8004312:	069b      	lsls	r3, r3, #26
 8004314:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004318:	e015      	b.n	8004346 <HAL_ADC_ConfigChannel+0x5f2>
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004322:	fa93 f3a3 	rbit	r3, r3
 8004326:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800432c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004332:	2320      	movs	r3, #32
 8004334:	e003      	b.n	800433e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004338:	fab3 f383 	clz	r3, r3
 800433c:	b2db      	uxtb	r3, r3
 800433e:	3301      	adds	r3, #1
 8004340:	069b      	lsls	r3, r3, #26
 8004342:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <HAL_ADC_ConfigChannel+0x612>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	0e9b      	lsrs	r3, r3, #26
 8004358:	3301      	adds	r3, #1
 800435a:	f003 031f 	and.w	r3, r3, #31
 800435e:	2101      	movs	r1, #1
 8004360:	fa01 f303 	lsl.w	r3, r1, r3
 8004364:	e017      	b.n	8004396 <HAL_ADC_ConfigChannel+0x642>
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	fa93 f3a3 	rbit	r3, r3
 8004372:	61fb      	str	r3, [r7, #28]
  return result;
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437a:	2b00      	cmp	r3, #0
 800437c:	d101      	bne.n	8004382 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800437e:	2320      	movs	r3, #32
 8004380:	e003      	b.n	800438a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004384:	fab3 f383 	clz	r3, r3
 8004388:	b2db      	uxtb	r3, r3
 800438a:	3301      	adds	r3, #1
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	2101      	movs	r1, #1
 8004392:	fa01 f303 	lsl.w	r3, r1, r3
 8004396:	ea42 0103 	orr.w	r1, r2, r3
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d10d      	bne.n	80043c2 <HAL_ADC_ConfigChannel+0x66e>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	0e9b      	lsrs	r3, r3, #26
 80043ac:	3301      	adds	r3, #1
 80043ae:	f003 021f 	and.w	r2, r3, #31
 80043b2:	4613      	mov	r3, r2
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	4413      	add	r3, r2
 80043b8:	3b1e      	subs	r3, #30
 80043ba:	051b      	lsls	r3, r3, #20
 80043bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043c0:	e01e      	b.n	8004400 <HAL_ADC_ConfigChannel+0x6ac>
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	fa93 f3a3 	rbit	r3, r3
 80043ce:	613b      	str	r3, [r7, #16]
  return result;
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d104      	bne.n	80043e4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80043da:	2320      	movs	r3, #32
 80043dc:	e006      	b.n	80043ec <HAL_ADC_ConfigChannel+0x698>
 80043de:	bf00      	nop
 80043e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	fab3 f383 	clz	r3, r3
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	3301      	adds	r3, #1
 80043ee:	f003 021f 	and.w	r2, r3, #31
 80043f2:	4613      	mov	r3, r2
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	4413      	add	r3, r2
 80043f8:	3b1e      	subs	r3, #30
 80043fa:	051b      	lsls	r3, r3, #20
 80043fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004400:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004406:	4619      	mov	r1, r3
 8004408:	f7ff f925 	bl	8003656 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	4b3f      	ldr	r3, [pc, #252]	@ (8004510 <HAL_ADC_ConfigChannel+0x7bc>)
 8004412:	4013      	ands	r3, r2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d071      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004418:	483e      	ldr	r0, [pc, #248]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c0>)
 800441a:	f7ff f831 	bl	8003480 <LL_ADC_GetCommonPathInternalCh>
 800441e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a3c      	ldr	r2, [pc, #240]	@ (8004518 <HAL_ADC_ConfigChannel+0x7c4>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d004      	beq.n	8004436 <HAL_ADC_ConfigChannel+0x6e2>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a3a      	ldr	r2, [pc, #232]	@ (800451c <HAL_ADC_ConfigChannel+0x7c8>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d127      	bne.n	8004486 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004436:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800443a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d121      	bne.n	8004486 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800444a:	d157      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800444c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004450:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004454:	4619      	mov	r1, r3
 8004456:	482f      	ldr	r0, [pc, #188]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c0>)
 8004458:	f7fe ffff 	bl	800345a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800445c:	4b30      	ldr	r3, [pc, #192]	@ (8004520 <HAL_ADC_ConfigChannel+0x7cc>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	099b      	lsrs	r3, r3, #6
 8004462:	4a30      	ldr	r2, [pc, #192]	@ (8004524 <HAL_ADC_ConfigChannel+0x7d0>)
 8004464:	fba2 2303 	umull	r2, r3, r2, r3
 8004468:	099b      	lsrs	r3, r3, #6
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	4613      	mov	r3, r2
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	4413      	add	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004476:	e002      	b.n	800447e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	3b01      	subs	r3, #1
 800447c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d1f9      	bne.n	8004478 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004484:	e03a      	b.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a27      	ldr	r2, [pc, #156]	@ (8004528 <HAL_ADC_ConfigChannel+0x7d4>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d113      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004490:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004494:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10d      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a22      	ldr	r2, [pc, #136]	@ (800452c <HAL_ADC_ConfigChannel+0x7d8>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d02a      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80044ae:	4619      	mov	r1, r3
 80044b0:	4818      	ldr	r0, [pc, #96]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c0>)
 80044b2:	f7fe ffd2 	bl	800345a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044b6:	e021      	b.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a1c      	ldr	r2, [pc, #112]	@ (8004530 <HAL_ADC_ConfigChannel+0x7dc>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d11c      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d116      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a16      	ldr	r2, [pc, #88]	@ (800452c <HAL_ADC_ConfigChannel+0x7d8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d011      	beq.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80044dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80044e0:	4619      	mov	r1, r3
 80044e2:	480c      	ldr	r0, [pc, #48]	@ (8004514 <HAL_ADC_ConfigChannel+0x7c0>)
 80044e4:	f7fe ffb9 	bl	800345a <LL_ADC_SetCommonPathInternalCh>
 80044e8:	e008      	b.n	80044fc <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ee:	f043 0220 	orr.w	r2, r3, #32
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004504:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004508:	4618      	mov	r0, r3
 800450a:	37d8      	adds	r7, #216	@ 0xd8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	80080000 	.word	0x80080000
 8004514:	50000300 	.word	0x50000300
 8004518:	c3210000 	.word	0xc3210000
 800451c:	90c00010 	.word	0x90c00010
 8004520:	20000000 	.word	0x20000000
 8004524:	053e2d63 	.word	0x053e2d63
 8004528:	c7520000 	.word	0xc7520000
 800452c:	50000100 	.word	0x50000100
 8004530:	cb840000 	.word	0xcb840000

08004534 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800453c:	2300      	movs	r3, #0
 800453e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4618      	mov	r0, r3
 8004546:	f7ff f959 	bl	80037fc <LL_ADC_IsEnabled>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d169      	bne.n	8004624 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689a      	ldr	r2, [r3, #8]
 8004556:	4b36      	ldr	r3, [pc, #216]	@ (8004630 <ADC_Enable+0xfc>)
 8004558:	4013      	ands	r3, r2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00d      	beq.n	800457a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004562:	f043 0210 	orr.w	r2, r3, #16
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e055      	b.n	8004626 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4618      	mov	r0, r3
 8004580:	f7ff f914 	bl	80037ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004584:	482b      	ldr	r0, [pc, #172]	@ (8004634 <ADC_Enable+0x100>)
 8004586:	f7fe ff7b 	bl	8003480 <LL_ADC_GetCommonPathInternalCh>
 800458a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800458c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004590:	2b00      	cmp	r3, #0
 8004592:	d013      	beq.n	80045bc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004594:	4b28      	ldr	r3, [pc, #160]	@ (8004638 <ADC_Enable+0x104>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	099b      	lsrs	r3, r3, #6
 800459a:	4a28      	ldr	r2, [pc, #160]	@ (800463c <ADC_Enable+0x108>)
 800459c:	fba2 2303 	umull	r2, r3, r2, r3
 80045a0:	099b      	lsrs	r3, r3, #6
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	4613      	mov	r3, r2
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	4413      	add	r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045ae:	e002      	b.n	80045b6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1f9      	bne.n	80045b0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045bc:	f7fe fec0 	bl	8003340 <HAL_GetTick>
 80045c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045c2:	e028      	b.n	8004616 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff f917 	bl	80037fc <LL_ADC_IsEnabled>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d104      	bne.n	80045de <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f7ff f8e7 	bl	80037ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045de:	f7fe feaf 	bl	8003340 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d914      	bls.n	8004616 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d00d      	beq.n	8004616 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045fe:	f043 0210 	orr.w	r2, r3, #16
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e007      	b.n	8004626 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b01      	cmp	r3, #1
 8004622:	d1cf      	bne.n	80045c4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	8000003f 	.word	0x8000003f
 8004634:	50000300 	.word	0x50000300
 8004638:	20000000 	.word	0x20000000
 800463c:	053e2d63 	.word	0x053e2d63

08004640 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff f8e8 	bl	8003822 <LL_ADC_IsDisableOngoing>
 8004652:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff f8cf 	bl	80037fc <LL_ADC_IsEnabled>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d047      	beq.n	80046f4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d144      	bne.n	80046f4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 030d 	and.w	r3, r3, #13
 8004674:	2b01      	cmp	r3, #1
 8004676:	d10c      	bne.n	8004692 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff f8a9 	bl	80037d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2203      	movs	r2, #3
 8004688:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800468a:	f7fe fe59 	bl	8003340 <HAL_GetTick>
 800468e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004690:	e029      	b.n	80046e6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004696:	f043 0210 	orr.w	r2, r3, #16
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046a2:	f043 0201 	orr.w	r2, r3, #1
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e023      	b.n	80046f6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80046ae:	f7fe fe47 	bl	8003340 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d914      	bls.n	80046e6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 0301 	and.w	r3, r3, #1
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00d      	beq.n	80046e6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ce:	f043 0210 	orr.w	r2, r3, #16
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046da:	f043 0201 	orr.w	r2, r3, #1
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e007      	b.n	80046f6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1dc      	bne.n	80046ae <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b084      	sub	sp, #16
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004710:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004714:	2b00      	cmp	r3, #0
 8004716:	d14b      	bne.n	80047b0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0308 	and.w	r3, r3, #8
 800472e:	2b00      	cmp	r3, #0
 8004730:	d021      	beq.n	8004776 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4618      	mov	r0, r3
 8004738:	f7fe ff4e 	bl	80035d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d032      	beq.n	80047a8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d12b      	bne.n	80047a8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004754:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004760:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d11f      	bne.n	80047a8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800476c:	f043 0201 	orr.w	r2, r3, #1
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004774:	e018      	b.n	80047a8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	f003 0302 	and.w	r3, r3, #2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d111      	bne.n	80047a8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004788:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004794:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d105      	bne.n	80047a8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047a0:	f043 0201 	orr.w	r2, r3, #1
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f7fd fbf7 	bl	8001f9c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80047ae:	e00e      	b.n	80047ce <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b4:	f003 0310 	and.w	r3, r3, #16
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d003      	beq.n	80047c4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f7ff fabf 	bl	8003d40 <HAL_ADC_ErrorCallback>
}
 80047c2:	e004      	b.n	80047ce <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	4798      	blx	r3
}
 80047ce:	bf00      	nop
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}

080047d6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80047d6:	b580      	push	{r7, lr}
 80047d8:	b084      	sub	sp, #16
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f7ff faa1 	bl	8003d2c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80047ea:	bf00      	nop
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b084      	sub	sp, #16
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004804:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004810:	f043 0204 	orr.w	r2, r3, #4
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f7ff fa91 	bl	8003d40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800481e:	bf00      	nop
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}

08004826 <LL_ADC_IsEnabled>:
{
 8004826:	b480      	push	{r7}
 8004828:	b083      	sub	sp, #12
 800482a:	af00      	add	r7, sp, #0
 800482c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b01      	cmp	r3, #1
 8004838:	d101      	bne.n	800483e <LL_ADC_IsEnabled+0x18>
 800483a:	2301      	movs	r3, #1
 800483c:	e000      	b.n	8004840 <LL_ADC_IsEnabled+0x1a>
 800483e:	2300      	movs	r3, #0
}
 8004840:	4618      	mov	r0, r3
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <LL_ADC_StartCalibration>:
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800485e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004868:	4313      	orrs	r3, r2
 800486a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	609a      	str	r2, [r3, #8]
}
 8004872:	bf00      	nop
 8004874:	370c      	adds	r7, #12
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <LL_ADC_IsCalibrationOnGoing>:
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800488e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004892:	d101      	bne.n	8004898 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004894:	2301      	movs	r3, #1
 8004896:	e000      	b.n	800489a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <LL_ADC_REG_IsConversionOngoing>:
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d101      	bne.n	80048be <LL_ADC_REG_IsConversionOngoing+0x18>
 80048ba:	2301      	movs	r3, #1
 80048bc:	e000      	b.n	80048c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr

080048cc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80048d6:	2300      	movs	r3, #0
 80048d8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d101      	bne.n	80048e8 <HAL_ADCEx_Calibration_Start+0x1c>
 80048e4:	2302      	movs	r3, #2
 80048e6:	e04d      	b.n	8004984 <HAL_ADCEx_Calibration_Start+0xb8>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff fea5 	bl	8004640 <ADC_Disable>
 80048f6:	4603      	mov	r3, r0
 80048f8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80048fa:	7bfb      	ldrb	r3, [r7, #15]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d136      	bne.n	800496e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004904:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004908:	f023 0302 	bic.w	r3, r3, #2
 800490c:	f043 0202 	orr.w	r2, r3, #2
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6839      	ldr	r1, [r7, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff ff96 	bl	800484c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004920:	e014      	b.n	800494c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	3301      	adds	r3, #1
 8004926:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	4a18      	ldr	r2, [pc, #96]	@ (800498c <HAL_ADCEx_Calibration_Start+0xc0>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d90d      	bls.n	800494c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004934:	f023 0312 	bic.w	r3, r3, #18
 8004938:	f043 0210 	orr.w	r2, r3, #16
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e01b      	b.n	8004984 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4618      	mov	r0, r3
 8004952:	f7ff ff94 	bl	800487e <LL_ADC_IsCalibrationOnGoing>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e2      	bne.n	8004922 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004960:	f023 0303 	bic.w	r3, r3, #3
 8004964:	f043 0201 	orr.w	r2, r3, #1
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800496c:	e005      	b.n	800497a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004972:	f043 0210 	orr.w	r2, r3, #16
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004982:	7bfb      	ldrb	r3, [r7, #15]
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	0004de01 	.word	0x0004de01

08004990 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004990:	b590      	push	{r4, r7, lr}
 8004992:	b0a1      	sub	sp, #132	@ 0x84
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800499a:	2300      	movs	r3, #0
 800499c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d101      	bne.n	80049ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80049aa:	2302      	movs	r3, #2
 80049ac:	e08b      	b.n	8004ac6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80049b6:	2300      	movs	r3, #0
 80049b8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80049ba:	2300      	movs	r3, #0
 80049bc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049c6:	d102      	bne.n	80049ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80049c8:	4b41      	ldr	r3, [pc, #260]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	e001      	b.n	80049d2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d10b      	bne.n	80049f0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049dc:	f043 0220 	orr.w	r2, r3, #32
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e06a      	b.n	8004ac6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff ff57 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 80049f8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7ff ff51 	bl	80048a6 <LL_ADC_REG_IsConversionOngoing>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d14c      	bne.n	8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004a0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d149      	bne.n	8004aa4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004a10:	4b30      	ldr	r3, [pc, #192]	@ (8004ad4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004a12:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d028      	beq.n	8004a6e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	6859      	ldr	r1, [r3, #4]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004a2e:	035b      	lsls	r3, r3, #13
 8004a30:	430b      	orrs	r3, r1
 8004a32:	431a      	orrs	r2, r3
 8004a34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a36:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a38:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a3c:	f7ff fef3 	bl	8004826 <LL_ADC_IsEnabled>
 8004a40:	4604      	mov	r4, r0
 8004a42:	4823      	ldr	r0, [pc, #140]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004a44:	f7ff feef 	bl	8004826 <LL_ADC_IsEnabled>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	4323      	orrs	r3, r4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d133      	bne.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004a50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a58:	f023 030f 	bic.w	r3, r3, #15
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	6811      	ldr	r1, [r2, #0]
 8004a60:	683a      	ldr	r2, [r7, #0]
 8004a62:	6892      	ldr	r2, [r2, #8]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	431a      	orrs	r2, r3
 8004a68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a6a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004a6c:	e024      	b.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a6e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a78:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a7a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004a7e:	f7ff fed2 	bl	8004826 <LL_ADC_IsEnabled>
 8004a82:	4604      	mov	r4, r0
 8004a84:	4812      	ldr	r0, [pc, #72]	@ (8004ad0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004a86:	f7ff fece 	bl	8004826 <LL_ADC_IsEnabled>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	4323      	orrs	r3, r4
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d112      	bne.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004a9a:	f023 030f 	bic.w	r3, r3, #15
 8004a9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004aa0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004aa2:	e009      	b.n	8004ab8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa8:	f043 0220 	orr.w	r2, r3, #32
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004ab6:	e000      	b.n	8004aba <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ab8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ac2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3784      	adds	r7, #132	@ 0x84
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd90      	pop	{r4, r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	50000100 	.word	0x50000100
 8004ad4:	50000300 	.word	0x50000300

08004ad8 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004ae0:	4b05      	ldr	r3, [pc, #20]	@ (8004af8 <LL_EXTI_EnableIT_0_31+0x20>)
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	4904      	ldr	r1, [pc, #16]	@ (8004af8 <LL_EXTI_EnableIT_0_31+0x20>)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	600b      	str	r3, [r1, #0]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	40010400 	.word	0x40010400

08004afc <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8004b04:	4b06      	ldr	r3, [pc, #24]	@ (8004b20 <LL_EXTI_DisableIT_0_31+0x24>)
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	43db      	mvns	r3, r3
 8004b0c:	4904      	ldr	r1, [pc, #16]	@ (8004b20 <LL_EXTI_DisableIT_0_31+0x24>)
 8004b0e:	4013      	ands	r3, r2
 8004b10:	600b      	str	r3, [r1, #0]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40010400 	.word	0x40010400

08004b24 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004b2c:	4b05      	ldr	r3, [pc, #20]	@ (8004b44 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004b2e:	685a      	ldr	r2, [r3, #4]
 8004b30:	4904      	ldr	r1, [pc, #16]	@ (8004b44 <LL_EXTI_EnableEvent_0_31+0x20>)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	604b      	str	r3, [r1, #4]

}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr
 8004b44:	40010400 	.word	0x40010400

08004b48 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004b50:	4b06      	ldr	r3, [pc, #24]	@ (8004b6c <LL_EXTI_DisableEvent_0_31+0x24>)
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	43db      	mvns	r3, r3
 8004b58:	4904      	ldr	r1, [pc, #16]	@ (8004b6c <LL_EXTI_DisableEvent_0_31+0x24>)
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	604b      	str	r3, [r1, #4]
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40010400 	.word	0x40010400

08004b70 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004b78:	4b05      	ldr	r3, [pc, #20]	@ (8004b90 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	4904      	ldr	r1, [pc, #16]	@ (8004b90 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	608b      	str	r3, [r1, #8]

}
 8004b84:	bf00      	nop
 8004b86:	370c      	adds	r7, #12
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	40010400 	.word	0x40010400

08004b94 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8004b9c:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	43db      	mvns	r3, r3
 8004ba4:	4904      	ldr	r1, [pc, #16]	@ (8004bb8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	608b      	str	r3, [r1, #8]

}
 8004baa:	bf00      	nop
 8004bac:	370c      	adds	r7, #12
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40010400 	.word	0x40010400

08004bbc <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004bc4:	4b05      	ldr	r3, [pc, #20]	@ (8004bdc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	4904      	ldr	r1, [pc, #16]	@ (8004bdc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60cb      	str	r3, [r1, #12]
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	40010400 	.word	0x40010400

08004be0 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8004be8:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	43db      	mvns	r3, r3
 8004bf0:	4904      	ldr	r1, [pc, #16]	@ (8004c04 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	60cb      	str	r3, [r1, #12]
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010400 	.word	0x40010400

08004c08 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004c10:	4a04      	ldr	r2, [pc, #16]	@ (8004c24 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6153      	str	r3, [r2, #20]
}
 8004c16:	bf00      	nop
 8004c18:	370c      	adds	r7, #12
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	40010400 	.word	0x40010400

08004c28 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b088      	sub	sp, #32
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8004c34:	2300      	movs	r3, #0
 8004c36:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d102      	bne.n	8004c44 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	77fb      	strb	r3, [r7, #31]
 8004c42:	e0bc      	b.n	8004dbe <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c52:	d102      	bne.n	8004c5a <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	77fb      	strb	r3, [r7, #31]
 8004c58:	e0b1      	b.n	8004dbe <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	7f5b      	ldrb	r3, [r3, #29]
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d108      	bne.n	8004c76 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7fc fd4f 	bl	8001714 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c80:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	4b48      	ldr	r3, [pc, #288]	@ (8004dc8 <HAL_COMP_Init+0x1a0>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	6812      	ldr	r2, [r2, #0]
 8004cae:	6979      	ldr	r1, [r7, #20]
 8004cb0:	430b      	orrs	r3, r1
 8004cb2:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d016      	beq.n	8004cf0 <HAL_COMP_Init+0xc8>
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d113      	bne.n	8004cf0 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cc8:	4b40      	ldr	r3, [pc, #256]	@ (8004dcc <HAL_COMP_Init+0x1a4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	099b      	lsrs	r3, r3, #6
 8004cce:	4a40      	ldr	r2, [pc, #256]	@ (8004dd0 <HAL_COMP_Init+0x1a8>)
 8004cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cd4:	099b      	lsrs	r3, r3, #6
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	4613      	mov	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004ce2:	e002      	b.n	8004cea <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1f9      	bne.n	8004ce4 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a37      	ldr	r2, [pc, #220]	@ (8004dd4 <HAL_COMP_Init+0x1ac>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d012      	beq.n	8004d20 <HAL_COMP_Init+0xf8>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a36      	ldr	r2, [pc, #216]	@ (8004dd8 <HAL_COMP_Init+0x1b0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d00a      	beq.n	8004d1a <HAL_COMP_Init+0xf2>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a34      	ldr	r2, [pc, #208]	@ (8004ddc <HAL_COMP_Init+0x1b4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d102      	bne.n	8004d14 <HAL_COMP_Init+0xec>
 8004d0e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8004d12:	e007      	b.n	8004d24 <HAL_COMP_Init+0xfc>
 8004d14:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004d18:	e004      	b.n	8004d24 <HAL_COMP_Init+0xfc>
 8004d1a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004d1e:	e001      	b.n	8004d24 <HAL_COMP_Init+0xfc>
 8004d20:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004d24:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d037      	beq.n	8004da2 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	f003 0310 	and.w	r3, r3, #16
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d003      	beq.n	8004d46 <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8004d3e:	6938      	ldr	r0, [r7, #16]
 8004d40:	f7ff ff16 	bl	8004b70 <LL_EXTI_EnableRisingTrig_0_31>
 8004d44:	e002      	b.n	8004d4c <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8004d46:	6938      	ldr	r0, [r7, #16]
 8004d48:	f7ff ff24 	bl	8004b94 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	699b      	ldr	r3, [r3, #24]
 8004d50:	f003 0320 	and.w	r3, r3, #32
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8004d58:	6938      	ldr	r0, [r7, #16]
 8004d5a:	f7ff ff2f 	bl	8004bbc <LL_EXTI_EnableFallingTrig_0_31>
 8004d5e:	e002      	b.n	8004d66 <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8004d60:	6938      	ldr	r0, [r7, #16]
 8004d62:	f7ff ff3d 	bl	8004be0 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8004d66:	6938      	ldr	r0, [r7, #16]
 8004d68:	f7ff ff4e 	bl	8004c08 <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8004d78:	6938      	ldr	r0, [r7, #16]
 8004d7a:	f7ff fed3 	bl	8004b24 <LL_EXTI_EnableEvent_0_31>
 8004d7e:	e002      	b.n	8004d86 <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004d80:	6938      	ldr	r0, [r7, #16]
 8004d82:	f7ff fee1 	bl	8004b48 <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8004d92:	6938      	ldr	r0, [r7, #16]
 8004d94:	f7ff fea0 	bl	8004ad8 <LL_EXTI_EnableIT_0_31>
 8004d98:	e009      	b.n	8004dae <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8004d9a:	6938      	ldr	r0, [r7, #16]
 8004d9c:	f7ff feae 	bl	8004afc <LL_EXTI_DisableIT_0_31>
 8004da0:	e005      	b.n	8004dae <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8004da2:	6938      	ldr	r0, [r7, #16]
 8004da4:	f7ff fed0 	bl	8004b48 <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8004da8:	6938      	ldr	r0, [r7, #16]
 8004daa:	f7ff fea7 	bl	8004afc <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	7f5b      	ldrb	r3, [r3, #29]
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d102      	bne.n	8004dbe <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8004dbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3720      	adds	r7, #32
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}
 8004dc8:	ff007e0f 	.word	0xff007e0f
 8004dcc:	20000000 	.word	0x20000000
 8004dd0:	053e2d63 	.word	0x053e2d63
 8004dd4:	40010200 	.word	0x40010200
 8004dd8:	40010204 	.word	0x40010204
 8004ddc:	40010208 	.word	0x40010208

08004de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df0:	4b0c      	ldr	r3, [pc, #48]	@ (8004e24 <__NVIC_SetPriorityGrouping+0x44>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e12:	4a04      	ldr	r2, [pc, #16]	@ (8004e24 <__NVIC_SetPriorityGrouping+0x44>)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	60d3      	str	r3, [r2, #12]
}
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e2c:	4b04      	ldr	r3, [pc, #16]	@ (8004e40 <__NVIC_GetPriorityGrouping+0x18>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	f003 0307 	and.w	r3, r3, #7
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	e000ed00 	.word	0xe000ed00

08004e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	db0b      	blt.n	8004e6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	f003 021f 	and.w	r2, r3, #31
 8004e5c:	4907      	ldr	r1, [pc, #28]	@ (8004e7c <__NVIC_EnableIRQ+0x38>)
 8004e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	2001      	movs	r0, #1
 8004e66:	fa00 f202 	lsl.w	r2, r0, r2
 8004e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e6e:	bf00      	nop
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	e000e100 	.word	0xe000e100

08004e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	6039      	str	r1, [r7, #0]
 8004e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	db0a      	blt.n	8004eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	490c      	ldr	r1, [pc, #48]	@ (8004ecc <__NVIC_SetPriority+0x4c>)
 8004e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e9e:	0112      	lsls	r2, r2, #4
 8004ea0:	b2d2      	uxtb	r2, r2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ea8:	e00a      	b.n	8004ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	4908      	ldr	r1, [pc, #32]	@ (8004ed0 <__NVIC_SetPriority+0x50>)
 8004eb0:	79fb      	ldrb	r3, [r7, #7]
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	3b04      	subs	r3, #4
 8004eb8:	0112      	lsls	r2, r2, #4
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	761a      	strb	r2, [r3, #24]
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	e000e100 	.word	0xe000e100
 8004ed0:	e000ed00 	.word	0xe000ed00

08004ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b089      	sub	sp, #36	@ 0x24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	f1c3 0307 	rsb	r3, r3, #7
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	bf28      	it	cs
 8004ef2:	2304      	movcs	r3, #4
 8004ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	2b06      	cmp	r3, #6
 8004efc:	d902      	bls.n	8004f04 <NVIC_EncodePriority+0x30>
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3b03      	subs	r3, #3
 8004f02:	e000      	b.n	8004f06 <NVIC_EncodePriority+0x32>
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f08:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f12:	43da      	mvns	r2, r3
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	401a      	ands	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	fa01 f303 	lsl.w	r3, r1, r3
 8004f26:	43d9      	mvns	r1, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f2c:	4313      	orrs	r3, r2
         );
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3724      	adds	r7, #36	@ 0x24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
	...

08004f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f4c:	d301      	bcc.n	8004f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e00f      	b.n	8004f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f52:	4a0a      	ldr	r2, [pc, #40]	@ (8004f7c <SysTick_Config+0x40>)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f5a:	210f      	movs	r1, #15
 8004f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f60:	f7ff ff8e 	bl	8004e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f64:	4b05      	ldr	r3, [pc, #20]	@ (8004f7c <SysTick_Config+0x40>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f6a:	4b04      	ldr	r3, [pc, #16]	@ (8004f7c <SysTick_Config+0x40>)
 8004f6c:	2207      	movs	r2, #7
 8004f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	e000e010 	.word	0xe000e010

08004f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7ff ff29 	bl	8004de0 <__NVIC_SetPriorityGrouping>
}
 8004f8e:	bf00      	nop
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b086      	sub	sp, #24
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	607a      	str	r2, [r7, #4]
 8004fa2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004fa4:	f7ff ff40 	bl	8004e28 <__NVIC_GetPriorityGrouping>
 8004fa8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	68b9      	ldr	r1, [r7, #8]
 8004fae:	6978      	ldr	r0, [r7, #20]
 8004fb0:	f7ff ff90 	bl	8004ed4 <NVIC_EncodePriority>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fba:	4611      	mov	r1, r2
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff ff5f 	bl	8004e80 <__NVIC_SetPriority>
}
 8004fc2:	bf00      	nop
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b082      	sub	sp, #8
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7ff ff33 	bl	8004e44 <__NVIC_EnableIRQ>
}
 8004fde:	bf00      	nop
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff ffa4 	bl	8004f3c <SysTick_Config>
 8004ff4:	4603      	mov	r3, r0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3708      	adds	r7, #8
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b082      	sub	sp, #8
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d101      	bne.n	8005010 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e014      	b.n	800503a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	791b      	ldrb	r3, [r3, #4]
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d105      	bne.n	8005026 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f7fc fc2b 	bl	800187c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2202      	movs	r2, #2
 800502a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
	...

08005044 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b08a      	sub	sp, #40	@ 0x28
 8005048:	af00      	add	r7, sp, #0
 800504a:	60f8      	str	r0, [r7, #12]
 800504c:	60b9      	str	r1, [r7, #8]
 800504e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d002      	beq.n	8005060 <HAL_DAC_ConfigChannel+0x1c>
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e1a1      	b.n	80053a8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	795b      	ldrb	r3, [r3, #5]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_DAC_ConfigChannel+0x32>
 8005072:	2302      	movs	r3, #2
 8005074:	e198      	b.n	80053a8 <HAL_DAC_ConfigChannel+0x364>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2202      	movs	r2, #2
 8005080:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	2b04      	cmp	r3, #4
 8005088:	d17a      	bne.n	8005180 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800508a:	f7fe f959 	bl	8003340 <HAL_GetTick>
 800508e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d13d      	bne.n	8005112 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005096:	e018      	b.n	80050ca <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005098:	f7fe f952 	bl	8003340 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d911      	bls.n	80050ca <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00a      	beq.n	80050ca <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	691b      	ldr	r3, [r3, #16]
 80050b8:	f043 0208 	orr.w	r2, r3, #8
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2203      	movs	r2, #3
 80050c4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e16e      	b.n	80053a8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1df      	bne.n	8005098 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68ba      	ldr	r2, [r7, #8]
 80050de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80050e2:	e020      	b.n	8005126 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80050e4:	f7fe f92c 	bl	8003340 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d90f      	bls.n	8005112 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	da0a      	bge.n	8005112 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	f043 0208 	orr.w	r2, r3, #8
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2203      	movs	r2, #3
 800510c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e14a      	b.n	80053a8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005118:	2b00      	cmp	r3, #0
 800511a:	dbe3      	blt.n	80050e4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005124:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f003 0310 	and.w	r3, r3, #16
 8005132:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005136:	fa01 f303 	lsl.w	r3, r1, r3
 800513a:	43db      	mvns	r3, r3
 800513c:	ea02 0103 	and.w	r1, r2, r3
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f003 0310 	and.w	r3, r3, #16
 800514a:	409a      	lsls	r2, r3
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	430a      	orrs	r2, r1
 8005152:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	f003 0310 	and.w	r3, r3, #16
 8005160:	21ff      	movs	r1, #255	@ 0xff
 8005162:	fa01 f303 	lsl.w	r3, r1, r3
 8005166:	43db      	mvns	r3, r3
 8005168:	ea02 0103 	and.w	r1, r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f003 0310 	and.w	r3, r3, #16
 8005176:	409a      	lsls	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	69db      	ldr	r3, [r3, #28]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d11d      	bne.n	80051c4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f003 0310 	and.w	r3, r3, #16
 8005196:	221f      	movs	r2, #31
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	43db      	mvns	r3, r3
 800519e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a0:	4013      	ands	r3, r2
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f003 0310 	and.w	r3, r3, #16
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b8:	4313      	orrs	r3, r2
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051c2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ca:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f003 0310 	and.w	r3, r3, #16
 80051d2:	2207      	movs	r2, #7
 80051d4:	fa02 f303 	lsl.w	r3, r2, r3
 80051d8:	43db      	mvns	r3, r3
 80051da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051dc:	4013      	ands	r3, r2
 80051de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	699b      	ldr	r3, [r3, #24]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d102      	bne.n	80051ee <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80051e8:	2300      	movs	r3, #0
 80051ea:	623b      	str	r3, [r7, #32]
 80051ec:	e00f      	b.n	800520e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d102      	bne.n	80051fc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80051f6:	2301      	movs	r3, #1
 80051f8:	623b      	str	r3, [r7, #32]
 80051fa:	e008      	b.n	800520e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d102      	bne.n	800520a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005204:	2301      	movs	r3, #1
 8005206:	623b      	str	r3, [r7, #32]
 8005208:	e001      	b.n	800520e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800520a:	2300      	movs	r3, #0
 800520c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	689a      	ldr	r2, [r3, #8]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	4313      	orrs	r3, r2
 8005218:	6a3a      	ldr	r2, [r7, #32]
 800521a:	4313      	orrs	r3, r2
 800521c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f003 0310 	and.w	r3, r3, #16
 8005224:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	43db      	mvns	r3, r3
 800522e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005230:	4013      	ands	r3, r2
 8005232:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	791b      	ldrb	r3, [r3, #4]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d102      	bne.n	8005242 <HAL_DAC_ConfigChannel+0x1fe>
 800523c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005240:	e000      	b.n	8005244 <HAL_DAC_ConfigChannel+0x200>
 8005242:	2300      	movs	r3, #0
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f003 0310 	and.w	r3, r3, #16
 8005250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005254:	fa02 f303 	lsl.w	r3, r2, r3
 8005258:	43db      	mvns	r3, r3
 800525a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800525c:	4013      	ands	r3, r2
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	795b      	ldrb	r3, [r3, #5]
 8005264:	2b01      	cmp	r3, #1
 8005266:	d102      	bne.n	800526e <HAL_DAC_ConfigChannel+0x22a>
 8005268:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800526c:	e000      	b.n	8005270 <HAL_DAC_ConfigChannel+0x22c>
 800526e:	2300      	movs	r3, #0
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	4313      	orrs	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800527c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2b02      	cmp	r3, #2
 8005284:	d114      	bne.n	80052b0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005286:	f003 ffbd 	bl	8009204 <HAL_RCC_GetHCLKFreq>
 800528a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4a48      	ldr	r2, [pc, #288]	@ (80053b0 <HAL_DAC_ConfigChannel+0x36c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d904      	bls.n	800529e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005296:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800529a:	627b      	str	r3, [r7, #36]	@ 0x24
 800529c:	e00f      	b.n	80052be <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	4a44      	ldr	r2, [pc, #272]	@ (80053b4 <HAL_DAC_ConfigChannel+0x370>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d90a      	bls.n	80052bc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80052ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ae:	e006      	b.n	80052be <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052b6:	4313      	orrs	r3, r2
 80052b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052ba:	e000      	b.n	80052be <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80052bc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f003 0310 	and.w	r3, r3, #16
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052cc:	4313      	orrs	r3, r2
 80052ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6819      	ldr	r1, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80052e8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ec:	43da      	mvns	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	400a      	ands	r2, r1
 80052f4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005308:	fa02 f303 	lsl.w	r3, r2, r3
 800530c:	43db      	mvns	r3, r3
 800530e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005310:	4013      	ands	r3, r2
 8005312:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f003 0310 	and.w	r3, r3, #16
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	fa02 f303 	lsl.w	r3, r2, r3
 8005326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005328:	4313      	orrs	r3, r2
 800532a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005332:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6819      	ldr	r1, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f003 0310 	and.w	r3, r3, #16
 8005340:	22c0      	movs	r2, #192	@ 0xc0
 8005342:	fa02 f303 	lsl.w	r3, r2, r3
 8005346:	43da      	mvns	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	400a      	ands	r2, r1
 800534e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	089b      	lsrs	r3, r3, #2
 8005356:	f003 030f 	and.w	r3, r3, #15
 800535a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	691b      	ldr	r3, [r3, #16]
 8005360:	089b      	lsrs	r3, r3, #2
 8005362:	021b      	lsls	r3, r3, #8
 8005364:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800537e:	fa01 f303 	lsl.w	r3, r1, r3
 8005382:	43db      	mvns	r3, r3
 8005384:	ea02 0103 	and.w	r1, r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f003 0310 	and.w	r3, r3, #16
 800538e:	697a      	ldr	r2, [r7, #20]
 8005390:	409a      	lsls	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	430a      	orrs	r2, r1
 8005398:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2201      	movs	r2, #1
 800539e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80053a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3728      	adds	r7, #40	@ 0x28
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	09896800 	.word	0x09896800
 80053b4:	04c4b400 	.word	0x04c4b400

080053b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e08d      	b.n	80054e6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	4b47      	ldr	r3, [pc, #284]	@ (80054f0 <HAL_DMA_Init+0x138>)
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d80f      	bhi.n	80053f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	461a      	mov	r2, r3
 80053dc:	4b45      	ldr	r3, [pc, #276]	@ (80054f4 <HAL_DMA_Init+0x13c>)
 80053de:	4413      	add	r3, r2
 80053e0:	4a45      	ldr	r2, [pc, #276]	@ (80054f8 <HAL_DMA_Init+0x140>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	091b      	lsrs	r3, r3, #4
 80053e8:	009a      	lsls	r2, r3, #2
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a42      	ldr	r2, [pc, #264]	@ (80054fc <HAL_DMA_Init+0x144>)
 80053f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80053f4:	e00e      	b.n	8005414 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	461a      	mov	r2, r3
 80053fc:	4b40      	ldr	r3, [pc, #256]	@ (8005500 <HAL_DMA_Init+0x148>)
 80053fe:	4413      	add	r3, r2
 8005400:	4a3d      	ldr	r2, [pc, #244]	@ (80054f8 <HAL_DMA_Init+0x140>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	091b      	lsrs	r3, r3, #4
 8005408:	009a      	lsls	r2, r3, #2
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a3c      	ldr	r2, [pc, #240]	@ (8005504 <HAL_DMA_Init+0x14c>)
 8005412:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800542a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800542e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005438:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005444:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005450:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	4313      	orrs	r3, r2
 800545c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 fa1e 	bl	80058a8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	689b      	ldr	r3, [r3, #8]
 8005470:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005474:	d102      	bne.n	800547c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005484:	b2d2      	uxtb	r2, r2
 8005486:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005490:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d010      	beq.n	80054bc <HAL_DMA_Init+0x104>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d80c      	bhi.n	80054bc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80054a2:	6878      	ldr	r0, [r7, #4]
 80054a4:	f000 fa3e 	bl	8005924 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80054b8:	605a      	str	r2, [r3, #4]
 80054ba:	e008      	b.n	80054ce <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	40020407 	.word	0x40020407
 80054f4:	bffdfff8 	.word	0xbffdfff8
 80054f8:	cccccccd 	.word	0xcccccccd
 80054fc:	40020000 	.word	0x40020000
 8005500:	bffdfbf8 	.word	0xbffdfbf8
 8005504:	40020400 	.word	0x40020400

08005508 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b086      	sub	sp, #24
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_DMA_Start_IT+0x20>
 8005524:	2302      	movs	r3, #2
 8005526:	e066      	b.n	80055f6 <HAL_DMA_Start_IT+0xee>
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	d155      	bne.n	80055e8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0201 	bic.w	r2, r2, #1
 8005558:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	68f8      	ldr	r0, [r7, #12]
 8005562:	f000 f962 	bl	800582a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800556a:	2b00      	cmp	r3, #0
 800556c:	d008      	beq.n	8005580 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f042 020e 	orr.w	r2, r2, #14
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	e00f      	b.n	80055a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0204 	bic.w	r2, r2, #4
 800558e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 020a 	orr.w	r2, r2, #10
 800559e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d007      	beq.n	80055be <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055bc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d007      	beq.n	80055d6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681a      	ldr	r2, [r3, #0]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0201 	orr.w	r2, r2, #1
 80055e4:	601a      	str	r2, [r3, #0]
 80055e6:	e005      	b.n	80055f4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80055f0:	2302      	movs	r3, #2
 80055f2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80055f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3718      	adds	r7, #24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b084      	sub	sp, #16
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005606:	2300      	movs	r3, #0
 8005608:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d00d      	beq.n	8005632 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2204      	movs	r2, #4
 800561a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2201      	movs	r2, #1
 8005620:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	73fb      	strb	r3, [r7, #15]
 8005630:	e047      	b.n	80056c2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 020e 	bic.w	r2, r2, #14
 8005640:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f022 0201 	bic.w	r2, r2, #1
 8005650:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800565c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005660:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005666:	f003 021f 	and.w	r2, r3, #31
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	2101      	movs	r1, #1
 8005670:	fa01 f202 	lsl.w	r2, r1, r2
 8005674:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800567e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00c      	beq.n	80056a2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005692:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005696:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056a0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	4798      	blx	r3
    }
  }
  return status;
 80056c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}

080056cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056e8:	f003 031f 	and.w	r3, r3, #31
 80056ec:	2204      	movs	r2, #4
 80056ee:	409a      	lsls	r2, r3
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4013      	ands	r3, r2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d026      	beq.n	8005746 <HAL_DMA_IRQHandler+0x7a>
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d021      	beq.n	8005746 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0320 	and.w	r3, r3, #32
 800570c:	2b00      	cmp	r3, #0
 800570e:	d107      	bne.n	8005720 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0204 	bic.w	r2, r2, #4
 800571e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005724:	f003 021f 	and.w	r2, r3, #31
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572c:	2104      	movs	r1, #4
 800572e:	fa01 f202 	lsl.w	r2, r1, r2
 8005732:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005738:	2b00      	cmp	r3, #0
 800573a:	d071      	beq.n	8005820 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005744:	e06c      	b.n	8005820 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	2202      	movs	r2, #2
 8005750:	409a      	lsls	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4013      	ands	r3, r2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d02e      	beq.n	80057b8 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d029      	beq.n	80057b8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10b      	bne.n	800578a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 020a 	bic.w	r2, r2, #10
 8005780:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800578e:	f003 021f 	and.w	r2, r3, #31
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	2102      	movs	r1, #2
 8005798:	fa01 f202 	lsl.w	r2, r1, r2
 800579c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d038      	beq.n	8005820 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80057b6:	e033      	b.n	8005820 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057bc:	f003 031f 	and.w	r3, r3, #31
 80057c0:	2208      	movs	r2, #8
 80057c2:	409a      	lsls	r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	4013      	ands	r3, r2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d02a      	beq.n	8005822 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f003 0308 	and.w	r3, r3, #8
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d025      	beq.n	8005822 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 020e 	bic.w	r2, r2, #14
 80057e4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ea:	f003 021f 	and.w	r2, r3, #31
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f2:	2101      	movs	r1, #1
 80057f4:	fa01 f202 	lsl.w	r2, r1, r2
 80057f8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005814:	2b00      	cmp	r3, #0
 8005816:	d004      	beq.n	8005822 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005820:	bf00      	nop
 8005822:	bf00      	nop
}
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}

0800582a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800582a:	b480      	push	{r7}
 800582c:	b085      	sub	sp, #20
 800582e:	af00      	add	r7, sp, #0
 8005830:	60f8      	str	r0, [r7, #12]
 8005832:	60b9      	str	r1, [r7, #8]
 8005834:	607a      	str	r2, [r7, #4]
 8005836:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005840:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005846:	2b00      	cmp	r3, #0
 8005848:	d004      	beq.n	8005854 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800584e:	68fa      	ldr	r2, [r7, #12]
 8005850:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005852:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005858:	f003 021f 	and.w	r2, r3, #31
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005860:	2101      	movs	r1, #1
 8005862:	fa01 f202 	lsl.w	r2, r1, r2
 8005866:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	683a      	ldr	r2, [r7, #0]
 800586e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	2b10      	cmp	r3, #16
 8005876:	d108      	bne.n	800588a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005888:	e007      	b.n	800589a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	60da      	str	r2, [r3, #12]
}
 800589a:	bf00      	nop
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
	...

080058a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	4b16      	ldr	r3, [pc, #88]	@ (8005910 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d802      	bhi.n	80058c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80058bc:	4b15      	ldr	r3, [pc, #84]	@ (8005914 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80058be:	617b      	str	r3, [r7, #20]
 80058c0:	e001      	b.n	80058c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 80058c2:	4b15      	ldr	r3, [pc, #84]	@ (8005918 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80058c4:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	3b08      	subs	r3, #8
 80058d2:	4a12      	ldr	r2, [pc, #72]	@ (800591c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80058d4:	fba2 2303 	umull	r2, r3, r2, r3
 80058d8:	091b      	lsrs	r3, r3, #4
 80058da:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e0:	089b      	lsrs	r3, r3, #2
 80058e2:	009a      	lsls	r2, r3, #2
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	4413      	add	r3, r2
 80058e8:	461a      	mov	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a0b      	ldr	r2, [pc, #44]	@ (8005920 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80058f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f003 031f 	and.w	r3, r3, #31
 80058fa:	2201      	movs	r2, #1
 80058fc:	409a      	lsls	r2, r3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005902:	bf00      	nop
 8005904:	371c      	adds	r7, #28
 8005906:	46bd      	mov	sp, r7
 8005908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590c:	4770      	bx	lr
 800590e:	bf00      	nop
 8005910:	40020407 	.word	0x40020407
 8005914:	40020800 	.word	0x40020800
 8005918:	40020820 	.word	0x40020820
 800591c:	cccccccd 	.word	0xcccccccd
 8005920:	40020880 	.word	0x40020880

08005924 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005924:	b480      	push	{r7}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	b2db      	uxtb	r3, r3
 8005932:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	4b0b      	ldr	r3, [pc, #44]	@ (8005964 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005938:	4413      	add	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	461a      	mov	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a08      	ldr	r2, [pc, #32]	@ (8005968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005946:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3b01      	subs	r3, #1
 800594c:	f003 031f 	and.w	r3, r3, #31
 8005950:	2201      	movs	r2, #1
 8005952:	409a      	lsls	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005958:	bf00      	nop
 800595a:	3714      	adds	r7, #20
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	1000823f 	.word	0x1000823f
 8005968:	40020940 	.word	0x40020940

0800596c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e147      	b.n	8005c0e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fb ffa6 	bl	80018e4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699a      	ldr	r2, [r3, #24]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0210 	bic.w	r2, r2, #16
 80059a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059a8:	f7fd fcca 	bl	8003340 <HAL_GetTick>
 80059ac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80059ae:	e012      	b.n	80059d6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80059b0:	f7fd fcc6 	bl	8003340 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b0a      	cmp	r3, #10
 80059bc:	d90b      	bls.n	80059d6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059c2:	f043 0201 	orr.w	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2203      	movs	r2, #3
 80059ce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e11b      	b.n	8005c0e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	f003 0308 	and.w	r3, r3, #8
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	d0e5      	beq.n	80059b0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	699a      	ldr	r2, [r3, #24]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0201 	orr.w	r2, r2, #1
 80059f2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059f4:	f7fd fca4 	bl	8003340 <HAL_GetTick>
 80059f8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80059fa:	e012      	b.n	8005a22 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80059fc:	f7fd fca0 	bl	8003340 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	2b0a      	cmp	r3, #10
 8005a08:	d90b      	bls.n	8005a22 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0e:	f043 0201 	orr.w	r2, r3, #1
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2203      	movs	r2, #3
 8005a1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e0f5      	b.n	8005c0e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	699b      	ldr	r3, [r3, #24]
 8005a28:	f003 0301 	and.w	r3, r3, #1
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d0e5      	beq.n	80059fc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	699a      	ldr	r2, [r3, #24]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f042 0202 	orr.w	r2, r2, #2
 8005a3e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a74      	ldr	r2, [pc, #464]	@ (8005c18 <HAL_FDCAN_Init+0x2ac>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d103      	bne.n	8005a52 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005a4a:	4a74      	ldr	r2, [pc, #464]	@ (8005c1c <HAL_FDCAN_Init+0x2b0>)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	7c1b      	ldrb	r3, [r3, #16]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d108      	bne.n	8005a6c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699a      	ldr	r2, [r3, #24]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a68:	619a      	str	r2, [r3, #24]
 8005a6a:	e007      	b.n	8005a7c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699a      	ldr	r2, [r3, #24]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005a7a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	7c5b      	ldrb	r3, [r3, #17]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d108      	bne.n	8005a96 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	699a      	ldr	r2, [r3, #24]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a92:	619a      	str	r2, [r3, #24]
 8005a94:	e007      	b.n	8005aa6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	699a      	ldr	r2, [r3, #24]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aa4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	7c9b      	ldrb	r3, [r3, #18]
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d108      	bne.n	8005ac0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	699a      	ldr	r2, [r3, #24]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005abc:	619a      	str	r2, [r3, #24]
 8005abe:	e007      	b.n	8005ad0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699a      	ldr	r2, [r3, #24]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ace:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689a      	ldr	r2, [r3, #8]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	699a      	ldr	r2, [r3, #24]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005af4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	691a      	ldr	r2, [r3, #16]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f022 0210 	bic.w	r2, r2, #16
 8005b04:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d108      	bne.n	8005b20 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	699a      	ldr	r2, [r3, #24]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f042 0204 	orr.w	r2, r2, #4
 8005b1c:	619a      	str	r2, [r3, #24]
 8005b1e:	e02c      	b.n	8005b7a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d028      	beq.n	8005b7a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d01c      	beq.n	8005b6a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699a      	ldr	r2, [r3, #24]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b3e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	691a      	ldr	r2, [r3, #16]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f042 0210 	orr.w	r2, r2, #16
 8005b4e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d110      	bne.n	8005b7a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699a      	ldr	r2, [r3, #24]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0220 	orr.w	r2, r2, #32
 8005b66:	619a      	str	r2, [r3, #24]
 8005b68:	e007      	b.n	8005b7a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699a      	ldr	r2, [r3, #24]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f042 0220 	orr.w	r2, r2, #32
 8005b78:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	69db      	ldr	r3, [r3, #28]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005b8a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005b92:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005ba2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005ba4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bae:	d115      	bne.n	8005bdc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005bbe:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005bc8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005bd8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005bda:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	430a      	orrs	r2, r1
 8005bee:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f814 	bl	8005c20 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	40006400 	.word	0x40006400
 8005c1c:	40006500 	.word	0x40006500

08005c20 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005c28:	4b27      	ldr	r3, [pc, #156]	@ (8005cc8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005c2a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68ba      	ldr	r2, [r7, #8]
 8005c30:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c3a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c42:	041a      	lsls	r2, r3, #16
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c60:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c68:	061a      	lsls	r2, r3, #24
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	e005      	b.n	8005cae <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	3304      	adds	r3, #4
 8005cac:	60fb      	str	r3, [r7, #12]
 8005cae:	68bb      	ldr	r3, [r7, #8]
 8005cb0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d3f3      	bcc.n	8005ca2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8005cba:	bf00      	nop
 8005cbc:	bf00      	nop
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	4000a400 	.word	0x4000a400

08005ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b087      	sub	sp, #28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005cda:	e15a      	b.n	8005f92 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ce8:	4013      	ands	r3, r2
 8005cea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	f000 814c 	beq.w	8005f8c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f003 0303 	and.w	r3, r3, #3
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d005      	beq.n	8005d0c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d130      	bne.n	8005d6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	005b      	lsls	r3, r3, #1
 8005d16:	2203      	movs	r2, #3
 8005d18:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1c:	43db      	mvns	r3, r3
 8005d1e:	693a      	ldr	r2, [r7, #16]
 8005d20:	4013      	ands	r3, r2
 8005d22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	68da      	ldr	r2, [r3, #12]
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	005b      	lsls	r3, r3, #1
 8005d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d30:	693a      	ldr	r2, [r7, #16]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005d42:	2201      	movs	r2, #1
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	091b      	lsrs	r3, r3, #4
 8005d58:	f003 0201 	and.w	r2, r3, #1
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	4313      	orrs	r3, r2
 8005d66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f003 0303 	and.w	r3, r3, #3
 8005d76:	2b03      	cmp	r3, #3
 8005d78:	d017      	beq.n	8005daa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	005b      	lsls	r3, r3, #1
 8005d84:	2203      	movs	r2, #3
 8005d86:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8a:	43db      	mvns	r3, r3
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4013      	ands	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	689a      	ldr	r2, [r3, #8]
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9e:	693a      	ldr	r2, [r7, #16]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d123      	bne.n	8005dfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	08da      	lsrs	r2, r3, #3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	3208      	adds	r2, #8
 8005dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f003 0307 	and.w	r3, r3, #7
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	220f      	movs	r2, #15
 8005dce:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd2:	43db      	mvns	r3, r3
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	691a      	ldr	r2, [r3, #16]
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	693a      	ldr	r2, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	08da      	lsrs	r2, r3, #3
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	3208      	adds	r2, #8
 8005df8:	6939      	ldr	r1, [r7, #16]
 8005dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	005b      	lsls	r3, r3, #1
 8005e08:	2203      	movs	r2, #3
 8005e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0e:	43db      	mvns	r3, r3
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	4013      	ands	r3, r2
 8005e14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f003 0203 	and.w	r2, r3, #3
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	005b      	lsls	r3, r3, #1
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 80a6 	beq.w	8005f8c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e40:	4b5b      	ldr	r3, [pc, #364]	@ (8005fb0 <HAL_GPIO_Init+0x2e4>)
 8005e42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e44:	4a5a      	ldr	r2, [pc, #360]	@ (8005fb0 <HAL_GPIO_Init+0x2e4>)
 8005e46:	f043 0301 	orr.w	r3, r3, #1
 8005e4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8005e4c:	4b58      	ldr	r3, [pc, #352]	@ (8005fb0 <HAL_GPIO_Init+0x2e4>)
 8005e4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	60bb      	str	r3, [r7, #8]
 8005e56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005e58:	4a56      	ldr	r2, [pc, #344]	@ (8005fb4 <HAL_GPIO_Init+0x2e8>)
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	089b      	lsrs	r3, r3, #2
 8005e5e:	3302      	adds	r3, #2
 8005e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	f003 0303 	and.w	r3, r3, #3
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	220f      	movs	r2, #15
 8005e70:	fa02 f303 	lsl.w	r3, r2, r3
 8005e74:	43db      	mvns	r3, r3
 8005e76:	693a      	ldr	r2, [r7, #16]
 8005e78:	4013      	ands	r3, r2
 8005e7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005e82:	d01f      	beq.n	8005ec4 <HAL_GPIO_Init+0x1f8>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a4c      	ldr	r2, [pc, #304]	@ (8005fb8 <HAL_GPIO_Init+0x2ec>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d019      	beq.n	8005ec0 <HAL_GPIO_Init+0x1f4>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a4b      	ldr	r2, [pc, #300]	@ (8005fbc <HAL_GPIO_Init+0x2f0>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d013      	beq.n	8005ebc <HAL_GPIO_Init+0x1f0>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a4a      	ldr	r2, [pc, #296]	@ (8005fc0 <HAL_GPIO_Init+0x2f4>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d00d      	beq.n	8005eb8 <HAL_GPIO_Init+0x1ec>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a49      	ldr	r2, [pc, #292]	@ (8005fc4 <HAL_GPIO_Init+0x2f8>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d007      	beq.n	8005eb4 <HAL_GPIO_Init+0x1e8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a48      	ldr	r2, [pc, #288]	@ (8005fc8 <HAL_GPIO_Init+0x2fc>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d101      	bne.n	8005eb0 <HAL_GPIO_Init+0x1e4>
 8005eac:	2305      	movs	r3, #5
 8005eae:	e00a      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005eb0:	2306      	movs	r3, #6
 8005eb2:	e008      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	e006      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005eb8:	2303      	movs	r3, #3
 8005eba:	e004      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e002      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e000      	b.n	8005ec6 <HAL_GPIO_Init+0x1fa>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	f002 0203 	and.w	r2, r2, #3
 8005ecc:	0092      	lsls	r2, r2, #2
 8005ece:	4093      	lsls	r3, r2
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ed6:	4937      	ldr	r1, [pc, #220]	@ (8005fb4 <HAL_GPIO_Init+0x2e8>)
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	089b      	lsrs	r3, r3, #2
 8005edc:	3302      	adds	r3, #2
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ee4:	4b39      	ldr	r3, [pc, #228]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	43db      	mvns	r3, r3
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005f08:	4a30      	ldr	r2, [pc, #192]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	43db      	mvns	r3, r3
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005f32:	4a26      	ldr	r2, [pc, #152]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005f38:	4b24      	ldr	r3, [pc, #144]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	43db      	mvns	r3, r3
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4013      	ands	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d003      	beq.n	8005f5c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005f62:	4b1a      	ldr	r3, [pc, #104]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005f86:	4a11      	ldr	r2, [pc, #68]	@ (8005fcc <HAL_GPIO_Init+0x300>)
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	3301      	adds	r3, #1
 8005f90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	fa22 f303 	lsr.w	r3, r2, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f47f ae9d 	bne.w	8005cdc <HAL_GPIO_Init+0x10>
  }
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	371c      	adds	r7, #28
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr
 8005fb0:	40021000 	.word	0x40021000
 8005fb4:	40010000 	.word	0x40010000
 8005fb8:	48000400 	.word	0x48000400
 8005fbc:	48000800 	.word	0x48000800
 8005fc0:	48000c00 	.word	0x48000c00
 8005fc4:	48001000 	.word	0x48001000
 8005fc8:	48001400 	.word	0x48001400
 8005fcc:	40010400 	.word	0x40010400

08005fd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	460b      	mov	r3, r1
 8005fda:	807b      	strh	r3, [r7, #2]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005fe0:	787b      	ldrb	r3, [r7, #1]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d003      	beq.n	8005fee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005fe6:	887a      	ldrh	r2, [r7, #2]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005fec:	e002      	b.n	8005ff4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005fee:	887a      	ldrh	r2, [r7, #2]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006012:	887a      	ldrh	r2, [r7, #2]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4013      	ands	r3, r2
 8006018:	041a      	lsls	r2, r3, #16
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	43d9      	mvns	r1, r3
 800601e:	887b      	ldrh	r3, [r7, #2]
 8006020:	400b      	ands	r3, r1
 8006022:	431a      	orrs	r2, r3
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	619a      	str	r2, [r3, #24]
}
 8006028:	bf00      	nop
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e08d      	b.n	8006162 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d106      	bne.n	8006060 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7fb fc9e 	bl	800199c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2224      	movs	r2, #36	@ 0x24
 8006064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 0201 	bic.w	r2, r2, #1
 8006076:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006084:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689a      	ldr	r2, [r3, #8]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006094:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d107      	bne.n	80060ae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	689a      	ldr	r2, [r3, #8]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060aa:	609a      	str	r2, [r3, #8]
 80060ac:	e006      	b.n	80060bc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689a      	ldr	r2, [r3, #8]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80060ba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	68db      	ldr	r3, [r3, #12]
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d108      	bne.n	80060d6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685a      	ldr	r2, [r3, #4]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060d2:	605a      	str	r2, [r3, #4]
 80060d4:	e007      	b.n	80060e6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	6812      	ldr	r2, [r2, #0]
 80060f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80060f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68da      	ldr	r2, [r3, #12]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006108:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	430a      	orrs	r2, r1
 8006122:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	69d9      	ldr	r1, [r3, #28]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a1a      	ldr	r2, [r3, #32]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f042 0201 	orr.w	r2, r2, #1
 8006142:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2220      	movs	r2, #32
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	3708      	adds	r7, #8
 8006166:	46bd      	mov	sp, r7
 8006168:	bd80      	pop	{r7, pc}
	...

0800616c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af02      	add	r7, sp, #8
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	4608      	mov	r0, r1
 8006176:	4611      	mov	r1, r2
 8006178:	461a      	mov	r2, r3
 800617a:	4603      	mov	r3, r0
 800617c:	817b      	strh	r3, [r7, #10]
 800617e:	460b      	mov	r3, r1
 8006180:	813b      	strh	r3, [r7, #8]
 8006182:	4613      	mov	r3, r2
 8006184:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800618c:	b2db      	uxtb	r3, r3
 800618e:	2b20      	cmp	r3, #32
 8006190:	f040 80f9 	bne.w	8006386 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <HAL_I2C_Mem_Write+0x34>
 800619a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800619c:	2b00      	cmp	r3, #0
 800619e:	d105      	bne.n	80061ac <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061a6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e0ed      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d101      	bne.n	80061ba <HAL_I2C_Mem_Write+0x4e>
 80061b6:	2302      	movs	r3, #2
 80061b8:	e0e6      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061c2:	f7fd f8bd 	bl	8003340 <HAL_GetTick>
 80061c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	9300      	str	r3, [sp, #0]
 80061cc:	2319      	movs	r3, #25
 80061ce:	2201      	movs	r2, #1
 80061d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fac3 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e0d1      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2221      	movs	r2, #33	@ 0x21
 80061e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2240      	movs	r2, #64	@ 0x40
 80061f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2200      	movs	r2, #0
 80061f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a3a      	ldr	r2, [r7, #32]
 80061fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006204:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2200      	movs	r2, #0
 800620a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800620c:	88f8      	ldrh	r0, [r7, #6]
 800620e:	893a      	ldrh	r2, [r7, #8]
 8006210:	8979      	ldrh	r1, [r7, #10]
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	9301      	str	r3, [sp, #4]
 8006216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	4603      	mov	r3, r0
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f000 f9d3 	bl	80065c8 <I2C_RequestMemoryWrite>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d005      	beq.n	8006234 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e0a9      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006238:	b29b      	uxth	r3, r3
 800623a:	2bff      	cmp	r3, #255	@ 0xff
 800623c:	d90e      	bls.n	800625c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	22ff      	movs	r2, #255	@ 0xff
 8006242:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006248:	b2da      	uxtb	r2, r3
 800624a:	8979      	ldrh	r1, [r7, #10]
 800624c:	2300      	movs	r3, #0
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f000 fc47 	bl	8006ae8 <I2C_TransferConfig>
 800625a:	e00f      	b.n	800627c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800626a:	b2da      	uxtb	r2, r3
 800626c:	8979      	ldrh	r1, [r7, #10]
 800626e:	2300      	movs	r3, #0
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f000 fc36 	bl	8006ae8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f000 fac6 	bl	8006812 <I2C_WaitOnTXISFlagUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e07b      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006294:	781a      	ldrb	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a0:	1c5a      	adds	r2, r3, #1
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	3b01      	subs	r3, #1
 80062ae:	b29a      	uxth	r2, r3
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062b8:	3b01      	subs	r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d034      	beq.n	8006334 <HAL_I2C_Mem_Write+0x1c8>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d130      	bne.n	8006334 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d8:	2200      	movs	r2, #0
 80062da:	2180      	movs	r1, #128	@ 0x80
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f000 fa3f 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d001      	beq.n	80062ec <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e04d      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2bff      	cmp	r3, #255	@ 0xff
 80062f4:	d90e      	bls.n	8006314 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	22ff      	movs	r2, #255	@ 0xff
 80062fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006300:	b2da      	uxtb	r2, r3
 8006302:	8979      	ldrh	r1, [r7, #10]
 8006304:	2300      	movs	r3, #0
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 fbeb 	bl	8006ae8 <I2C_TransferConfig>
 8006312:	e00f      	b.n	8006334 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006318:	b29a      	uxth	r2, r3
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006322:	b2da      	uxtb	r2, r3
 8006324:	8979      	ldrh	r1, [r7, #10]
 8006326:	2300      	movs	r3, #0
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f000 fbda 	bl	8006ae8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d19e      	bne.n	800627c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 faac 	bl	80068a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e01a      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2220      	movs	r2, #32
 8006358:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	6859      	ldr	r1, [r3, #4]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	4b0a      	ldr	r3, [pc, #40]	@ (8006390 <HAL_I2C_Mem_Write+0x224>)
 8006366:	400b      	ands	r3, r1
 8006368:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2220      	movs	r2, #32
 800636e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	e000      	b.n	8006388 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006386:	2302      	movs	r3, #2
  }
}
 8006388:	4618      	mov	r0, r3
 800638a:	3718      	adds	r7, #24
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}
 8006390:	fe00e800 	.word	0xfe00e800

08006394 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af02      	add	r7, sp, #8
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	4608      	mov	r0, r1
 800639e:	4611      	mov	r1, r2
 80063a0:	461a      	mov	r2, r3
 80063a2:	4603      	mov	r3, r0
 80063a4:	817b      	strh	r3, [r7, #10]
 80063a6:	460b      	mov	r3, r1
 80063a8:	813b      	strh	r3, [r7, #8]
 80063aa:	4613      	mov	r3, r2
 80063ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b20      	cmp	r3, #32
 80063b8:	f040 80fd 	bne.w	80065b6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d002      	beq.n	80063c8 <HAL_I2C_Mem_Read+0x34>
 80063c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d105      	bne.n	80063d4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063ce:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e0f1      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d101      	bne.n	80063e2 <HAL_I2C_Mem_Read+0x4e>
 80063de:	2302      	movs	r3, #2
 80063e0:	e0ea      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063ea:	f7fc ffa9 	bl	8003340 <HAL_GetTick>
 80063ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	9300      	str	r3, [sp, #0]
 80063f4:	2319      	movs	r3, #25
 80063f6:	2201      	movs	r2, #1
 80063f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80063fc:	68f8      	ldr	r0, [r7, #12]
 80063fe:	f000 f9af 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 8006402:	4603      	mov	r3, r0
 8006404:	2b00      	cmp	r3, #0
 8006406:	d001      	beq.n	800640c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006408:	2301      	movs	r3, #1
 800640a:	e0d5      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2222      	movs	r2, #34	@ 0x22
 8006410:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2240      	movs	r2, #64	@ 0x40
 8006418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6a3a      	ldr	r2, [r7, #32]
 8006426:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800642c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006434:	88f8      	ldrh	r0, [r7, #6]
 8006436:	893a      	ldrh	r2, [r7, #8]
 8006438:	8979      	ldrh	r1, [r7, #10]
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	9301      	str	r3, [sp, #4]
 800643e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006440:	9300      	str	r3, [sp, #0]
 8006442:	4603      	mov	r3, r0
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f000 f913 	bl	8006670 <I2C_RequestMemoryRead>
 800644a:	4603      	mov	r3, r0
 800644c:	2b00      	cmp	r3, #0
 800644e:	d005      	beq.n	800645c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e0ad      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006460:	b29b      	uxth	r3, r3
 8006462:	2bff      	cmp	r3, #255	@ 0xff
 8006464:	d90e      	bls.n	8006484 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	22ff      	movs	r2, #255	@ 0xff
 800646a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006470:	b2da      	uxtb	r2, r3
 8006472:	8979      	ldrh	r1, [r7, #10]
 8006474:	4b52      	ldr	r3, [pc, #328]	@ (80065c0 <HAL_I2C_Mem_Read+0x22c>)
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f000 fb33 	bl	8006ae8 <I2C_TransferConfig>
 8006482:	e00f      	b.n	80064a4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006488:	b29a      	uxth	r2, r3
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006492:	b2da      	uxtb	r2, r3
 8006494:	8979      	ldrh	r1, [r7, #10]
 8006496:	4b4a      	ldr	r3, [pc, #296]	@ (80065c0 <HAL_I2C_Mem_Read+0x22c>)
 8006498:	9300      	str	r3, [sp, #0]
 800649a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 fb22 	bl	8006ae8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064aa:	2200      	movs	r2, #0
 80064ac:	2104      	movs	r1, #4
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f000 f956 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d001      	beq.n	80064be <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e07c      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	b2d2      	uxtb	r2, r2
 80064ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d0:	1c5a      	adds	r2, r3, #1
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064da:	3b01      	subs	r3, #1
 80064dc:	b29a      	uxth	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064e6:	b29b      	uxth	r3, r3
 80064e8:	3b01      	subs	r3, #1
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d034      	beq.n	8006564 <HAL_I2C_Mem_Read+0x1d0>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d130      	bne.n	8006564 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006508:	2200      	movs	r2, #0
 800650a:	2180      	movs	r1, #128	@ 0x80
 800650c:	68f8      	ldr	r0, [r7, #12]
 800650e:	f000 f927 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 8006512:	4603      	mov	r3, r0
 8006514:	2b00      	cmp	r3, #0
 8006516:	d001      	beq.n	800651c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e04d      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006520:	b29b      	uxth	r3, r3
 8006522:	2bff      	cmp	r3, #255	@ 0xff
 8006524:	d90e      	bls.n	8006544 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	22ff      	movs	r2, #255	@ 0xff
 800652a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006530:	b2da      	uxtb	r2, r3
 8006532:	8979      	ldrh	r1, [r7, #10]
 8006534:	2300      	movs	r3, #0
 8006536:	9300      	str	r3, [sp, #0]
 8006538:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800653c:	68f8      	ldr	r0, [r7, #12]
 800653e:	f000 fad3 	bl	8006ae8 <I2C_TransferConfig>
 8006542:	e00f      	b.n	8006564 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006548:	b29a      	uxth	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006552:	b2da      	uxtb	r2, r3
 8006554:	8979      	ldrh	r1, [r7, #10]
 8006556:	2300      	movs	r3, #0
 8006558:	9300      	str	r3, [sp, #0]
 800655a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 fac2 	bl	8006ae8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006568:	b29b      	uxth	r3, r3
 800656a:	2b00      	cmp	r3, #0
 800656c:	d19a      	bne.n	80064a4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800656e:	697a      	ldr	r2, [r7, #20]
 8006570:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 f994 	bl	80068a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d001      	beq.n	8006582 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	e01a      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2220      	movs	r2, #32
 8006588:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6859      	ldr	r1, [r3, #4]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	4b0b      	ldr	r3, [pc, #44]	@ (80065c4 <HAL_I2C_Mem_Read+0x230>)
 8006596:	400b      	ands	r3, r1
 8006598:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80065b2:	2300      	movs	r3, #0
 80065b4:	e000      	b.n	80065b8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80065b6:	2302      	movs	r3, #2
  }
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3718      	adds	r7, #24
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	80002400 	.word	0x80002400
 80065c4:	fe00e800 	.word	0xfe00e800

080065c8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af02      	add	r7, sp, #8
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	4608      	mov	r0, r1
 80065d2:	4611      	mov	r1, r2
 80065d4:	461a      	mov	r2, r3
 80065d6:	4603      	mov	r3, r0
 80065d8:	817b      	strh	r3, [r7, #10]
 80065da:	460b      	mov	r3, r1
 80065dc:	813b      	strh	r3, [r7, #8]
 80065de:	4613      	mov	r3, r2
 80065e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80065e2:	88fb      	ldrh	r3, [r7, #6]
 80065e4:	b2da      	uxtb	r2, r3
 80065e6:	8979      	ldrh	r1, [r7, #10]
 80065e8:	4b20      	ldr	r3, [pc, #128]	@ (800666c <I2C_RequestMemoryWrite+0xa4>)
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 fa79 	bl	8006ae8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065f6:	69fa      	ldr	r2, [r7, #28]
 80065f8:	69b9      	ldr	r1, [r7, #24]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 f909 	bl	8006812 <I2C_WaitOnTXISFlagUntilTimeout>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d001      	beq.n	800660a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e02c      	b.n	8006664 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800660a:	88fb      	ldrh	r3, [r7, #6]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d105      	bne.n	800661c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006610:	893b      	ldrh	r3, [r7, #8]
 8006612:	b2da      	uxtb	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	629a      	str	r2, [r3, #40]	@ 0x28
 800661a:	e015      	b.n	8006648 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800661c:	893b      	ldrh	r3, [r7, #8]
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	b29b      	uxth	r3, r3
 8006622:	b2da      	uxtb	r2, r3
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	69b9      	ldr	r1, [r7, #24]
 800662e:	68f8      	ldr	r0, [r7, #12]
 8006630:	f000 f8ef 	bl	8006812 <I2C_WaitOnTXISFlagUntilTimeout>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e012      	b.n	8006664 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800663e:	893b      	ldrh	r3, [r7, #8]
 8006640:	b2da      	uxtb	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	69bb      	ldr	r3, [r7, #24]
 800664e:	2200      	movs	r2, #0
 8006650:	2180      	movs	r1, #128	@ 0x80
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f884 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e000      	b.n	8006664 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	80002000 	.word	0x80002000

08006670 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b086      	sub	sp, #24
 8006674:	af02      	add	r7, sp, #8
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	4608      	mov	r0, r1
 800667a:	4611      	mov	r1, r2
 800667c:	461a      	mov	r2, r3
 800667e:	4603      	mov	r3, r0
 8006680:	817b      	strh	r3, [r7, #10]
 8006682:	460b      	mov	r3, r1
 8006684:	813b      	strh	r3, [r7, #8]
 8006686:	4613      	mov	r3, r2
 8006688:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800668a:	88fb      	ldrh	r3, [r7, #6]
 800668c:	b2da      	uxtb	r2, r3
 800668e:	8979      	ldrh	r1, [r7, #10]
 8006690:	4b20      	ldr	r3, [pc, #128]	@ (8006714 <I2C_RequestMemoryRead+0xa4>)
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	2300      	movs	r3, #0
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f000 fa26 	bl	8006ae8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800669c:	69fa      	ldr	r2, [r7, #28]
 800669e:	69b9      	ldr	r1, [r7, #24]
 80066a0:	68f8      	ldr	r0, [r7, #12]
 80066a2:	f000 f8b6 	bl	8006812 <I2C_WaitOnTXISFlagUntilTimeout>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d001      	beq.n	80066b0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e02c      	b.n	800670a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066b0:	88fb      	ldrh	r3, [r7, #6]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d105      	bne.n	80066c2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066b6:	893b      	ldrh	r3, [r7, #8]
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	629a      	str	r2, [r3, #40]	@ 0x28
 80066c0:	e015      	b.n	80066ee <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066c2:	893b      	ldrh	r3, [r7, #8]
 80066c4:	0a1b      	lsrs	r3, r3, #8
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	b2da      	uxtb	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066d0:	69fa      	ldr	r2, [r7, #28]
 80066d2:	69b9      	ldr	r1, [r7, #24]
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f000 f89c 	bl	8006812 <I2C_WaitOnTXISFlagUntilTimeout>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d001      	beq.n	80066e4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e012      	b.n	800670a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066e4:	893b      	ldrh	r3, [r7, #8]
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	9300      	str	r3, [sp, #0]
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	2200      	movs	r2, #0
 80066f6:	2140      	movs	r1, #64	@ 0x40
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 f831 	bl	8006760 <I2C_WaitOnFlagUntilTimeout>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e000      	b.n	800670a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	80002000 	.word	0x80002000

08006718 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b02      	cmp	r3, #2
 800672c:	d103      	bne.n	8006736 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2200      	movs	r2, #0
 8006734:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b01      	cmp	r3, #1
 8006742:	d007      	beq.n	8006754 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	619a      	str	r2, [r3, #24]
  }
}
 8006754:	bf00      	nop
 8006756:	370c      	adds	r7, #12
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	603b      	str	r3, [r7, #0]
 800676c:	4613      	mov	r3, r2
 800676e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006770:	e03b      	b.n	80067ea <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	6839      	ldr	r1, [r7, #0]
 8006776:	68f8      	ldr	r0, [r7, #12]
 8006778:	f000 f8d6 	bl	8006928 <I2C_IsErrorOccurred>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d001      	beq.n	8006786 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006782:	2301      	movs	r3, #1
 8006784:	e041      	b.n	800680a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d02d      	beq.n	80067ea <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800678e:	f7fc fdd7 	bl	8003340 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	683a      	ldr	r2, [r7, #0]
 800679a:	429a      	cmp	r2, r3
 800679c:	d302      	bcc.n	80067a4 <I2C_WaitOnFlagUntilTimeout+0x44>
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d122      	bne.n	80067ea <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699a      	ldr	r2, [r3, #24]
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	4013      	ands	r3, r2
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	bf0c      	ite	eq
 80067b4:	2301      	moveq	r3, #1
 80067b6:	2300      	movne	r3, #0
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	461a      	mov	r2, r3
 80067bc:	79fb      	ldrb	r3, [r7, #7]
 80067be:	429a      	cmp	r2, r3
 80067c0:	d113      	bne.n	80067ea <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067c6:	f043 0220 	orr.w	r2, r3, #32
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2220      	movs	r2, #32
 80067d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e00f      	b.n	800680a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	699a      	ldr	r2, [r3, #24]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	4013      	ands	r3, r2
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	bf0c      	ite	eq
 80067fa:	2301      	moveq	r3, #1
 80067fc:	2300      	movne	r3, #0
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	429a      	cmp	r2, r3
 8006806:	d0b4      	beq.n	8006772 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b084      	sub	sp, #16
 8006816:	af00      	add	r7, sp, #0
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800681e:	e033      	b.n	8006888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006820:	687a      	ldr	r2, [r7, #4]
 8006822:	68b9      	ldr	r1, [r7, #8]
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 f87f 	bl	8006928 <I2C_IsErrorOccurred>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e031      	b.n	8006898 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683a:	d025      	beq.n	8006888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800683c:	f7fc fd80 	bl	8003340 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	429a      	cmp	r2, r3
 800684a:	d302      	bcc.n	8006852 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d11a      	bne.n	8006888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	699b      	ldr	r3, [r3, #24]
 8006858:	f003 0302 	and.w	r3, r3, #2
 800685c:	2b02      	cmp	r3, #2
 800685e:	d013      	beq.n	8006888 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006864:	f043 0220 	orr.w	r2, r3, #32
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2220      	movs	r2, #32
 8006870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e007      	b.n	8006898 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b02      	cmp	r3, #2
 8006894:	d1c4      	bne.n	8006820 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3710      	adds	r7, #16
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068ac:	e02f      	b.n	800690e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	68b9      	ldr	r1, [r7, #8]
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 f838 	bl	8006928 <I2C_IsErrorOccurred>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e02d      	b.n	800691e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068c2:	f7fc fd3d 	bl	8003340 <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d302      	bcc.n	80068d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d11a      	bne.n	800690e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	f003 0320 	and.w	r3, r3, #32
 80068e2:	2b20      	cmp	r3, #32
 80068e4:	d013      	beq.n	800690e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ea:	f043 0220 	orr.w	r2, r3, #32
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	2220      	movs	r2, #32
 80068f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	e007      	b.n	800691e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	699b      	ldr	r3, [r3, #24]
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b20      	cmp	r3, #32
 800691a:	d1c8      	bne.n	80068ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
	...

08006928 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b08a      	sub	sp, #40	@ 0x28
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006934:	2300      	movs	r3, #0
 8006936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	f003 0310 	and.w	r3, r3, #16
 8006950:	2b00      	cmp	r3, #0
 8006952:	d068      	beq.n	8006a26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2210      	movs	r2, #16
 800695a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800695c:	e049      	b.n	80069f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006964:	d045      	beq.n	80069f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006966:	f7fc fceb 	bl	8003340 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	68ba      	ldr	r2, [r7, #8]
 8006972:	429a      	cmp	r2, r3
 8006974:	d302      	bcc.n	800697c <I2C_IsErrorOccurred+0x54>
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d13a      	bne.n	80069f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006986:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800698e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800699a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800699e:	d121      	bne.n	80069e4 <I2C_IsErrorOccurred+0xbc>
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069a6:	d01d      	beq.n	80069e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80069a8:	7cfb      	ldrb	r3, [r7, #19]
 80069aa:	2b20      	cmp	r3, #32
 80069ac:	d01a      	beq.n	80069e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069be:	f7fc fcbf 	bl	8003340 <HAL_GetTick>
 80069c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069c4:	e00e      	b.n	80069e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069c6:	f7fc fcbb 	bl	8003340 <HAL_GetTick>
 80069ca:	4602      	mov	r2, r0
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	2b19      	cmp	r3, #25
 80069d2:	d907      	bls.n	80069e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80069d4:	6a3b      	ldr	r3, [r7, #32]
 80069d6:	f043 0320 	orr.w	r3, r3, #32
 80069da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80069e2:	e006      	b.n	80069f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	699b      	ldr	r3, [r3, #24]
 80069ea:	f003 0320 	and.w	r3, r3, #32
 80069ee:	2b20      	cmp	r3, #32
 80069f0:	d1e9      	bne.n	80069c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	699b      	ldr	r3, [r3, #24]
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b20      	cmp	r3, #32
 80069fe:	d003      	beq.n	8006a08 <I2C_IsErrorOccurred+0xe0>
 8006a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d0aa      	beq.n	800695e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d103      	bne.n	8006a18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2220      	movs	r2, #32
 8006a16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	f043 0304 	orr.w	r3, r3, #4
 8006a1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00b      	beq.n	8006a50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	f043 0301 	orr.w	r3, r3, #1
 8006a3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d00b      	beq.n	8006a72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a5a:	6a3b      	ldr	r3, [r7, #32]
 8006a5c:	f043 0308 	orr.w	r3, r3, #8
 8006a60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006a6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006a72:	69bb      	ldr	r3, [r7, #24]
 8006a74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00b      	beq.n	8006a94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006a7c:	6a3b      	ldr	r3, [r7, #32]
 8006a7e:	f043 0302 	orr.w	r3, r3, #2
 8006a82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01c      	beq.n	8006ad6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f7ff fe3b 	bl	8006718 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6859      	ldr	r1, [r3, #4]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae4 <I2C_IsErrorOccurred+0x1bc>)
 8006aae:	400b      	ands	r3, r1
 8006ab0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	431a      	orrs	r2, r3
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006ad6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3728      	adds	r7, #40	@ 0x28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	fe00e800 	.word	0xfe00e800

08006ae8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	607b      	str	r3, [r7, #4]
 8006af2:	460b      	mov	r3, r1
 8006af4:	817b      	strh	r3, [r7, #10]
 8006af6:	4613      	mov	r3, r2
 8006af8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006afa:	897b      	ldrh	r3, [r7, #10]
 8006afc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b00:	7a7b      	ldrb	r3, [r7, #9]
 8006b02:	041b      	lsls	r3, r3, #16
 8006b04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b0e:	6a3b      	ldr	r3, [r7, #32]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	0d5b      	lsrs	r3, r3, #21
 8006b22:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006b26:	4b08      	ldr	r3, [pc, #32]	@ (8006b48 <I2C_TransferConfig+0x60>)
 8006b28:	430b      	orrs	r3, r1
 8006b2a:	43db      	mvns	r3, r3
 8006b2c:	ea02 0103 	and.w	r1, r2, r3
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	430a      	orrs	r2, r1
 8006b38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b3a:	bf00      	nop
 8006b3c:	371c      	adds	r7, #28
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr
 8006b46:	bf00      	nop
 8006b48:	03ff63ff 	.word	0x03ff63ff

08006b4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b20      	cmp	r3, #32
 8006b60:	d138      	bne.n	8006bd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d101      	bne.n	8006b70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	e032      	b.n	8006bd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2224      	movs	r2, #36	@ 0x24
 8006b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0201 	bic.w	r2, r2, #1
 8006b8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6819      	ldr	r1, [r3, #0]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	683a      	ldr	r2, [r7, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0201 	orr.w	r2, r2, #1
 8006bbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e000      	b.n	8006bd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006bd4:	2302      	movs	r3, #2
  }
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	370c      	adds	r7, #12
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr

08006be2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	2b20      	cmp	r3, #32
 8006bf6:	d139      	bne.n	8006c6c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d101      	bne.n	8006c06 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c02:	2302      	movs	r3, #2
 8006c04:	e033      	b.n	8006c6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2224      	movs	r2, #36	@ 0x24
 8006c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f022 0201 	bic.w	r2, r2, #1
 8006c24:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006c34:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	021b      	lsls	r3, r3, #8
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f042 0201 	orr.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e000      	b.n	8006c6e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006c6c:	2302      	movs	r3, #2
  }
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b084      	sub	sp, #16
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e041      	b.n	8006d10 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8006c94:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f245 5255 	movw	r2, #21845	@ 0x5555
 8006c9e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	6852      	ldr	r2, [r2, #4]
 8006ca8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	6892      	ldr	r2, [r2, #8]
 8006cb2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006cb4:	f7fc fb44 	bl	8003340 <HAL_GetTick>
 8006cb8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006cba:	e00f      	b.n	8006cdc <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006cbc:	f7fc fb40 	bl	8003340 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	2b31      	cmp	r3, #49	@ 0x31
 8006cc8:	d908      	bls.n	8006cdc <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	f003 0307 	and.w	r3, r3, #7
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d001      	beq.n	8006cdc <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006cd8:	2303      	movs	r3, #3
 8006cda:	e019      	b.n	8006d10 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	f003 0307 	and.w	r3, r3, #7
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1e8      	bne.n	8006cbc <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	691a      	ldr	r2, [r3, #16]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d005      	beq.n	8006d04 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	68d2      	ldr	r2, [r2, #12]
 8006d00:	611a      	str	r2, [r3, #16]
 8006d02:	e004      	b.n	8006d0e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006d0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d0e:	2300      	movs	r3, #0
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	3710      	adds	r7, #16
 8006d14:	46bd      	mov	sp, r7
 8006d16:	bd80      	pop	{r7, pc}

08006d18 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006d28:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d101      	bne.n	8006d4a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	e0c0      	b.n	8006ecc <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d106      	bne.n	8006d64 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f007 fc12 	bl	800e588 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2203      	movs	r2, #3
 8006d68:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4618      	mov	r0, r3
 8006d72:	f003 ff92 	bl	800ac9a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d76:	2300      	movs	r3, #0
 8006d78:	73fb      	strb	r3, [r7, #15]
 8006d7a:	e03e      	b.n	8006dfa <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006d7c:	7bfa      	ldrb	r2, [r7, #15]
 8006d7e:	6879      	ldr	r1, [r7, #4]
 8006d80:	4613      	mov	r3, r2
 8006d82:	009b      	lsls	r3, r3, #2
 8006d84:	4413      	add	r3, r2
 8006d86:	00db      	lsls	r3, r3, #3
 8006d88:	440b      	add	r3, r1
 8006d8a:	3311      	adds	r3, #17
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006d90:	7bfa      	ldrb	r2, [r7, #15]
 8006d92:	6879      	ldr	r1, [r7, #4]
 8006d94:	4613      	mov	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	440b      	add	r3, r1
 8006d9e:	3310      	adds	r3, #16
 8006da0:	7bfa      	ldrb	r2, [r7, #15]
 8006da2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006da4:	7bfa      	ldrb	r2, [r7, #15]
 8006da6:	6879      	ldr	r1, [r7, #4]
 8006da8:	4613      	mov	r3, r2
 8006daa:	009b      	lsls	r3, r3, #2
 8006dac:	4413      	add	r3, r2
 8006dae:	00db      	lsls	r3, r3, #3
 8006db0:	440b      	add	r3, r1
 8006db2:	3313      	adds	r3, #19
 8006db4:	2200      	movs	r2, #0
 8006db6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006db8:	7bfa      	ldrb	r2, [r7, #15]
 8006dba:	6879      	ldr	r1, [r7, #4]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	00db      	lsls	r3, r3, #3
 8006dc4:	440b      	add	r3, r1
 8006dc6:	3320      	adds	r3, #32
 8006dc8:	2200      	movs	r2, #0
 8006dca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006dcc:	7bfa      	ldrb	r2, [r7, #15]
 8006dce:	6879      	ldr	r1, [r7, #4]
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	4413      	add	r3, r2
 8006dd6:	00db      	lsls	r3, r3, #3
 8006dd8:	440b      	add	r3, r1
 8006dda:	3324      	adds	r3, #36	@ 0x24
 8006ddc:	2200      	movs	r2, #0
 8006dde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
 8006de2:	6879      	ldr	r1, [r7, #4]
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	4613      	mov	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4413      	add	r3, r2
 8006dec:	00db      	lsls	r3, r3, #3
 8006dee:	440b      	add	r3, r1
 8006df0:	2200      	movs	r2, #0
 8006df2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006df4:	7bfb      	ldrb	r3, [r7, #15]
 8006df6:	3301      	adds	r3, #1
 8006df8:	73fb      	strb	r3, [r7, #15]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	791b      	ldrb	r3, [r3, #4]
 8006dfe:	7bfa      	ldrb	r2, [r7, #15]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d3bb      	bcc.n	8006d7c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e04:	2300      	movs	r3, #0
 8006e06:	73fb      	strb	r3, [r7, #15]
 8006e08:	e044      	b.n	8006e94 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006e0a:	7bfa      	ldrb	r2, [r7, #15]
 8006e0c:	6879      	ldr	r1, [r7, #4]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	4413      	add	r3, r2
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	440b      	add	r3, r1
 8006e18:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006e20:	7bfa      	ldrb	r2, [r7, #15]
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	00db      	lsls	r3, r3, #3
 8006e2c:	440b      	add	r3, r1
 8006e2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e32:	7bfa      	ldrb	r2, [r7, #15]
 8006e34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006e36:	7bfa      	ldrb	r2, [r7, #15]
 8006e38:	6879      	ldr	r1, [r7, #4]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	00db      	lsls	r3, r3, #3
 8006e42:	440b      	add	r3, r1
 8006e44:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006e48:	2200      	movs	r2, #0
 8006e4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006e4c:	7bfa      	ldrb	r2, [r7, #15]
 8006e4e:	6879      	ldr	r1, [r7, #4]
 8006e50:	4613      	mov	r3, r2
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	4413      	add	r3, r2
 8006e56:	00db      	lsls	r3, r3, #3
 8006e58:	440b      	add	r3, r1
 8006e5a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8006e5e:	2200      	movs	r2, #0
 8006e60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006e62:	7bfa      	ldrb	r2, [r7, #15]
 8006e64:	6879      	ldr	r1, [r7, #4]
 8006e66:	4613      	mov	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	00db      	lsls	r3, r3, #3
 8006e6e:	440b      	add	r3, r1
 8006e70:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e74:	2200      	movs	r2, #0
 8006e76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006e78:	7bfa      	ldrb	r2, [r7, #15]
 8006e7a:	6879      	ldr	r1, [r7, #4]
 8006e7c:	4613      	mov	r3, r2
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	4413      	add	r3, r2
 8006e82:	00db      	lsls	r3, r3, #3
 8006e84:	440b      	add	r3, r1
 8006e86:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e8e:	7bfb      	ldrb	r3, [r7, #15]
 8006e90:	3301      	adds	r3, #1
 8006e92:	73fb      	strb	r3, [r7, #15]
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	791b      	ldrb	r3, [r3, #4]
 8006e98:	7bfa      	ldrb	r2, [r7, #15]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d3b5      	bcc.n	8006e0a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	3304      	adds	r3, #4
 8006ea6:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006eaa:	f003 ff11 	bl	800acd0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	7a9b      	ldrb	r3, [r3, #10]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d102      	bne.n	8006eca <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f001 fc0e 	bl	80086e6 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3710      	adds	r7, #16
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d101      	bne.n	8006eea <HAL_PCD_Start+0x16>
 8006ee6:	2302      	movs	r3, #2
 8006ee8:	e012      	b.n	8006f10 <HAL_PCD_Start+0x3c>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f003 feb8 	bl	800ac6c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f005 fc95 	bl	800c830 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3708      	adds	r7, #8
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}

08006f18 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f005 fc9a 	bl	800c85e <USB_ReadInterrupts>
 8006f2a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 fb06 	bl	8007548 <PCD_EP_ISR_Handler>

    return;
 8006f3c:	e110      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d013      	beq.n	8006f70 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f5a:	b292      	uxth	r2, r2
 8006f5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f007 fba2 	bl	800e6aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006f66:	2100      	movs	r1, #0
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f8fc 	bl	8007166 <HAL_PCD_SetAddress>

    return;
 8006f6e:	e0f7      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d00c      	beq.n	8006f94 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f8c:	b292      	uxth	r2, r2
 8006f8e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006f92:	e0e5      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00c      	beq.n	8006fb8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006fa6:	b29a      	uxth	r2, r3
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006fb0:	b292      	uxth	r2, r2
 8006fb2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006fb6:	e0d3      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d034      	beq.n	800702c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f022 0204 	bic.w	r2, r2, #4
 8006fd4:	b292      	uxth	r2, r2
 8006fd6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f022 0208 	bic.w	r2, r2, #8
 8006fec:	b292      	uxth	r2, r2
 8006fee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d107      	bne.n	800700c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007004:	2100      	movs	r1, #0
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f007 fd42 	bl	800ea90 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f007 fb85 	bl	800e71c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800701a:	b29a      	uxth	r2, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007024:	b292      	uxth	r2, r2
 8007026:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800702a:	e099      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007032:	2b00      	cmp	r3, #0
 8007034:	d027      	beq.n	8007086 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800703e:	b29a      	uxth	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f042 0208 	orr.w	r2, r2, #8
 8007048:	b292      	uxth	r2, r2
 800704a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007056:	b29a      	uxth	r2, r3
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007060:	b292      	uxth	r2, r2
 8007062:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800706e:	b29a      	uxth	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f042 0204 	orr.w	r2, r2, #4
 8007078:	b292      	uxth	r2, r2
 800707a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f007 fb32 	bl	800e6e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007084:	e06c      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800708c:	2b00      	cmp	r3, #0
 800708e:	d040      	beq.n	8007112 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007098:	b29a      	uxth	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80070a2:	b292      	uxth	r2, r2
 80070a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d12b      	bne.n	800710a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f042 0204 	orr.w	r2, r2, #4
 80070c4:	b292      	uxth	r2, r2
 80070c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f042 0208 	orr.w	r2, r2, #8
 80070dc:	b292      	uxth	r2, r2
 80070de:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2201      	movs	r2, #1
 80070e6:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	089b      	lsrs	r3, r3, #2
 80070f6:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007100:	2101      	movs	r1, #1
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	f007 fcc4 	bl	800ea90 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8007108:	e02a      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f007 faec 	bl	800e6e8 <HAL_PCD_SuspendCallback>
    return;
 8007110:	e026      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00f      	beq.n	800713c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007124:	b29a      	uxth	r2, r3
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800712e:	b292      	uxth	r2, r2
 8007130:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f007 faaa 	bl	800e68e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800713a:	e011      	b.n	8007160 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00c      	beq.n	8007160 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800714e:	b29a      	uxth	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007158:	b292      	uxth	r2, r2
 800715a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800715e:	bf00      	nop
  }
}
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b082      	sub	sp, #8
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
 800716e:	460b      	mov	r3, r1
 8007170:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007178:	2b01      	cmp	r3, #1
 800717a:	d101      	bne.n	8007180 <HAL_PCD_SetAddress+0x1a>
 800717c:	2302      	movs	r3, #2
 800717e:	e012      	b.n	80071a6 <HAL_PCD_SetAddress+0x40>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	78fa      	ldrb	r2, [r7, #3]
 800718c:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	78fa      	ldrb	r2, [r7, #3]
 8007194:	4611      	mov	r1, r2
 8007196:	4618      	mov	r0, r3
 8007198:	f005 fb36 	bl	800c808 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b084      	sub	sp, #16
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	4608      	mov	r0, r1
 80071b8:	4611      	mov	r1, r2
 80071ba:	461a      	mov	r2, r3
 80071bc:	4603      	mov	r3, r0
 80071be:	70fb      	strb	r3, [r7, #3]
 80071c0:	460b      	mov	r3, r1
 80071c2:	803b      	strh	r3, [r7, #0]
 80071c4:	4613      	mov	r3, r2
 80071c6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80071c8:	2300      	movs	r3, #0
 80071ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80071cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	da0e      	bge.n	80071f2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071d4:	78fb      	ldrb	r3, [r7, #3]
 80071d6:	f003 0207 	and.w	r2, r3, #7
 80071da:	4613      	mov	r3, r2
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	4413      	add	r3, r2
 80071e0:	00db      	lsls	r3, r3, #3
 80071e2:	3310      	adds	r3, #16
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	4413      	add	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2201      	movs	r2, #1
 80071ee:	705a      	strb	r2, [r3, #1]
 80071f0:	e00e      	b.n	8007210 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071f2:	78fb      	ldrb	r3, [r7, #3]
 80071f4:	f003 0207 	and.w	r2, r3, #7
 80071f8:	4613      	mov	r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	4413      	add	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2200      	movs	r2, #0
 800720e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007210:	78fb      	ldrb	r3, [r7, #3]
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	b2da      	uxtb	r2, r3
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800721c:	883b      	ldrh	r3, [r7, #0]
 800721e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	78ba      	ldrb	r2, [r7, #2]
 800722a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800722c:	78bb      	ldrb	r3, [r7, #2]
 800722e:	2b02      	cmp	r3, #2
 8007230:	d102      	bne.n	8007238 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800723e:	2b01      	cmp	r3, #1
 8007240:	d101      	bne.n	8007246 <HAL_PCD_EP_Open+0x98>
 8007242:	2302      	movs	r3, #2
 8007244:	e00e      	b.n	8007264 <HAL_PCD_EP_Open+0xb6>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2201      	movs	r2, #1
 800724a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68f9      	ldr	r1, [r7, #12]
 8007254:	4618      	mov	r0, r3
 8007256:	f003 fd59 	bl	800ad0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007262:	7afb      	ldrb	r3, [r7, #11]
}
 8007264:	4618      	mov	r0, r3
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}

0800726c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	460b      	mov	r3, r1
 8007276:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800727c:	2b00      	cmp	r3, #0
 800727e:	da0e      	bge.n	800729e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007280:	78fb      	ldrb	r3, [r7, #3]
 8007282:	f003 0207 	and.w	r2, r3, #7
 8007286:	4613      	mov	r3, r2
 8007288:	009b      	lsls	r3, r3, #2
 800728a:	4413      	add	r3, r2
 800728c:	00db      	lsls	r3, r3, #3
 800728e:	3310      	adds	r3, #16
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4413      	add	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2201      	movs	r2, #1
 800729a:	705a      	strb	r2, [r3, #1]
 800729c:	e00e      	b.n	80072bc <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800729e:	78fb      	ldrb	r3, [r7, #3]
 80072a0:	f003 0207 	and.w	r2, r3, #7
 80072a4:	4613      	mov	r3, r2
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	4413      	add	r3, r2
 80072b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80072bc:	78fb      	ldrb	r3, [r7, #3]
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	b2da      	uxtb	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <HAL_PCD_EP_Close+0x6a>
 80072d2:	2302      	movs	r3, #2
 80072d4:	e00e      	b.n	80072f4 <HAL_PCD_EP_Close+0x88>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68f9      	ldr	r1, [r7, #12]
 80072e4:	4618      	mov	r0, r3
 80072e6:	f004 f9f9 	bl	800b6dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	607a      	str	r2, [r7, #4]
 8007306:	603b      	str	r3, [r7, #0]
 8007308:	460b      	mov	r3, r1
 800730a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800730c:	7afb      	ldrb	r3, [r7, #11]
 800730e:	f003 0207 	and.w	r2, r3, #7
 8007312:	4613      	mov	r3, r2
 8007314:	009b      	lsls	r3, r3, #2
 8007316:	4413      	add	r3, r2
 8007318:	00db      	lsls	r3, r3, #3
 800731a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800731e:	68fa      	ldr	r2, [r7, #12]
 8007320:	4413      	add	r3, r2
 8007322:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	683a      	ldr	r2, [r7, #0]
 800732e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	2200      	movs	r2, #0
 8007334:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007336:	697b      	ldr	r3, [r7, #20]
 8007338:	2200      	movs	r2, #0
 800733a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800733c:	7afb      	ldrb	r3, [r7, #11]
 800733e:	f003 0307 	and.w	r3, r3, #7
 8007342:	b2da      	uxtb	r2, r3
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	6979      	ldr	r1, [r7, #20]
 800734e:	4618      	mov	r0, r3
 8007350:	f004 fbb1 	bl	800bab6 <USB_EPStartXfer>

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3718      	adds	r7, #24
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800735e:	b480      	push	{r7}
 8007360:	b083      	sub	sp, #12
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
 8007366:	460b      	mov	r3, r1
 8007368:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800736a:	78fb      	ldrb	r3, [r7, #3]
 800736c:	f003 0207 	and.w	r2, r3, #7
 8007370:	6879      	ldr	r1, [r7, #4]
 8007372:	4613      	mov	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	00db      	lsls	r3, r3, #3
 800737a:	440b      	add	r3, r1
 800737c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007380:	681b      	ldr	r3, [r3, #0]
}
 8007382:	4618      	mov	r0, r3
 8007384:	370c      	adds	r7, #12
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr

0800738e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800738e:	b580      	push	{r7, lr}
 8007390:	b086      	sub	sp, #24
 8007392:	af00      	add	r7, sp, #0
 8007394:	60f8      	str	r0, [r7, #12]
 8007396:	607a      	str	r2, [r7, #4]
 8007398:	603b      	str	r3, [r7, #0]
 800739a:	460b      	mov	r3, r1
 800739c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800739e:	7afb      	ldrb	r3, [r7, #11]
 80073a0:	f003 0207 	and.w	r2, r3, #7
 80073a4:	4613      	mov	r3, r2
 80073a6:	009b      	lsls	r3, r3, #2
 80073a8:	4413      	add	r3, r2
 80073aa:	00db      	lsls	r3, r3, #3
 80073ac:	3310      	adds	r3, #16
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	4413      	add	r3, r2
 80073b2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	687a      	ldr	r2, [r7, #4]
 80073b8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	683a      	ldr	r2, [r7, #0]
 80073be:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2200      	movs	r2, #0
 80073d2:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	2201      	movs	r2, #1
 80073d8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073da:	7afb      	ldrb	r3, [r7, #11]
 80073dc:	f003 0307 	and.w	r3, r3, #7
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6979      	ldr	r1, [r7, #20]
 80073ec:	4618      	mov	r0, r3
 80073ee:	f004 fb62 	bl	800bab6 <USB_EPStartXfer>

  return HAL_OK;
 80073f2:	2300      	movs	r3, #0
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3718      	adds	r7, #24
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	460b      	mov	r3, r1
 8007406:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007408:	78fb      	ldrb	r3, [r7, #3]
 800740a:	f003 0307 	and.w	r3, r3, #7
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	7912      	ldrb	r2, [r2, #4]
 8007412:	4293      	cmp	r3, r2
 8007414:	d901      	bls.n	800741a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e03e      	b.n	8007498 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800741a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800741e:	2b00      	cmp	r3, #0
 8007420:	da0e      	bge.n	8007440 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007422:	78fb      	ldrb	r3, [r7, #3]
 8007424:	f003 0207 	and.w	r2, r3, #7
 8007428:	4613      	mov	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	4413      	add	r3, r2
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	3310      	adds	r3, #16
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	4413      	add	r3, r2
 8007436:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2201      	movs	r2, #1
 800743c:	705a      	strb	r2, [r3, #1]
 800743e:	e00c      	b.n	800745a <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007440:	78fa      	ldrb	r2, [r7, #3]
 8007442:	4613      	mov	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4413      	add	r3, r2
 8007448:	00db      	lsls	r3, r3, #3
 800744a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	4413      	add	r3, r2
 8007452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2200      	movs	r2, #0
 8007458:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2201      	movs	r2, #1
 800745e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007460:	78fb      	ldrb	r3, [r7, #3]
 8007462:	f003 0307 	and.w	r3, r3, #7
 8007466:	b2da      	uxtb	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007472:	2b01      	cmp	r3, #1
 8007474:	d101      	bne.n	800747a <HAL_PCD_EP_SetStall+0x7e>
 8007476:	2302      	movs	r3, #2
 8007478:	e00e      	b.n	8007498 <HAL_PCD_EP_SetStall+0x9c>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68f9      	ldr	r1, [r7, #12]
 8007488:	4618      	mov	r0, r3
 800748a:	f005 f8c3 	bl	800c614 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80074ac:	78fb      	ldrb	r3, [r7, #3]
 80074ae:	f003 030f 	and.w	r3, r3, #15
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	7912      	ldrb	r2, [r2, #4]
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d901      	bls.n	80074be <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e040      	b.n	8007540 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80074be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	da0e      	bge.n	80074e4 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80074c6:	78fb      	ldrb	r3, [r7, #3]
 80074c8:	f003 0207 	and.w	r2, r3, #7
 80074cc:	4613      	mov	r3, r2
 80074ce:	009b      	lsls	r3, r3, #2
 80074d0:	4413      	add	r3, r2
 80074d2:	00db      	lsls	r3, r3, #3
 80074d4:	3310      	adds	r3, #16
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	4413      	add	r3, r2
 80074da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2201      	movs	r2, #1
 80074e0:	705a      	strb	r2, [r3, #1]
 80074e2:	e00e      	b.n	8007502 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80074e4:	78fb      	ldrb	r3, [r7, #3]
 80074e6:	f003 0207 	and.w	r2, r3, #7
 80074ea:	4613      	mov	r3, r2
 80074ec:	009b      	lsls	r3, r3, #2
 80074ee:	4413      	add	r3, r2
 80074f0:	00db      	lsls	r3, r3, #3
 80074f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	4413      	add	r3, r2
 80074fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2200      	movs	r2, #0
 8007500:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2200      	movs	r2, #0
 8007506:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007508:	78fb      	ldrb	r3, [r7, #3]
 800750a:	f003 0307 	and.w	r3, r3, #7
 800750e:	b2da      	uxtb	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800751a:	2b01      	cmp	r3, #1
 800751c:	d101      	bne.n	8007522 <HAL_PCD_EP_ClrStall+0x82>
 800751e:	2302      	movs	r3, #2
 8007520:	e00e      	b.n	8007540 <HAL_PCD_EP_ClrStall+0xa0>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68f9      	ldr	r1, [r7, #12]
 8007530:	4618      	mov	r0, r3
 8007532:	f005 f8c0 	bl	800c6b6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b092      	sub	sp, #72	@ 0x48
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007550:	e333      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800755a:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800755c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800755e:	b2db      	uxtb	r3, r3
 8007560:	f003 030f 	and.w	r3, r3, #15
 8007564:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8007568:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800756c:	2b00      	cmp	r3, #0
 800756e:	f040 8108 	bne.w	8007782 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007572:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007574:	f003 0310 	and.w	r3, r3, #16
 8007578:	2b00      	cmp	r3, #0
 800757a:	d14c      	bne.n	8007616 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	881b      	ldrh	r3, [r3, #0]
 8007582:	b29b      	uxth	r3, r3
 8007584:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007588:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800758c:	813b      	strh	r3, [r7, #8]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	893b      	ldrh	r3, [r7, #8]
 8007594:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007598:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800759c:	b29b      	uxth	r3, r3
 800759e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	3310      	adds	r3, #16
 80075a4:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	00db      	lsls	r3, r3, #3
 80075b8:	4413      	add	r3, r2
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	6812      	ldr	r2, [r2, #0]
 80075be:	4413      	add	r3, r2
 80075c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075c4:	881b      	ldrh	r3, [r3, #0]
 80075c6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80075ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075cc:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80075ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075d0:	695a      	ldr	r2, [r3, #20]
 80075d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075d4:	69db      	ldr	r3, [r3, #28]
 80075d6:	441a      	add	r2, r3
 80075d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075da:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80075dc:	2100      	movs	r1, #0
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f007 f83b 	bl	800e65a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	7b1b      	ldrb	r3, [r3, #12]
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	f000 82e5 	beq.w	8007bba <PCD_EP_ISR_Handler+0x672>
 80075f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075f2:	699b      	ldr	r3, [r3, #24]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f040 82e0 	bne.w	8007bba <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	7b1b      	ldrb	r3, [r3, #12]
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007604:	b2da      	uxtb	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	731a      	strb	r2, [r3, #12]
 8007614:	e2d1      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800761c:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007626:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800762c:	2b00      	cmp	r3, #0
 800762e:	d032      	beq.n	8007696 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007638:	b29b      	uxth	r3, r3
 800763a:	461a      	mov	r2, r3
 800763c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	4413      	add	r3, r2
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	6812      	ldr	r2, [r2, #0]
 8007648:	4413      	add	r3, r2
 800764a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800764e:	881b      	ldrh	r3, [r3, #0]
 8007650:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007656:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6818      	ldr	r0, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007662:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007664:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007668:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800766a:	b29b      	uxth	r3, r3
 800766c:	f005 f94a 	bl	800c904 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	881b      	ldrh	r3, [r3, #0]
 8007676:	b29a      	uxth	r2, r3
 8007678:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800767c:	4013      	ands	r3, r2
 800767e:	817b      	strh	r3, [r7, #10]
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	897a      	ldrh	r2, [r7, #10]
 8007686:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800768a:	b292      	uxth	r2, r2
 800768c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f006 ffb6 	bl	800e600 <HAL_PCD_SetupStageCallback>
 8007694:	e291      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007696:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800769a:	2b00      	cmp	r3, #0
 800769c:	f280 828d 	bge.w	8007bba <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	881b      	ldrh	r3, [r3, #0]
 80076a6:	b29a      	uxth	r2, r3
 80076a8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80076ac:	4013      	ands	r3, r2
 80076ae:	81fb      	strh	r3, [r7, #14]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	89fa      	ldrh	r2, [r7, #14]
 80076b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80076ba:	b292      	uxth	r2, r2
 80076bc:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	461a      	mov	r2, r3
 80076ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	00db      	lsls	r3, r3, #3
 80076d0:	4413      	add	r3, r2
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	6812      	ldr	r2, [r2, #0]
 80076d6:	4413      	add	r3, r2
 80076d8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076dc:	881b      	ldrh	r3, [r3, #0]
 80076de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80076e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076e4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80076e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076e8:	69db      	ldr	r3, [r3, #28]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d019      	beq.n	8007722 <PCD_EP_ISR_Handler+0x1da>
 80076ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076f0:	695b      	ldr	r3, [r3, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d015      	beq.n	8007722 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6818      	ldr	r0, [r3, #0]
 80076fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076fc:	6959      	ldr	r1, [r3, #20]
 80076fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007700:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007704:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007706:	b29b      	uxth	r3, r3
 8007708:	f005 f8fc 	bl	800c904 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800770c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800770e:	695a      	ldr	r2, [r3, #20]
 8007710:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007712:	69db      	ldr	r3, [r3, #28]
 8007714:	441a      	add	r2, r3
 8007716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007718:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800771a:	2100      	movs	r1, #0
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f006 ff81 	bl	800e624 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	881b      	ldrh	r3, [r3, #0]
 8007728:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800772a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800772c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007730:	2b00      	cmp	r3, #0
 8007732:	f040 8242 	bne.w	8007bba <PCD_EP_ISR_Handler+0x672>
 8007736:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007738:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800773c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007740:	f000 823b 	beq.w	8007bba <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	881b      	ldrh	r3, [r3, #0]
 800774a:	b29b      	uxth	r3, r3
 800774c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007750:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007754:	81bb      	strh	r3, [r7, #12]
 8007756:	89bb      	ldrh	r3, [r7, #12]
 8007758:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800775c:	81bb      	strh	r3, [r7, #12]
 800775e:	89bb      	ldrh	r3, [r7, #12]
 8007760:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007764:	81bb      	strh	r3, [r7, #12]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	89bb      	ldrh	r3, [r7, #12]
 800776c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007774:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800777c:	b29b      	uxth	r3, r3
 800777e:	8013      	strh	r3, [r2, #0]
 8007780:	e21b      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	461a      	mov	r2, r3
 8007788:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	4413      	add	r3, r2
 8007790:	881b      	ldrh	r3, [r3, #0]
 8007792:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007794:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8007798:	2b00      	cmp	r3, #0
 800779a:	f280 80f1 	bge.w	8007980 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	461a      	mov	r2, r3
 80077a4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80077a8:	009b      	lsls	r3, r3, #2
 80077aa:	4413      	add	r3, r2
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80077b4:	4013      	ands	r3, r2
 80077b6:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	461a      	mov	r2, r3
 80077be:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4413      	add	r3, r2
 80077c6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80077c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80077cc:	b292      	uxth	r2, r2
 80077ce:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80077d0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80077d4:	4613      	mov	r3, r2
 80077d6:	009b      	lsls	r3, r3, #2
 80077d8:	4413      	add	r3, r2
 80077da:	00db      	lsls	r3, r3, #3
 80077dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	4413      	add	r3, r2
 80077e4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80077e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077e8:	7b1b      	ldrb	r3, [r3, #12]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d123      	bne.n	8007836 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	461a      	mov	r2, r3
 80077fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	4413      	add	r3, r2
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	6812      	ldr	r2, [r2, #0]
 8007806:	4413      	add	r3, r2
 8007808:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800780c:	881b      	ldrh	r3, [r3, #0]
 800780e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007812:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8007816:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800781a:	2b00      	cmp	r3, #0
 800781c:	f000 808b 	beq.w	8007936 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6818      	ldr	r0, [r3, #0]
 8007824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007826:	6959      	ldr	r1, [r3, #20]
 8007828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800782a:	88da      	ldrh	r2, [r3, #6]
 800782c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007830:	f005 f868 	bl	800c904 <USB_ReadPMA>
 8007834:	e07f      	b.n	8007936 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007838:	78db      	ldrb	r3, [r3, #3]
 800783a:	2b02      	cmp	r3, #2
 800783c:	d109      	bne.n	8007852 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800783e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007840:	461a      	mov	r2, r3
 8007842:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f9c6 	bl	8007bd6 <HAL_PCD_EP_DB_Receive>
 800784a:	4603      	mov	r3, r0
 800784c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007850:	e071      	b.n	8007936 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	461a      	mov	r2, r3
 8007858:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800785a:	781b      	ldrb	r3, [r3, #0]
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	4413      	add	r3, r2
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	b29b      	uxth	r3, r3
 8007864:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007868:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800786c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	441a      	add	r2, r3
 800787c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800787e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007882:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800788a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800788e:	b29b      	uxth	r3, r3
 8007890:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	461a      	mov	r2, r3
 8007898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800789a:	781b      	ldrb	r3, [r3, #0]
 800789c:	009b      	lsls	r3, r3, #2
 800789e:	4413      	add	r3, r2
 80078a0:	881b      	ldrh	r3, [r3, #0]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d022      	beq.n	80078f2 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	461a      	mov	r2, r3
 80078b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	00db      	lsls	r3, r3, #3
 80078be:	4413      	add	r3, r2
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	6812      	ldr	r2, [r2, #0]
 80078c4:	4413      	add	r3, r2
 80078c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80078ca:	881b      	ldrh	r3, [r3, #0]
 80078cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80078d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d02c      	beq.n	8007936 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078e2:	6959      	ldr	r1, [r3, #20]
 80078e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078e6:	891a      	ldrh	r2, [r3, #8]
 80078e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80078ec:	f005 f80a 	bl	800c904 <USB_ReadPMA>
 80078f0:	e021      	b.n	8007936 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078fa:	b29b      	uxth	r3, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	00db      	lsls	r3, r3, #3
 8007904:	4413      	add	r3, r2
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	6812      	ldr	r2, [r2, #0]
 800790a:	4413      	add	r3, r2
 800790c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007916:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800791a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800791e:	2b00      	cmp	r3, #0
 8007920:	d009      	beq.n	8007936 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6818      	ldr	r0, [r3, #0]
 8007926:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007928:	6959      	ldr	r1, [r3, #20]
 800792a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800792c:	895a      	ldrh	r2, [r3, #10]
 800792e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007932:	f004 ffe7 	bl	800c904 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007936:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007938:	69da      	ldr	r2, [r3, #28]
 800793a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800793e:	441a      	add	r2, r3
 8007940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007942:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007946:	695a      	ldr	r2, [r3, #20]
 8007948:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800794c:	441a      	add	r2, r3
 800794e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007950:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8007952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d005      	beq.n	8007966 <PCD_EP_ISR_Handler+0x41e>
 800795a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800795e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	429a      	cmp	r2, r3
 8007964:	d206      	bcs.n	8007974 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8007966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	4619      	mov	r1, r3
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f006 fe59 	bl	800e624 <HAL_PCD_DataOutStageCallback>
 8007972:	e005      	b.n	8007980 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800797a:	4618      	mov	r0, r3
 800797c:	f004 f89b 	bl	800bab6 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8007980:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007986:	2b00      	cmp	r3, #0
 8007988:	f000 8117 	beq.w	8007bba <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800798c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007990:	4613      	mov	r3, r2
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	4413      	add	r3, r2
 8007996:	00db      	lsls	r3, r3, #3
 8007998:	3310      	adds	r3, #16
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	4413      	add	r3, r2
 800799e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	461a      	mov	r2, r3
 80079a6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	4413      	add	r3, r2
 80079ae:	881b      	ldrh	r3, [r3, #0]
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80079b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ba:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	461a      	mov	r2, r3
 80079c2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	441a      	add	r2, r3
 80079ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80079cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80079d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079da:	78db      	ldrb	r3, [r3, #3]
 80079dc:	2b01      	cmp	r3, #1
 80079de:	f040 80a1 	bne.w	8007b24 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80079e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079e4:	2200      	movs	r2, #0
 80079e6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80079e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079ea:	7b1b      	ldrb	r3, [r3, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	f000 8092 	beq.w	8007b16 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80079f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80079f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d046      	beq.n	8007a8a <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80079fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079fe:	785b      	ldrb	r3, [r3, #1]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d126      	bne.n	8007a52 <PCD_EP_ISR_Handler+0x50a>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	617b      	str	r3, [r7, #20]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	461a      	mov	r2, r3
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	4413      	add	r3, r2
 8007a1a:	617b      	str	r3, [r7, #20]
 8007a1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	00da      	lsls	r2, r3, #3
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	4413      	add	r3, r2
 8007a26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a2a:	613b      	str	r3, [r7, #16]
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	881b      	ldrh	r3, [r3, #0]
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	801a      	strh	r2, [r3, #0]
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	881b      	ldrh	r3, [r3, #0]
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	801a      	strh	r2, [r3, #0]
 8007a50:	e061      	b.n	8007b16 <PCD_EP_ISR_Handler+0x5ce>
 8007a52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a54:	785b      	ldrb	r3, [r3, #1]
 8007a56:	2b01      	cmp	r3, #1
 8007a58:	d15d      	bne.n	8007b16 <PCD_EP_ISR_Handler+0x5ce>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	61fb      	str	r3, [r7, #28]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	69fb      	ldr	r3, [r7, #28]
 8007a6e:	4413      	add	r3, r2
 8007a70:	61fb      	str	r3, [r7, #28]
 8007a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	00da      	lsls	r2, r3, #3
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	4413      	add	r3, r2
 8007a7c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a80:	61bb      	str	r3, [r7, #24]
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	2200      	movs	r2, #0
 8007a86:	801a      	strh	r2, [r3, #0]
 8007a88:	e045      	b.n	8007b16 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a92:	785b      	ldrb	r3, [r3, #1]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d126      	bne.n	8007ae6 <PCD_EP_ISR_Handler+0x59e>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aac:	4413      	add	r3, r2
 8007aae:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ab2:	781b      	ldrb	r3, [r3, #0]
 8007ab4:	00da      	lsls	r2, r3, #3
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab8:	4413      	add	r3, r2
 8007aba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007abe:	623b      	str	r3, [r7, #32]
 8007ac0:	6a3b      	ldr	r3, [r7, #32]
 8007ac2:	881b      	ldrh	r3, [r3, #0]
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007aca:	b29a      	uxth	r2, r3
 8007acc:	6a3b      	ldr	r3, [r7, #32]
 8007ace:	801a      	strh	r2, [r3, #0]
 8007ad0:	6a3b      	ldr	r3, [r7, #32]
 8007ad2:	881b      	ldrh	r3, [r3, #0]
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ada:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	6a3b      	ldr	r3, [r7, #32]
 8007ae2:	801a      	strh	r2, [r3, #0]
 8007ae4:	e017      	b.n	8007b16 <PCD_EP_ISR_Handler+0x5ce>
 8007ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d113      	bne.n	8007b16 <PCD_EP_ISR_Handler+0x5ce>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	461a      	mov	r2, r3
 8007afa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007afc:	4413      	add	r3, r2
 8007afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	00da      	lsls	r2, r3, #3
 8007b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b08:	4413      	add	r3, r2
 8007b0a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b12:	2200      	movs	r2, #0
 8007b14:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007b16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f006 fd9c 	bl	800e65a <HAL_PCD_DataInStageCallback>
 8007b22:	e04a      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007b24:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d13f      	bne.n	8007bae <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	461a      	mov	r2, r3
 8007b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	00db      	lsls	r3, r3, #3
 8007b40:	4413      	add	r3, r2
 8007b42:	687a      	ldr	r2, [r7, #4]
 8007b44:	6812      	ldr	r2, [r2, #0]
 8007b46:	4413      	add	r3, r2
 8007b48:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b52:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8007b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b56:	699a      	ldr	r2, [r3, #24]
 8007b58:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007b5a:	429a      	cmp	r2, r3
 8007b5c:	d906      	bls.n	8007b6c <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8007b5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b60:	699a      	ldr	r2, [r3, #24]
 8007b62:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007b64:	1ad2      	subs	r2, r2, r3
 8007b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b68:	619a      	str	r2, [r3, #24]
 8007b6a:	e002      	b.n	8007b72 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8007b6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b6e:	2200      	movs	r2, #0
 8007b70:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8007b72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d106      	bne.n	8007b88 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	4619      	mov	r1, r3
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f006 fd6a 	bl	800e65a <HAL_PCD_DataInStageCallback>
 8007b86:	e018      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8007b88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b8a:	695a      	ldr	r2, [r3, #20]
 8007b8c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007b8e:	441a      	add	r2, r3
 8007b90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b92:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8007b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b96:	69da      	ldr	r2, [r3, #28]
 8007b98:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007b9a:	441a      	add	r2, r3
 8007b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b9e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f003 ff85 	bl	800bab6 <USB_EPStartXfer>
 8007bac:	e005      	b.n	8007bba <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8007bae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 f917 	bl	8007de8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	b21b      	sxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	f6ff acc3 	blt.w	8007552 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3748      	adds	r7, #72	@ 0x48
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b088      	sub	sp, #32
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	60f8      	str	r0, [r7, #12]
 8007bde:	60b9      	str	r1, [r7, #8]
 8007be0:	4613      	mov	r3, r2
 8007be2:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007be4:	88fb      	ldrh	r3, [r7, #6]
 8007be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d07c      	beq.n	8007ce8 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	00db      	lsls	r3, r3, #3
 8007c00:	4413      	add	r3, r2
 8007c02:	68fa      	ldr	r2, [r7, #12]
 8007c04:	6812      	ldr	r2, [r2, #0]
 8007c06:	4413      	add	r3, r2
 8007c08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c0c:	881b      	ldrh	r3, [r3, #0]
 8007c0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c12:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	699a      	ldr	r2, [r3, #24]
 8007c18:	8b7b      	ldrh	r3, [r7, #26]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d306      	bcc.n	8007c2c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	699a      	ldr	r2, [r3, #24]
 8007c22:	8b7b      	ldrh	r3, [r7, #26]
 8007c24:	1ad2      	subs	r2, r2, r3
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	619a      	str	r2, [r3, #24]
 8007c2a:	e002      	b.n	8007c32 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d123      	bne.n	8007c82 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	009b      	lsls	r3, r3, #2
 8007c46:	4413      	add	r3, r2
 8007c48:	881b      	ldrh	r3, [r3, #0]
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c54:	833b      	strh	r3, [r7, #24]
 8007c56:	8b3b      	ldrh	r3, [r7, #24]
 8007c58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007c5c:	833b      	strh	r3, [r7, #24]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	781b      	ldrb	r3, [r3, #0]
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	441a      	add	r2, r3
 8007c6c:	8b3b      	ldrh	r3, [r7, #24]
 8007c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007c82:	88fb      	ldrh	r3, [r7, #6]
 8007c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d01f      	beq.n	8007ccc <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	461a      	mov	r2, r3
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	781b      	ldrb	r3, [r3, #0]
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	4413      	add	r3, r2
 8007c9a:	881b      	ldrh	r3, [r3, #0]
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ca6:	82fb      	strh	r3, [r7, #22]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	441a      	add	r2, r3
 8007cb6:	8afb      	ldrh	r3, [r7, #22]
 8007cb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cbc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cc0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cc4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007cc8:	b29b      	uxth	r3, r3
 8007cca:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007ccc:	8b7b      	ldrh	r3, [r7, #26]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	f000 8085 	beq.w	8007dde <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6818      	ldr	r0, [r3, #0]
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	6959      	ldr	r1, [r3, #20]
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	891a      	ldrh	r2, [r3, #8]
 8007ce0:	8b7b      	ldrh	r3, [r7, #26]
 8007ce2:	f004 fe0f 	bl	800c904 <USB_ReadPMA>
 8007ce6:	e07a      	b.n	8007dde <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	00db      	lsls	r3, r3, #3
 8007cfa:	4413      	add	r3, r2
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	6812      	ldr	r2, [r2, #0]
 8007d00:	4413      	add	r3, r2
 8007d02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d0c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	699a      	ldr	r2, [r3, #24]
 8007d12:	8b7b      	ldrh	r3, [r7, #26]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d306      	bcc.n	8007d26 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	699a      	ldr	r2, [r3, #24]
 8007d1c:	8b7b      	ldrh	r3, [r7, #26]
 8007d1e:	1ad2      	subs	r2, r2, r3
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	619a      	str	r2, [r3, #24]
 8007d24:	e002      	b.n	8007d2c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d123      	bne.n	8007d7c <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	461a      	mov	r2, r3
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	881b      	ldrh	r3, [r3, #0]
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d4e:	83fb      	strh	r3, [r7, #30]
 8007d50:	8bfb      	ldrh	r3, [r7, #30]
 8007d52:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d56:	83fb      	strh	r3, [r7, #30]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	781b      	ldrb	r3, [r3, #0]
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	441a      	add	r2, r3
 8007d66:	8bfb      	ldrh	r3, [r7, #30]
 8007d68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007d7c:	88fb      	ldrh	r3, [r7, #6]
 8007d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d11f      	bne.n	8007dc6 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	781b      	ldrb	r3, [r3, #0]
 8007d90:	009b      	lsls	r3, r3, #2
 8007d92:	4413      	add	r3, r2
 8007d94:	881b      	ldrh	r3, [r3, #0]
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da0:	83bb      	strh	r3, [r7, #28]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	461a      	mov	r2, r3
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	009b      	lsls	r3, r3, #2
 8007dae:	441a      	add	r2, r3
 8007db0:	8bbb      	ldrh	r3, [r7, #28]
 8007db2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007db6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dbe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007dc2:	b29b      	uxth	r3, r3
 8007dc4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007dc6:	8b7b      	ldrh	r3, [r7, #26]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d008      	beq.n	8007dde <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6818      	ldr	r0, [r3, #0]
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	6959      	ldr	r1, [r3, #20]
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	895a      	ldrh	r2, [r3, #10]
 8007dd8:	8b7b      	ldrh	r3, [r7, #26]
 8007dda:	f004 fd93 	bl	800c904 <USB_ReadPMA>
    }
  }

  return count;
 8007dde:	8b7b      	ldrh	r3, [r7, #26]
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3720      	adds	r7, #32
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b0a6      	sub	sp, #152	@ 0x98
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	4613      	mov	r3, r2
 8007df4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007df6:	88fb      	ldrh	r3, [r7, #6]
 8007df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	f000 81f7 	beq.w	80081f0 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	00db      	lsls	r3, r3, #3
 8007e14:	4413      	add	r3, r2
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	6812      	ldr	r2, [r2, #0]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e20:	881b      	ldrh	r3, [r3, #0]
 8007e22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e26:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	699a      	ldr	r2, [r3, #24]
 8007e2e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d907      	bls.n	8007e46 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	699a      	ldr	r2, [r3, #24]
 8007e3a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007e3e:	1ad2      	subs	r2, r2, r3
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	619a      	str	r2, [r3, #24]
 8007e44:	e002      	b.n	8007e4c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f040 80e1 	bne.w	8008018 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	785b      	ldrb	r3, [r3, #1]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d126      	bne.n	8007eac <HAL_PCD_EP_DB_Transmit+0xc4>
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	461a      	mov	r2, r3
 8007e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e72:	4413      	add	r3, r2
 8007e74:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	00da      	lsls	r2, r3, #3
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	4413      	add	r3, r2
 8007e80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e88:	881b      	ldrh	r3, [r3, #0]
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e90:	b29a      	uxth	r2, r3
 8007e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e94:	801a      	strh	r2, [r3, #0]
 8007e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ea4:	b29a      	uxth	r2, r3
 8007ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ea8:	801a      	strh	r2, [r3, #0]
 8007eaa:	e01a      	b.n	8007ee2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	785b      	ldrb	r3, [r3, #1]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d116      	bne.n	8007ee2 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec8:	4413      	add	r3, r2
 8007eca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	00da      	lsls	r2, r3, #3
 8007ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed4:	4413      	add	r3, r2
 8007ed6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007eda:	637b      	str	r3, [r7, #52]	@ 0x34
 8007edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ede:	2200      	movs	r2, #0
 8007ee0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	785b      	ldrb	r3, [r3, #1]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d126      	bne.n	8007f3e <HAL_PCD_EP_DB_Transmit+0x156>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	623b      	str	r3, [r7, #32]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007efe:	b29b      	uxth	r3, r3
 8007f00:	461a      	mov	r2, r3
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	4413      	add	r3, r2
 8007f06:	623b      	str	r3, [r7, #32]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	781b      	ldrb	r3, [r3, #0]
 8007f0c:	00da      	lsls	r2, r3, #3
 8007f0e:	6a3b      	ldr	r3, [r7, #32]
 8007f10:	4413      	add	r3, r2
 8007f12:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f16:	61fb      	str	r3, [r7, #28]
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	881b      	ldrh	r3, [r3, #0]
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	801a      	strh	r2, [r3, #0]
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	881b      	ldrh	r3, [r3, #0]
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	801a      	strh	r2, [r3, #0]
 8007f3c:	e017      	b.n	8007f6e <HAL_PCD_EP_DB_Transmit+0x186>
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	785b      	ldrb	r3, [r3, #1]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d113      	bne.n	8007f6e <HAL_PCD_EP_DB_Transmit+0x186>
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f4e:	b29b      	uxth	r3, r3
 8007f50:	461a      	mov	r2, r3
 8007f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f54:	4413      	add	r3, r2
 8007f56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	00da      	lsls	r2, r3, #3
 8007f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f60:	4413      	add	r3, r2
 8007f62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	78db      	ldrb	r3, [r3, #3]
 8007f72:	2b02      	cmp	r3, #2
 8007f74:	d123      	bne.n	8007fbe <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	4413      	add	r3, r2
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f90:	837b      	strh	r3, [r7, #26]
 8007f92:	8b7b      	ldrh	r3, [r7, #26]
 8007f94:	f083 0320 	eor.w	r3, r3, #32
 8007f98:	837b      	strh	r3, [r7, #26]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	441a      	add	r2, r3
 8007fa8:	8b7b      	ldrh	r3, [r7, #26]
 8007faa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	781b      	ldrb	r3, [r3, #0]
 8007fc2:	4619      	mov	r1, r3
 8007fc4:	68f8      	ldr	r0, [r7, #12]
 8007fc6:	f006 fb48 	bl	800e65a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007fca:	88fb      	ldrh	r3, [r7, #6]
 8007fcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d01f      	beq.n	8008014 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	461a      	mov	r2, r3
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	4413      	add	r3, r2
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fee:	833b      	strh	r3, [r7, #24]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	441a      	add	r2, r3
 8007ffe:	8b3b      	ldrh	r3, [r7, #24]
 8008000:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008004:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008008:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800800c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008010:	b29b      	uxth	r3, r3
 8008012:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8008014:	2300      	movs	r3, #0
 8008016:	e31f      	b.n	8008658 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008018:	88fb      	ldrh	r3, [r7, #6]
 800801a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800801e:	2b00      	cmp	r3, #0
 8008020:	d021      	beq.n	8008066 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	461a      	mov	r2, r3
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	781b      	ldrb	r3, [r3, #0]
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	4413      	add	r3, r2
 8008030:	881b      	ldrh	r3, [r3, #0]
 8008032:	b29b      	uxth	r3, r3
 8008034:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008038:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800803c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	461a      	mov	r2, r3
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	441a      	add	r2, r3
 800804e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800805a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800805e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008062:	b29b      	uxth	r3, r3
 8008064:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800806c:	2b01      	cmp	r3, #1
 800806e:	f040 82ca 	bne.w	8008606 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	695a      	ldr	r2, [r3, #20]
 8008076:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800807a:	441a      	add	r2, r3
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	69da      	ldr	r2, [r3, #28]
 8008084:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008088:	441a      	add	r2, r3
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	6a1a      	ldr	r2, [r3, #32]
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	691b      	ldr	r3, [r3, #16]
 8008096:	429a      	cmp	r2, r3
 8008098:	d309      	bcc.n	80080ae <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	6a1a      	ldr	r2, [r3, #32]
 80080a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80080a6:	1ad2      	subs	r2, r2, r3
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	621a      	str	r2, [r3, #32]
 80080ac:	e015      	b.n	80080da <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	6a1b      	ldr	r3, [r3, #32]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d107      	bne.n	80080c6 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80080b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80080ba:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	2200      	movs	r2, #0
 80080c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80080c4:	e009      	b.n	80080da <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	2200      	movs	r2, #0
 80080d8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	785b      	ldrb	r3, [r3, #1]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d15f      	bne.n	80081a2 <HAL_PCD_EP_DB_Transmit+0x3ba>
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	461a      	mov	r2, r3
 80080f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080f6:	4413      	add	r3, r2
 80080f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	00da      	lsls	r2, r3, #3
 8008100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008102:	4413      	add	r3, r2
 8008104:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800810a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800810c:	881b      	ldrh	r3, [r3, #0]
 800810e:	b29b      	uxth	r3, r3
 8008110:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008114:	b29a      	uxth	r2, r3
 8008116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008118:	801a      	strh	r2, [r3, #0]
 800811a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10a      	bne.n	8008136 <HAL_PCD_EP_DB_Transmit+0x34e>
 8008120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008122:	881b      	ldrh	r3, [r3, #0]
 8008124:	b29b      	uxth	r3, r3
 8008126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800812a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800812e:	b29a      	uxth	r2, r3
 8008130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008132:	801a      	strh	r2, [r3, #0]
 8008134:	e051      	b.n	80081da <HAL_PCD_EP_DB_Transmit+0x3f2>
 8008136:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008138:	2b3e      	cmp	r3, #62	@ 0x3e
 800813a:	d816      	bhi.n	800816a <HAL_PCD_EP_DB_Transmit+0x382>
 800813c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800813e:	085b      	lsrs	r3, r3, #1
 8008140:	653b      	str	r3, [r7, #80]	@ 0x50
 8008142:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008144:	f003 0301 	and.w	r3, r3, #1
 8008148:	2b00      	cmp	r3, #0
 800814a:	d002      	beq.n	8008152 <HAL_PCD_EP_DB_Transmit+0x36a>
 800814c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800814e:	3301      	adds	r3, #1
 8008150:	653b      	str	r3, [r7, #80]	@ 0x50
 8008152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008154:	881b      	ldrh	r3, [r3, #0]
 8008156:	b29a      	uxth	r2, r3
 8008158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800815a:	b29b      	uxth	r3, r3
 800815c:	029b      	lsls	r3, r3, #10
 800815e:	b29b      	uxth	r3, r3
 8008160:	4313      	orrs	r3, r2
 8008162:	b29a      	uxth	r2, r3
 8008164:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008166:	801a      	strh	r2, [r3, #0]
 8008168:	e037      	b.n	80081da <HAL_PCD_EP_DB_Transmit+0x3f2>
 800816a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800816c:	095b      	lsrs	r3, r3, #5
 800816e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008170:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008172:	f003 031f 	and.w	r3, r3, #31
 8008176:	2b00      	cmp	r3, #0
 8008178:	d102      	bne.n	8008180 <HAL_PCD_EP_DB_Transmit+0x398>
 800817a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800817c:	3b01      	subs	r3, #1
 800817e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008180:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008182:	881b      	ldrh	r3, [r3, #0]
 8008184:	b29a      	uxth	r2, r3
 8008186:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008188:	b29b      	uxth	r3, r3
 800818a:	029b      	lsls	r3, r3, #10
 800818c:	b29b      	uxth	r3, r3
 800818e:	4313      	orrs	r3, r2
 8008190:	b29b      	uxth	r3, r3
 8008192:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008196:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800819a:	b29a      	uxth	r2, r3
 800819c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800819e:	801a      	strh	r2, [r3, #0]
 80081a0:	e01b      	b.n	80081da <HAL_PCD_EP_DB_Transmit+0x3f2>
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	785b      	ldrb	r3, [r3, #1]
 80081a6:	2b01      	cmp	r3, #1
 80081a8:	d117      	bne.n	80081da <HAL_PCD_EP_DB_Transmit+0x3f2>
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	461a      	mov	r2, r3
 80081bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081be:	4413      	add	r3, r2
 80081c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	00da      	lsls	r2, r3, #3
 80081c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ca:	4413      	add	r3, r2
 80081cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80081d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081d8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6818      	ldr	r0, [r3, #0]
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	6959      	ldr	r1, [r3, #20]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	891a      	ldrh	r2, [r3, #8]
 80081e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	f004 fb48 	bl	800c87e <USB_WritePMA>
 80081ee:	e20a      	b.n	8008606 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	461a      	mov	r2, r3
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	00db      	lsls	r3, r3, #3
 8008202:	4413      	add	r3, r2
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	6812      	ldr	r2, [r2, #0]
 8008208:	4413      	add	r3, r2
 800820a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800820e:	881b      	ldrh	r3, [r3, #0]
 8008210:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008214:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	699a      	ldr	r2, [r3, #24]
 800821c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008220:	429a      	cmp	r2, r3
 8008222:	d307      	bcc.n	8008234 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	699a      	ldr	r2, [r3, #24]
 8008228:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800822c:	1ad2      	subs	r2, r2, r3
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	619a      	str	r2, [r3, #24]
 8008232:	e002      	b.n	800823a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	2200      	movs	r2, #0
 8008238:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	699b      	ldr	r3, [r3, #24]
 800823e:	2b00      	cmp	r3, #0
 8008240:	f040 80f6 	bne.w	8008430 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	785b      	ldrb	r3, [r3, #1]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d126      	bne.n	800829a <HAL_PCD_EP_DB_Transmit+0x4b2>
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	677b      	str	r3, [r7, #116]	@ 0x74
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800825a:	b29b      	uxth	r3, r3
 800825c:	461a      	mov	r2, r3
 800825e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008260:	4413      	add	r3, r2
 8008262:	677b      	str	r3, [r7, #116]	@ 0x74
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	00da      	lsls	r2, r3, #3
 800826a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800826c:	4413      	add	r3, r2
 800826e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008272:	673b      	str	r3, [r7, #112]	@ 0x70
 8008274:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008276:	881b      	ldrh	r3, [r3, #0]
 8008278:	b29b      	uxth	r3, r3
 800827a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800827e:	b29a      	uxth	r2, r3
 8008280:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008282:	801a      	strh	r2, [r3, #0]
 8008284:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008286:	881b      	ldrh	r3, [r3, #0]
 8008288:	b29b      	uxth	r3, r3
 800828a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800828e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008292:	b29a      	uxth	r2, r3
 8008294:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008296:	801a      	strh	r2, [r3, #0]
 8008298:	e01a      	b.n	80082d0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	785b      	ldrb	r3, [r3, #1]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d116      	bne.n	80082d0 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	461a      	mov	r2, r3
 80082b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80082b6:	4413      	add	r3, r2
 80082b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	00da      	lsls	r2, r3, #3
 80082c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80082c2:	4413      	add	r3, r2
 80082c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80082c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80082ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082cc:	2200      	movs	r2, #0
 80082ce:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	785b      	ldrb	r3, [r3, #1]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d12f      	bne.n	8008340 <HAL_PCD_EP_DB_Transmit+0x558>
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	461a      	mov	r2, r3
 80082f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80082f8:	4413      	add	r3, r2
 80082fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	781b      	ldrb	r3, [r3, #0]
 8008302:	00da      	lsls	r2, r3, #3
 8008304:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008308:	4413      	add	r3, r2
 800830a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800830e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008312:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008316:	881b      	ldrh	r3, [r3, #0]
 8008318:	b29b      	uxth	r3, r3
 800831a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800831e:	b29a      	uxth	r2, r3
 8008320:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008324:	801a      	strh	r2, [r3, #0]
 8008326:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800832a:	881b      	ldrh	r3, [r3, #0]
 800832c:	b29b      	uxth	r3, r3
 800832e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008332:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008336:	b29a      	uxth	r2, r3
 8008338:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800833c:	801a      	strh	r2, [r3, #0]
 800833e:	e01c      	b.n	800837a <HAL_PCD_EP_DB_Transmit+0x592>
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	785b      	ldrb	r3, [r3, #1]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d118      	bne.n	800837a <HAL_PCD_EP_DB_Transmit+0x592>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008350:	b29b      	uxth	r3, r3
 8008352:	461a      	mov	r2, r3
 8008354:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008358:	4413      	add	r3, r2
 800835a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	00da      	lsls	r2, r3, #3
 8008364:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008368:	4413      	add	r3, r2
 800836a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800836e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008372:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008376:	2200      	movs	r2, #0
 8008378:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	78db      	ldrb	r3, [r3, #3]
 800837e:	2b02      	cmp	r3, #2
 8008380:	d127      	bne.n	80083d2 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	009b      	lsls	r3, r3, #2
 800838e:	4413      	add	r3, r2
 8008390:	881b      	ldrh	r3, [r3, #0]
 8008392:	b29b      	uxth	r3, r3
 8008394:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800839c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80083a0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80083a4:	f083 0320 	eor.w	r3, r3, #32
 80083a8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	461a      	mov	r2, r3
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	441a      	add	r2, r3
 80083ba:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80083be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	4619      	mov	r1, r3
 80083d8:	68f8      	ldr	r0, [r7, #12]
 80083da:	f006 f93e 	bl	800e65a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80083de:	88fb      	ldrh	r3, [r7, #6]
 80083e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d121      	bne.n	800842c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	461a      	mov	r2, r3
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	881b      	ldrh	r3, [r3, #0]
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008402:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	461a      	mov	r2, r3
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	441a      	add	r2, r3
 8008414:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8008418:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800841c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008420:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008428:	b29b      	uxth	r3, r3
 800842a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800842c:	2300      	movs	r3, #0
 800842e:	e113      	b.n	8008658 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008430:	88fb      	ldrh	r3, [r7, #6]
 8008432:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d121      	bne.n	800847e <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	461a      	mov	r2, r3
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	781b      	ldrb	r3, [r3, #0]
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	881b      	ldrh	r3, [r3, #0]
 800844a:	b29b      	uxth	r3, r3
 800844c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008450:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008454:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	461a      	mov	r2, r3
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	781b      	ldrb	r3, [r3, #0]
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	441a      	add	r2, r3
 8008466:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800846a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800846e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008472:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800847a:	b29b      	uxth	r3, r3
 800847c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008484:	2b01      	cmp	r3, #1
 8008486:	f040 80be 	bne.w	8008606 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	695a      	ldr	r2, [r3, #20]
 800848e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008492:	441a      	add	r2, r3
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	69da      	ldr	r2, [r3, #28]
 800849c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084a0:	441a      	add	r2, r3
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	6a1a      	ldr	r2, [r3, #32]
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	691b      	ldr	r3, [r3, #16]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d309      	bcc.n	80084c6 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	6a1a      	ldr	r2, [r3, #32]
 80084bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084be:	1ad2      	subs	r2, r2, r3
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	621a      	str	r2, [r3, #32]
 80084c4:	e015      	b.n	80084f2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	6a1b      	ldr	r3, [r3, #32]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d107      	bne.n	80084de <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80084ce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80084d2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80084dc:	e009      	b.n	80084f2 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	6a1b      	ldr	r3, [r3, #32]
 80084e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	2200      	movs	r2, #0
 80084e8:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	785b      	ldrb	r3, [r3, #1]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d15f      	bne.n	80085c0 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800850e:	b29b      	uxth	r3, r3
 8008510:	461a      	mov	r2, r3
 8008512:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008514:	4413      	add	r3, r2
 8008516:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	00da      	lsls	r2, r3, #3
 800851e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008520:	4413      	add	r3, r2
 8008522:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008526:	667b      	str	r3, [r7, #100]	@ 0x64
 8008528:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800852a:	881b      	ldrh	r3, [r3, #0]
 800852c:	b29b      	uxth	r3, r3
 800852e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008532:	b29a      	uxth	r2, r3
 8008534:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008536:	801a      	strh	r2, [r3, #0]
 8008538:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800853a:	2b00      	cmp	r3, #0
 800853c:	d10a      	bne.n	8008554 <HAL_PCD_EP_DB_Transmit+0x76c>
 800853e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008540:	881b      	ldrh	r3, [r3, #0]
 8008542:	b29b      	uxth	r3, r3
 8008544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800854c:	b29a      	uxth	r2, r3
 800854e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008550:	801a      	strh	r2, [r3, #0]
 8008552:	e04e      	b.n	80085f2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008554:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008556:	2b3e      	cmp	r3, #62	@ 0x3e
 8008558:	d816      	bhi.n	8008588 <HAL_PCD_EP_DB_Transmit+0x7a0>
 800855a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800855c:	085b      	lsrs	r3, r3, #1
 800855e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008560:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008562:	f003 0301 	and.w	r3, r3, #1
 8008566:	2b00      	cmp	r3, #0
 8008568:	d002      	beq.n	8008570 <HAL_PCD_EP_DB_Transmit+0x788>
 800856a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800856c:	3301      	adds	r3, #1
 800856e:	663b      	str	r3, [r7, #96]	@ 0x60
 8008570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008572:	881b      	ldrh	r3, [r3, #0]
 8008574:	b29a      	uxth	r2, r3
 8008576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008578:	b29b      	uxth	r3, r3
 800857a:	029b      	lsls	r3, r3, #10
 800857c:	b29b      	uxth	r3, r3
 800857e:	4313      	orrs	r3, r2
 8008580:	b29a      	uxth	r2, r3
 8008582:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008584:	801a      	strh	r2, [r3, #0]
 8008586:	e034      	b.n	80085f2 <HAL_PCD_EP_DB_Transmit+0x80a>
 8008588:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800858a:	095b      	lsrs	r3, r3, #5
 800858c:	663b      	str	r3, [r7, #96]	@ 0x60
 800858e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008590:	f003 031f 	and.w	r3, r3, #31
 8008594:	2b00      	cmp	r3, #0
 8008596:	d102      	bne.n	800859e <HAL_PCD_EP_DB_Transmit+0x7b6>
 8008598:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800859a:	3b01      	subs	r3, #1
 800859c:	663b      	str	r3, [r7, #96]	@ 0x60
 800859e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085a0:	881b      	ldrh	r3, [r3, #0]
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	029b      	lsls	r3, r3, #10
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	4313      	orrs	r3, r2
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80085b8:	b29a      	uxth	r2, r3
 80085ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085bc:	801a      	strh	r2, [r3, #0]
 80085be:	e018      	b.n	80085f2 <HAL_PCD_EP_DB_Transmit+0x80a>
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	785b      	ldrb	r3, [r3, #1]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d114      	bne.n	80085f2 <HAL_PCD_EP_DB_Transmit+0x80a>
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	461a      	mov	r2, r3
 80085d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085d6:	4413      	add	r3, r2
 80085d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	00da      	lsls	r2, r3, #3
 80085e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085e2:	4413      	add	r3, r2
 80085e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80085ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085ec:	b29a      	uxth	r2, r3
 80085ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085f0:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6818      	ldr	r0, [r3, #0]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	6959      	ldr	r1, [r3, #20]
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	895a      	ldrh	r2, [r3, #10]
 80085fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008600:	b29b      	uxth	r3, r3
 8008602:	f004 f93c 	bl	800c87e <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	4413      	add	r3, r2
 8008614:	881b      	ldrh	r3, [r3, #0]
 8008616:	b29b      	uxth	r3, r3
 8008618:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800861c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008620:	82fb      	strh	r3, [r7, #22]
 8008622:	8afb      	ldrh	r3, [r7, #22]
 8008624:	f083 0310 	eor.w	r3, r3, #16
 8008628:	82fb      	strh	r3, [r7, #22]
 800862a:	8afb      	ldrh	r3, [r7, #22]
 800862c:	f083 0320 	eor.w	r3, r3, #32
 8008630:	82fb      	strh	r3, [r7, #22]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	461a      	mov	r2, r3
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	781b      	ldrb	r3, [r3, #0]
 800863c:	009b      	lsls	r3, r3, #2
 800863e:	441a      	add	r2, r3
 8008640:	8afb      	ldrh	r3, [r7, #22]
 8008642:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008646:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800864a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800864e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008652:	b29b      	uxth	r3, r3
 8008654:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3798      	adds	r7, #152	@ 0x98
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}

08008660 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008660:	b480      	push	{r7}
 8008662:	b087      	sub	sp, #28
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	607b      	str	r3, [r7, #4]
 800866a:	460b      	mov	r3, r1
 800866c:	817b      	strh	r3, [r7, #10]
 800866e:	4613      	mov	r3, r2
 8008670:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008672:	897b      	ldrh	r3, [r7, #10]
 8008674:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008678:	b29b      	uxth	r3, r3
 800867a:	2b00      	cmp	r3, #0
 800867c:	d00b      	beq.n	8008696 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800867e:	897b      	ldrh	r3, [r7, #10]
 8008680:	f003 0207 	and.w	r2, r3, #7
 8008684:	4613      	mov	r3, r2
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	00db      	lsls	r3, r3, #3
 800868c:	3310      	adds	r3, #16
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	4413      	add	r3, r2
 8008692:	617b      	str	r3, [r7, #20]
 8008694:	e009      	b.n	80086aa <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008696:	897a      	ldrh	r2, [r7, #10]
 8008698:	4613      	mov	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	4413      	add	r3, r2
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4413      	add	r3, r2
 80086a8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80086aa:	893b      	ldrh	r3, [r7, #8]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d107      	bne.n	80086c0 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2200      	movs	r2, #0
 80086b4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	80da      	strh	r2, [r3, #6]
 80086be:	e00b      	b.n	80086d8 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	2201      	movs	r2, #1
 80086c4:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	b29a      	uxth	r2, r3
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	0c1b      	lsrs	r3, r3, #16
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	371c      	adds	r7, #28
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80086e6:	b480      	push	{r7}
 80086e8:	b085      	sub	sp, #20
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2201      	movs	r2, #1
 80086f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800870a:	b29b      	uxth	r3, r3
 800870c:	f043 0301 	orr.w	r3, r3, #1
 8008710:	b29a      	uxth	r2, r3
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800871e:	b29b      	uxth	r3, r3
 8008720:	f043 0302 	orr.w	r3, r3, #2
 8008724:	b29a      	uxth	r2, r3
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800872c:	2300      	movs	r3, #0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3714      	adds	r7, #20
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr
	...

0800873c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800873c:	b480      	push	{r7}
 800873e:	b085      	sub	sp, #20
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d141      	bne.n	80087ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800874a:	4b4b      	ldr	r3, [pc, #300]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008752:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008756:	d131      	bne.n	80087bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008758:	4b47      	ldr	r3, [pc, #284]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800875a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800875e:	4a46      	ldr	r2, [pc, #280]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008764:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008768:	4b43      	ldr	r3, [pc, #268]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008770:	4a41      	ldr	r2, [pc, #260]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008772:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008776:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008778:	4b40      	ldr	r3, [pc, #256]	@ (800887c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2232      	movs	r2, #50	@ 0x32
 800877e:	fb02 f303 	mul.w	r3, r2, r3
 8008782:	4a3f      	ldr	r2, [pc, #252]	@ (8008880 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008784:	fba2 2303 	umull	r2, r3, r2, r3
 8008788:	0c9b      	lsrs	r3, r3, #18
 800878a:	3301      	adds	r3, #1
 800878c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800878e:	e002      	b.n	8008796 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	3b01      	subs	r3, #1
 8008794:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008796:	4b38      	ldr	r3, [pc, #224]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008798:	695b      	ldr	r3, [r3, #20]
 800879a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800879e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087a2:	d102      	bne.n	80087aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1f2      	bne.n	8008790 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80087aa:	4b33      	ldr	r3, [pc, #204]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087ac:	695b      	ldr	r3, [r3, #20]
 80087ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087b6:	d158      	bne.n	800886a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80087b8:	2303      	movs	r3, #3
 80087ba:	e057      	b.n	800886c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087bc:	4b2e      	ldr	r3, [pc, #184]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087c2:	4a2d      	ldr	r2, [pc, #180]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80087cc:	e04d      	b.n	800886a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087d4:	d141      	bne.n	800885a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80087d6:	4b28      	ldr	r3, [pc, #160]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087e2:	d131      	bne.n	8008848 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087e4:	4b24      	ldr	r3, [pc, #144]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087ea:	4a23      	ldr	r2, [pc, #140]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087f4:	4b20      	ldr	r3, [pc, #128]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80087fc:	4a1e      	ldr	r2, [pc, #120]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008802:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008804:	4b1d      	ldr	r3, [pc, #116]	@ (800887c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	2232      	movs	r2, #50	@ 0x32
 800880a:	fb02 f303 	mul.w	r3, r2, r3
 800880e:	4a1c      	ldr	r2, [pc, #112]	@ (8008880 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008810:	fba2 2303 	umull	r2, r3, r2, r3
 8008814:	0c9b      	lsrs	r3, r3, #18
 8008816:	3301      	adds	r3, #1
 8008818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800881a:	e002      	b.n	8008822 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	3b01      	subs	r3, #1
 8008820:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008822:	4b15      	ldr	r3, [pc, #84]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008824:	695b      	ldr	r3, [r3, #20]
 8008826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800882a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800882e:	d102      	bne.n	8008836 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1f2      	bne.n	800881c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008836:	4b10      	ldr	r3, [pc, #64]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008838:	695b      	ldr	r3, [r3, #20]
 800883a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800883e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008842:	d112      	bne.n	800886a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008844:	2303      	movs	r3, #3
 8008846:	e011      	b.n	800886c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008848:	4b0b      	ldr	r3, [pc, #44]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800884a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800884e:	4a0a      	ldr	r2, [pc, #40]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008850:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008854:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008858:	e007      	b.n	800886a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800885a:	4b07      	ldr	r3, [pc, #28]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008862:	4a05      	ldr	r2, [pc, #20]	@ (8008878 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008864:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008868:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	3714      	adds	r7, #20
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr
 8008878:	40007000 	.word	0x40007000
 800887c:	20000000 	.word	0x20000000
 8008880:	431bde83 	.word	0x431bde83

08008884 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008884:	b480      	push	{r7}
 8008886:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008888:	4b05      	ldr	r3, [pc, #20]	@ (80088a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	4a04      	ldr	r2, [pc, #16]	@ (80088a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800888e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008892:	6093      	str	r3, [r2, #8]
}
 8008894:	bf00      	nop
 8008896:	46bd      	mov	sp, r7
 8008898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889c:	4770      	bx	lr
 800889e:	bf00      	nop
 80088a0:	40007000 	.word	0x40007000

080088a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b088      	sub	sp, #32
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d101      	bne.n	80088b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e2fe      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d075      	beq.n	80089ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088c2:	4b97      	ldr	r3, [pc, #604]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	f003 030c 	and.w	r3, r3, #12
 80088ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088cc:	4b94      	ldr	r3, [pc, #592]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	f003 0303 	and.w	r3, r3, #3
 80088d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	2b0c      	cmp	r3, #12
 80088da:	d102      	bne.n	80088e2 <HAL_RCC_OscConfig+0x3e>
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	2b03      	cmp	r3, #3
 80088e0:	d002      	beq.n	80088e8 <HAL_RCC_OscConfig+0x44>
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	2b08      	cmp	r3, #8
 80088e6:	d10b      	bne.n	8008900 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088e8:	4b8d      	ldr	r3, [pc, #564]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d05b      	beq.n	80089ac <HAL_RCC_OscConfig+0x108>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d157      	bne.n	80089ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088fc:	2301      	movs	r3, #1
 80088fe:	e2d9      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008908:	d106      	bne.n	8008918 <HAL_RCC_OscConfig+0x74>
 800890a:	4b85      	ldr	r3, [pc, #532]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a84      	ldr	r2, [pc, #528]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008914:	6013      	str	r3, [r2, #0]
 8008916:	e01d      	b.n	8008954 <HAL_RCC_OscConfig+0xb0>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008920:	d10c      	bne.n	800893c <HAL_RCC_OscConfig+0x98>
 8008922:	4b7f      	ldr	r3, [pc, #508]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a7e      	ldr	r2, [pc, #504]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008928:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800892c:	6013      	str	r3, [r2, #0]
 800892e:	4b7c      	ldr	r3, [pc, #496]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a7b      	ldr	r2, [pc, #492]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008934:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008938:	6013      	str	r3, [r2, #0]
 800893a:	e00b      	b.n	8008954 <HAL_RCC_OscConfig+0xb0>
 800893c:	4b78      	ldr	r3, [pc, #480]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a77      	ldr	r2, [pc, #476]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008942:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008946:	6013      	str	r3, [r2, #0]
 8008948:	4b75      	ldr	r3, [pc, #468]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a74      	ldr	r2, [pc, #464]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 800894e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008952:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	685b      	ldr	r3, [r3, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d013      	beq.n	8008984 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800895c:	f7fa fcf0 	bl	8003340 <HAL_GetTick>
 8008960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008962:	e008      	b.n	8008976 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008964:	f7fa fcec 	bl	8003340 <HAL_GetTick>
 8008968:	4602      	mov	r2, r0
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	1ad3      	subs	r3, r2, r3
 800896e:	2b64      	cmp	r3, #100	@ 0x64
 8008970:	d901      	bls.n	8008976 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	e29e      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008976:	4b6a      	ldr	r3, [pc, #424]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800897e:	2b00      	cmp	r3, #0
 8008980:	d0f0      	beq.n	8008964 <HAL_RCC_OscConfig+0xc0>
 8008982:	e014      	b.n	80089ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008984:	f7fa fcdc 	bl	8003340 <HAL_GetTick>
 8008988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800898a:	e008      	b.n	800899e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800898c:	f7fa fcd8 	bl	8003340 <HAL_GetTick>
 8008990:	4602      	mov	r2, r0
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	2b64      	cmp	r3, #100	@ 0x64
 8008998:	d901      	bls.n	800899e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800899a:	2303      	movs	r3, #3
 800899c:	e28a      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800899e:	4b60      	ldr	r3, [pc, #384]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1f0      	bne.n	800898c <HAL_RCC_OscConfig+0xe8>
 80089aa:	e000      	b.n	80089ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	f003 0302 	and.w	r3, r3, #2
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d075      	beq.n	8008aa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089ba:	4b59      	ldr	r3, [pc, #356]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	f003 030c 	and.w	r3, r3, #12
 80089c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089c4:	4b56      	ldr	r3, [pc, #344]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	f003 0303 	and.w	r3, r3, #3
 80089cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80089ce:	69bb      	ldr	r3, [r7, #24]
 80089d0:	2b0c      	cmp	r3, #12
 80089d2:	d102      	bne.n	80089da <HAL_RCC_OscConfig+0x136>
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d002      	beq.n	80089e0 <HAL_RCC_OscConfig+0x13c>
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	2b04      	cmp	r3, #4
 80089de:	d11f      	bne.n	8008a20 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80089e0:	4b4f      	ldr	r3, [pc, #316]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d005      	beq.n	80089f8 <HAL_RCC_OscConfig+0x154>
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	68db      	ldr	r3, [r3, #12]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d101      	bne.n	80089f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	e25d      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089f8:	4b49      	ldr	r3, [pc, #292]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 80089fa:	685b      	ldr	r3, [r3, #4]
 80089fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	061b      	lsls	r3, r3, #24
 8008a06:	4946      	ldr	r1, [pc, #280]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008a0c:	4b45      	ldr	r3, [pc, #276]	@ (8008b24 <HAL_RCC_OscConfig+0x280>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4618      	mov	r0, r3
 8008a12:	f7fa fc49 	bl	80032a8 <HAL_InitTick>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d043      	beq.n	8008aa4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	e249      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	68db      	ldr	r3, [r3, #12]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d023      	beq.n	8008a70 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a28:	4b3d      	ldr	r3, [pc, #244]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a3c      	ldr	r2, [pc, #240]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a34:	f7fa fc84 	bl	8003340 <HAL_GetTick>
 8008a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a3a:	e008      	b.n	8008a4e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a3c:	f7fa fc80 	bl	8003340 <HAL_GetTick>
 8008a40:	4602      	mov	r2, r0
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d901      	bls.n	8008a4e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	e232      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a4e:	4b34      	ldr	r3, [pc, #208]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d0f0      	beq.n	8008a3c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a5a:	4b31      	ldr	r3, [pc, #196]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a5c:	685b      	ldr	r3, [r3, #4]
 8008a5e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	061b      	lsls	r3, r3, #24
 8008a68:	492d      	ldr	r1, [pc, #180]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	604b      	str	r3, [r1, #4]
 8008a6e:	e01a      	b.n	8008aa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a70:	4b2b      	ldr	r3, [pc, #172]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a2a      	ldr	r2, [pc, #168]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a7c:	f7fa fc60 	bl	8003340 <HAL_GetTick>
 8008a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a82:	e008      	b.n	8008a96 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a84:	f7fa fc5c 	bl	8003340 <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d901      	bls.n	8008a96 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e20e      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a96:	4b22      	ldr	r3, [pc, #136]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d1f0      	bne.n	8008a84 <HAL_RCC_OscConfig+0x1e0>
 8008aa2:	e000      	b.n	8008aa6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008aa4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 0308 	and.w	r3, r3, #8
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d041      	beq.n	8008b36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d01c      	beq.n	8008af4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008aba:	4b19      	ldr	r3, [pc, #100]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ac0:	4a17      	ldr	r2, [pc, #92]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008ac2:	f043 0301 	orr.w	r3, r3, #1
 8008ac6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aca:	f7fa fc39 	bl	8003340 <HAL_GetTick>
 8008ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ad0:	e008      	b.n	8008ae4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ad2:	f7fa fc35 	bl	8003340 <HAL_GetTick>
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	2b02      	cmp	r3, #2
 8008ade:	d901      	bls.n	8008ae4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008ae0:	2303      	movs	r3, #3
 8008ae2:	e1e7      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008aea:	f003 0302 	and.w	r3, r3, #2
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0ef      	beq.n	8008ad2 <HAL_RCC_OscConfig+0x22e>
 8008af2:	e020      	b.n	8008b36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008af4:	4b0a      	ldr	r3, [pc, #40]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008afa:	4a09      	ldr	r2, [pc, #36]	@ (8008b20 <HAL_RCC_OscConfig+0x27c>)
 8008afc:	f023 0301 	bic.w	r3, r3, #1
 8008b00:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b04:	f7fa fc1c 	bl	8003340 <HAL_GetTick>
 8008b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008b0a:	e00d      	b.n	8008b28 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b0c:	f7fa fc18 	bl	8003340 <HAL_GetTick>
 8008b10:	4602      	mov	r2, r0
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	1ad3      	subs	r3, r2, r3
 8008b16:	2b02      	cmp	r3, #2
 8008b18:	d906      	bls.n	8008b28 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	e1ca      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
 8008b1e:	bf00      	nop
 8008b20:	40021000 	.word	0x40021000
 8008b24:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008b28:	4b8c      	ldr	r3, [pc, #560]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b2e:	f003 0302 	and.w	r3, r3, #2
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1ea      	bne.n	8008b0c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	f000 80a6 	beq.w	8008c90 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b44:	2300      	movs	r3, #0
 8008b46:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008b48:	4b84      	ldr	r3, [pc, #528]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d101      	bne.n	8008b58 <HAL_RCC_OscConfig+0x2b4>
 8008b54:	2301      	movs	r3, #1
 8008b56:	e000      	b.n	8008b5a <HAL_RCC_OscConfig+0x2b6>
 8008b58:	2300      	movs	r3, #0
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d00d      	beq.n	8008b7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b5e:	4b7f      	ldr	r3, [pc, #508]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b62:	4a7e      	ldr	r2, [pc, #504]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b6a:	4b7c      	ldr	r3, [pc, #496]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b72:	60fb      	str	r3, [r7, #12]
 8008b74:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008b76:	2301      	movs	r3, #1
 8008b78:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b7a:	4b79      	ldr	r3, [pc, #484]	@ (8008d60 <HAL_RCC_OscConfig+0x4bc>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d118      	bne.n	8008bb8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b86:	4b76      	ldr	r3, [pc, #472]	@ (8008d60 <HAL_RCC_OscConfig+0x4bc>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a75      	ldr	r2, [pc, #468]	@ (8008d60 <HAL_RCC_OscConfig+0x4bc>)
 8008b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b92:	f7fa fbd5 	bl	8003340 <HAL_GetTick>
 8008b96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b98:	e008      	b.n	8008bac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b9a:	f7fa fbd1 	bl	8003340 <HAL_GetTick>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	693b      	ldr	r3, [r7, #16]
 8008ba2:	1ad3      	subs	r3, r2, r3
 8008ba4:	2b02      	cmp	r3, #2
 8008ba6:	d901      	bls.n	8008bac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	e183      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008bac:	4b6c      	ldr	r3, [pc, #432]	@ (8008d60 <HAL_RCC_OscConfig+0x4bc>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d0f0      	beq.n	8008b9a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	689b      	ldr	r3, [r3, #8]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d108      	bne.n	8008bd2 <HAL_RCC_OscConfig+0x32e>
 8008bc0:	4b66      	ldr	r3, [pc, #408]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bc6:	4a65      	ldr	r2, [pc, #404]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bc8:	f043 0301 	orr.w	r3, r3, #1
 8008bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bd0:	e024      	b.n	8008c1c <HAL_RCC_OscConfig+0x378>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	689b      	ldr	r3, [r3, #8]
 8008bd6:	2b05      	cmp	r3, #5
 8008bd8:	d110      	bne.n	8008bfc <HAL_RCC_OscConfig+0x358>
 8008bda:	4b60      	ldr	r3, [pc, #384]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be0:	4a5e      	ldr	r2, [pc, #376]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008be2:	f043 0304 	orr.w	r3, r3, #4
 8008be6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bea:	4b5c      	ldr	r3, [pc, #368]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bf0:	4a5a      	ldr	r2, [pc, #360]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bf2:	f043 0301 	orr.w	r3, r3, #1
 8008bf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bfa:	e00f      	b.n	8008c1c <HAL_RCC_OscConfig+0x378>
 8008bfc:	4b57      	ldr	r3, [pc, #348]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c02:	4a56      	ldr	r2, [pc, #344]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c04:	f023 0301 	bic.w	r3, r3, #1
 8008c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008c0c:	4b53      	ldr	r3, [pc, #332]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c12:	4a52      	ldr	r2, [pc, #328]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c14:	f023 0304 	bic.w	r3, r3, #4
 8008c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d016      	beq.n	8008c52 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c24:	f7fa fb8c 	bl	8003340 <HAL_GetTick>
 8008c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c2a:	e00a      	b.n	8008c42 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c2c:	f7fa fb88 	bl	8003340 <HAL_GetTick>
 8008c30:	4602      	mov	r2, r0
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	1ad3      	subs	r3, r2, r3
 8008c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d901      	bls.n	8008c42 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008c3e:	2303      	movs	r3, #3
 8008c40:	e138      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c42:	4b46      	ldr	r3, [pc, #280]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c48:	f003 0302 	and.w	r3, r3, #2
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d0ed      	beq.n	8008c2c <HAL_RCC_OscConfig+0x388>
 8008c50:	e015      	b.n	8008c7e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c52:	f7fa fb75 	bl	8003340 <HAL_GetTick>
 8008c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c58:	e00a      	b.n	8008c70 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c5a:	f7fa fb71 	bl	8003340 <HAL_GetTick>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	1ad3      	subs	r3, r2, r3
 8008c64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d901      	bls.n	8008c70 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	e121      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c70:	4b3a      	ldr	r3, [pc, #232]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c76:	f003 0302 	and.w	r3, r3, #2
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1ed      	bne.n	8008c5a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c7e:	7ffb      	ldrb	r3, [r7, #31]
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d105      	bne.n	8008c90 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c84:	4b35      	ldr	r3, [pc, #212]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c88:	4a34      	ldr	r2, [pc, #208]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008c8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c8e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 0320 	and.w	r3, r3, #32
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d03c      	beq.n	8008d16 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	699b      	ldr	r3, [r3, #24]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d01c      	beq.n	8008cde <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008caa:	4a2c      	ldr	r2, [pc, #176]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008cac:	f043 0301 	orr.w	r3, r3, #1
 8008cb0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cb4:	f7fa fb44 	bl	8003340 <HAL_GetTick>
 8008cb8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008cba:	e008      	b.n	8008cce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cbc:	f7fa fb40 	bl	8003340 <HAL_GetTick>
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	1ad3      	subs	r3, r2, r3
 8008cc6:	2b02      	cmp	r3, #2
 8008cc8:	d901      	bls.n	8008cce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008cca:	2303      	movs	r3, #3
 8008ccc:	e0f2      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008cce:	4b23      	ldr	r3, [pc, #140]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cd4:	f003 0302 	and.w	r3, r3, #2
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d0ef      	beq.n	8008cbc <HAL_RCC_OscConfig+0x418>
 8008cdc:	e01b      	b.n	8008d16 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008cde:	4b1f      	ldr	r3, [pc, #124]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008ce0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008ce6:	f023 0301 	bic.w	r3, r3, #1
 8008cea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cee:	f7fa fb27 	bl	8003340 <HAL_GetTick>
 8008cf2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008cf4:	e008      	b.n	8008d08 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cf6:	f7fa fb23 	bl	8003340 <HAL_GetTick>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	1ad3      	subs	r3, r2, r3
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d901      	bls.n	8008d08 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e0d5      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008d08:	4b14      	ldr	r3, [pc, #80]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008d0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1ef      	bne.n	8008cf6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	69db      	ldr	r3, [r3, #28]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 80c9 	beq.w	8008eb2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d20:	4b0e      	ldr	r3, [pc, #56]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	f003 030c 	and.w	r3, r3, #12
 8008d28:	2b0c      	cmp	r3, #12
 8008d2a:	f000 8083 	beq.w	8008e34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	69db      	ldr	r3, [r3, #28]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	d15e      	bne.n	8008df4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d36:	4b09      	ldr	r3, [pc, #36]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a08      	ldr	r2, [pc, #32]	@ (8008d5c <HAL_RCC_OscConfig+0x4b8>)
 8008d3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d42:	f7fa fafd 	bl	8003340 <HAL_GetTick>
 8008d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d48:	e00c      	b.n	8008d64 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d4a:	f7fa faf9 	bl	8003340 <HAL_GetTick>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	693b      	ldr	r3, [r7, #16]
 8008d52:	1ad3      	subs	r3, r2, r3
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d905      	bls.n	8008d64 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	e0ab      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
 8008d5c:	40021000 	.word	0x40021000
 8008d60:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d64:	4b55      	ldr	r3, [pc, #340]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d1ec      	bne.n	8008d4a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d70:	4b52      	ldr	r3, [pc, #328]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008d72:	68da      	ldr	r2, [r3, #12]
 8008d74:	4b52      	ldr	r3, [pc, #328]	@ (8008ec0 <HAL_RCC_OscConfig+0x61c>)
 8008d76:	4013      	ands	r3, r2
 8008d78:	687a      	ldr	r2, [r7, #4]
 8008d7a:	6a11      	ldr	r1, [r2, #32]
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d80:	3a01      	subs	r2, #1
 8008d82:	0112      	lsls	r2, r2, #4
 8008d84:	4311      	orrs	r1, r2
 8008d86:	687a      	ldr	r2, [r7, #4]
 8008d88:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008d8a:	0212      	lsls	r2, r2, #8
 8008d8c:	4311      	orrs	r1, r2
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008d92:	0852      	lsrs	r2, r2, #1
 8008d94:	3a01      	subs	r2, #1
 8008d96:	0552      	lsls	r2, r2, #21
 8008d98:	4311      	orrs	r1, r2
 8008d9a:	687a      	ldr	r2, [r7, #4]
 8008d9c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008d9e:	0852      	lsrs	r2, r2, #1
 8008da0:	3a01      	subs	r2, #1
 8008da2:	0652      	lsls	r2, r2, #25
 8008da4:	4311      	orrs	r1, r2
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008daa:	06d2      	lsls	r2, r2, #27
 8008dac:	430a      	orrs	r2, r1
 8008dae:	4943      	ldr	r1, [pc, #268]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008db0:	4313      	orrs	r3, r2
 8008db2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008db4:	4b41      	ldr	r3, [pc, #260]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a40      	ldr	r2, [pc, #256]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008dba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008dbe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008dc2:	68db      	ldr	r3, [r3, #12]
 8008dc4:	4a3d      	ldr	r2, [pc, #244]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008dc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008dca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dcc:	f7fa fab8 	bl	8003340 <HAL_GetTick>
 8008dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dd2:	e008      	b.n	8008de6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dd4:	f7fa fab4 	bl	8003340 <HAL_GetTick>
 8008dd8:	4602      	mov	r2, r0
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	1ad3      	subs	r3, r2, r3
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d901      	bls.n	8008de6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008de2:	2303      	movs	r3, #3
 8008de4:	e066      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008de6:	4b35      	ldr	r3, [pc, #212]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d0f0      	beq.n	8008dd4 <HAL_RCC_OscConfig+0x530>
 8008df2:	e05e      	b.n	8008eb2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008df4:	4b31      	ldr	r3, [pc, #196]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4a30      	ldr	r2, [pc, #192]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008dfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e00:	f7fa fa9e 	bl	8003340 <HAL_GetTick>
 8008e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e06:	e008      	b.n	8008e1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e08:	f7fa fa9a 	bl	8003340 <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d901      	bls.n	8008e1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e04c      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e1a:	4b28      	ldr	r3, [pc, #160]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1f0      	bne.n	8008e08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008e26:	4b25      	ldr	r3, [pc, #148]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008e28:	68da      	ldr	r2, [r3, #12]
 8008e2a:	4924      	ldr	r1, [pc, #144]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008e2c:	4b25      	ldr	r3, [pc, #148]	@ (8008ec4 <HAL_RCC_OscConfig+0x620>)
 8008e2e:	4013      	ands	r3, r2
 8008e30:	60cb      	str	r3, [r1, #12]
 8008e32:	e03e      	b.n	8008eb2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	69db      	ldr	r3, [r3, #28]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d101      	bne.n	8008e40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	e039      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008e40:	4b1e      	ldr	r3, [pc, #120]	@ (8008ebc <HAL_RCC_OscConfig+0x618>)
 8008e42:	68db      	ldr	r3, [r3, #12]
 8008e44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	f003 0203 	and.w	r2, r3, #3
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6a1b      	ldr	r3, [r3, #32]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d12c      	bne.n	8008eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d123      	bne.n	8008eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d11b      	bne.n	8008eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d113      	bne.n	8008eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e90:	085b      	lsrs	r3, r3, #1
 8008e92:	3b01      	subs	r3, #1
 8008e94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d109      	bne.n	8008eae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ea4:	085b      	lsrs	r3, r3, #1
 8008ea6:	3b01      	subs	r3, #1
 8008ea8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d001      	beq.n	8008eb2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e000      	b.n	8008eb4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3720      	adds	r7, #32
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}
 8008ebc:	40021000 	.word	0x40021000
 8008ec0:	019f800c 	.word	0x019f800c
 8008ec4:	feeefffc 	.word	0xfeeefffc

08008ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b086      	sub	sp, #24
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d101      	bne.n	8008ee0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e11e      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ee0:	4b91      	ldr	r3, [pc, #580]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 030f 	and.w	r3, r3, #15
 8008ee8:	683a      	ldr	r2, [r7, #0]
 8008eea:	429a      	cmp	r2, r3
 8008eec:	d910      	bls.n	8008f10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008eee:	4b8e      	ldr	r3, [pc, #568]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f023 020f 	bic.w	r2, r3, #15
 8008ef6:	498c      	ldr	r1, [pc, #560]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008efe:	4b8a      	ldr	r3, [pc, #552]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f003 030f 	and.w	r3, r3, #15
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d001      	beq.n	8008f10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e106      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f003 0301 	and.w	r3, r3, #1
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d073      	beq.n	8009004 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	2b03      	cmp	r3, #3
 8008f22:	d129      	bne.n	8008f78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f24:	4b81      	ldr	r3, [pc, #516]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d101      	bne.n	8008f34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	e0f4      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008f34:	f000 f99e 	bl	8009274 <RCC_GetSysClockFreqFromPLLSource>
 8008f38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	4a7c      	ldr	r2, [pc, #496]	@ (8009130 <HAL_RCC_ClockConfig+0x268>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d93f      	bls.n	8008fc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f42:	4b7a      	ldr	r3, [pc, #488]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d009      	beq.n	8008f62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d033      	beq.n	8008fc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d12f      	bne.n	8008fc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f62:	4b72      	ldr	r3, [pc, #456]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f6a:	4a70      	ldr	r2, [pc, #448]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008f72:	2380      	movs	r3, #128	@ 0x80
 8008f74:	617b      	str	r3, [r7, #20]
 8008f76:	e024      	b.n	8008fc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d107      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f80:	4b6a      	ldr	r3, [pc, #424]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d109      	bne.n	8008fa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e0c6      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f90:	4b66      	ldr	r3, [pc, #408]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d101      	bne.n	8008fa0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	e0be      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008fa0:	f000 f8ce 	bl	8009140 <HAL_RCC_GetSysClockFreq>
 8008fa4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	4a61      	ldr	r2, [pc, #388]	@ (8009130 <HAL_RCC_ClockConfig+0x268>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d909      	bls.n	8008fc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008fae:	4b5f      	ldr	r3, [pc, #380]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fb6:	4a5d      	ldr	r2, [pc, #372]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008fb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008fbe:	2380      	movs	r3, #128	@ 0x80
 8008fc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008fc2:	4b5a      	ldr	r3, [pc, #360]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	f023 0203 	bic.w	r2, r3, #3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	4957      	ldr	r1, [pc, #348]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fd4:	f7fa f9b4 	bl	8003340 <HAL_GetTick>
 8008fd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fda:	e00a      	b.n	8008ff2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fdc:	f7fa f9b0 	bl	8003340 <HAL_GetTick>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d901      	bls.n	8008ff2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008fee:	2303      	movs	r3, #3
 8008ff0:	e095      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ff2:	4b4e      	ldr	r3, [pc, #312]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f003 020c 	and.w	r2, r3, #12
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	429a      	cmp	r2, r3
 8009002:	d1eb      	bne.n	8008fdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f003 0302 	and.w	r3, r3, #2
 800900c:	2b00      	cmp	r3, #0
 800900e:	d023      	beq.n	8009058 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f003 0304 	and.w	r3, r3, #4
 8009018:	2b00      	cmp	r3, #0
 800901a:	d005      	beq.n	8009028 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800901c:	4b43      	ldr	r3, [pc, #268]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	4a42      	ldr	r2, [pc, #264]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009022:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009026:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 0308 	and.w	r3, r3, #8
 8009030:	2b00      	cmp	r3, #0
 8009032:	d007      	beq.n	8009044 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009034:	4b3d      	ldr	r3, [pc, #244]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800903c:	4a3b      	ldr	r2, [pc, #236]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 800903e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009042:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009044:	4b39      	ldr	r3, [pc, #228]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	4936      	ldr	r1, [pc, #216]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009052:	4313      	orrs	r3, r2
 8009054:	608b      	str	r3, [r1, #8]
 8009056:	e008      	b.n	800906a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	2b80      	cmp	r3, #128	@ 0x80
 800905c:	d105      	bne.n	800906a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800905e:	4b33      	ldr	r3, [pc, #204]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	4a32      	ldr	r2, [pc, #200]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 8009064:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009068:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800906a:	4b2f      	ldr	r3, [pc, #188]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f003 030f 	and.w	r3, r3, #15
 8009072:	683a      	ldr	r2, [r7, #0]
 8009074:	429a      	cmp	r2, r3
 8009076:	d21d      	bcs.n	80090b4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009078:	4b2b      	ldr	r3, [pc, #172]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f023 020f 	bic.w	r2, r3, #15
 8009080:	4929      	ldr	r1, [pc, #164]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	4313      	orrs	r3, r2
 8009086:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009088:	f7fa f95a 	bl	8003340 <HAL_GetTick>
 800908c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800908e:	e00a      	b.n	80090a6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009090:	f7fa f956 	bl	8003340 <HAL_GetTick>
 8009094:	4602      	mov	r2, r0
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	1ad3      	subs	r3, r2, r3
 800909a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800909e:	4293      	cmp	r3, r2
 80090a0:	d901      	bls.n	80090a6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e03b      	b.n	800911e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090a6:	4b20      	ldr	r3, [pc, #128]	@ (8009128 <HAL_RCC_ClockConfig+0x260>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 030f 	and.w	r3, r3, #15
 80090ae:	683a      	ldr	r2, [r7, #0]
 80090b0:	429a      	cmp	r2, r3
 80090b2:	d1ed      	bne.n	8009090 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f003 0304 	and.w	r3, r3, #4
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d008      	beq.n	80090d2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80090c0:	4b1a      	ldr	r3, [pc, #104]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 80090c2:	689b      	ldr	r3, [r3, #8]
 80090c4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	4917      	ldr	r1, [pc, #92]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 80090ce:	4313      	orrs	r3, r2
 80090d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 0308 	and.w	r3, r3, #8
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d009      	beq.n	80090f2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80090de:	4b13      	ldr	r3, [pc, #76]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 80090e0:	689b      	ldr	r3, [r3, #8]
 80090e2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	691b      	ldr	r3, [r3, #16]
 80090ea:	00db      	lsls	r3, r3, #3
 80090ec:	490f      	ldr	r1, [pc, #60]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 80090ee:	4313      	orrs	r3, r2
 80090f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80090f2:	f000 f825 	bl	8009140 <HAL_RCC_GetSysClockFreq>
 80090f6:	4602      	mov	r2, r0
 80090f8:	4b0c      	ldr	r3, [pc, #48]	@ (800912c <HAL_RCC_ClockConfig+0x264>)
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	091b      	lsrs	r3, r3, #4
 80090fe:	f003 030f 	and.w	r3, r3, #15
 8009102:	490c      	ldr	r1, [pc, #48]	@ (8009134 <HAL_RCC_ClockConfig+0x26c>)
 8009104:	5ccb      	ldrb	r3, [r1, r3]
 8009106:	f003 031f 	and.w	r3, r3, #31
 800910a:	fa22 f303 	lsr.w	r3, r2, r3
 800910e:	4a0a      	ldr	r2, [pc, #40]	@ (8009138 <HAL_RCC_ClockConfig+0x270>)
 8009110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009112:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <HAL_RCC_ClockConfig+0x274>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4618      	mov	r0, r3
 8009118:	f7fa f8c6 	bl	80032a8 <HAL_InitTick>
 800911c:	4603      	mov	r3, r0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3718      	adds	r7, #24
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
 8009126:	bf00      	nop
 8009128:	40022000 	.word	0x40022000
 800912c:	40021000 	.word	0x40021000
 8009130:	04c4b400 	.word	0x04c4b400
 8009134:	0800fd30 	.word	0x0800fd30
 8009138:	20000000 	.word	0x20000000
 800913c:	20000004 	.word	0x20000004

08009140 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009140:	b480      	push	{r7}
 8009142:	b087      	sub	sp, #28
 8009144:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009146:	4b2c      	ldr	r3, [pc, #176]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009148:	689b      	ldr	r3, [r3, #8]
 800914a:	f003 030c 	and.w	r3, r3, #12
 800914e:	2b04      	cmp	r3, #4
 8009150:	d102      	bne.n	8009158 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009152:	4b2a      	ldr	r3, [pc, #168]	@ (80091fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8009154:	613b      	str	r3, [r7, #16]
 8009156:	e047      	b.n	80091e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009158:	4b27      	ldr	r3, [pc, #156]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f003 030c 	and.w	r3, r3, #12
 8009160:	2b08      	cmp	r3, #8
 8009162:	d102      	bne.n	800916a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009164:	4b26      	ldr	r3, [pc, #152]	@ (8009200 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009166:	613b      	str	r3, [r7, #16]
 8009168:	e03e      	b.n	80091e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800916a:	4b23      	ldr	r3, [pc, #140]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800916c:	689b      	ldr	r3, [r3, #8]
 800916e:	f003 030c 	and.w	r3, r3, #12
 8009172:	2b0c      	cmp	r3, #12
 8009174:	d136      	bne.n	80091e4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009176:	4b20      	ldr	r3, [pc, #128]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009178:	68db      	ldr	r3, [r3, #12]
 800917a:	f003 0303 	and.w	r3, r3, #3
 800917e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009180:	4b1d      	ldr	r3, [pc, #116]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	091b      	lsrs	r3, r3, #4
 8009186:	f003 030f 	and.w	r3, r3, #15
 800918a:	3301      	adds	r3, #1
 800918c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2b03      	cmp	r3, #3
 8009192:	d10c      	bne.n	80091ae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009194:	4a1a      	ldr	r2, [pc, #104]	@ (8009200 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	fbb2 f3f3 	udiv	r3, r2, r3
 800919c:	4a16      	ldr	r2, [pc, #88]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800919e:	68d2      	ldr	r2, [r2, #12]
 80091a0:	0a12      	lsrs	r2, r2, #8
 80091a2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80091a6:	fb02 f303 	mul.w	r3, r2, r3
 80091aa:	617b      	str	r3, [r7, #20]
      break;
 80091ac:	e00c      	b.n	80091c8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80091ae:	4a13      	ldr	r2, [pc, #76]	@ (80091fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b6:	4a10      	ldr	r2, [pc, #64]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80091b8:	68d2      	ldr	r2, [r2, #12]
 80091ba:	0a12      	lsrs	r2, r2, #8
 80091bc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80091c0:	fb02 f303 	mul.w	r3, r2, r3
 80091c4:	617b      	str	r3, [r7, #20]
      break;
 80091c6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80091c8:	4b0b      	ldr	r3, [pc, #44]	@ (80091f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80091ca:	68db      	ldr	r3, [r3, #12]
 80091cc:	0e5b      	lsrs	r3, r3, #25
 80091ce:	f003 0303 	and.w	r3, r3, #3
 80091d2:	3301      	adds	r3, #1
 80091d4:	005b      	lsls	r3, r3, #1
 80091d6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80091d8:	697a      	ldr	r2, [r7, #20]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091e0:	613b      	str	r3, [r7, #16]
 80091e2:	e001      	b.n	80091e8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80091e8:	693b      	ldr	r3, [r7, #16]
}
 80091ea:	4618      	mov	r0, r3
 80091ec:	371c      	adds	r7, #28
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr
 80091f6:	bf00      	nop
 80091f8:	40021000 	.word	0x40021000
 80091fc:	00f42400 	.word	0x00f42400
 8009200:	007a1200 	.word	0x007a1200

08009204 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009204:	b480      	push	{r7}
 8009206:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009208:	4b03      	ldr	r3, [pc, #12]	@ (8009218 <HAL_RCC_GetHCLKFreq+0x14>)
 800920a:	681b      	ldr	r3, [r3, #0]
}
 800920c:	4618      	mov	r0, r3
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr
 8009216:	bf00      	nop
 8009218:	20000000 	.word	0x20000000

0800921c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009220:	f7ff fff0 	bl	8009204 <HAL_RCC_GetHCLKFreq>
 8009224:	4602      	mov	r2, r0
 8009226:	4b06      	ldr	r3, [pc, #24]	@ (8009240 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009228:	689b      	ldr	r3, [r3, #8]
 800922a:	0a1b      	lsrs	r3, r3, #8
 800922c:	f003 0307 	and.w	r3, r3, #7
 8009230:	4904      	ldr	r1, [pc, #16]	@ (8009244 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009232:	5ccb      	ldrb	r3, [r1, r3]
 8009234:	f003 031f 	and.w	r3, r3, #31
 8009238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800923c:	4618      	mov	r0, r3
 800923e:	bd80      	pop	{r7, pc}
 8009240:	40021000 	.word	0x40021000
 8009244:	0800fd40 	.word	0x0800fd40

08009248 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800924c:	f7ff ffda 	bl	8009204 <HAL_RCC_GetHCLKFreq>
 8009250:	4602      	mov	r2, r0
 8009252:	4b06      	ldr	r3, [pc, #24]	@ (800926c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	0adb      	lsrs	r3, r3, #11
 8009258:	f003 0307 	and.w	r3, r3, #7
 800925c:	4904      	ldr	r1, [pc, #16]	@ (8009270 <HAL_RCC_GetPCLK2Freq+0x28>)
 800925e:	5ccb      	ldrb	r3, [r1, r3]
 8009260:	f003 031f 	and.w	r3, r3, #31
 8009264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009268:	4618      	mov	r0, r3
 800926a:	bd80      	pop	{r7, pc}
 800926c:	40021000 	.word	0x40021000
 8009270:	0800fd40 	.word	0x0800fd40

08009274 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009274:	b480      	push	{r7}
 8009276:	b087      	sub	sp, #28
 8009278:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800927a:	4b1e      	ldr	r3, [pc, #120]	@ (80092f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800927c:	68db      	ldr	r3, [r3, #12]
 800927e:	f003 0303 	and.w	r3, r3, #3
 8009282:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009284:	4b1b      	ldr	r3, [pc, #108]	@ (80092f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	091b      	lsrs	r3, r3, #4
 800928a:	f003 030f 	and.w	r3, r3, #15
 800928e:	3301      	adds	r3, #1
 8009290:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	2b03      	cmp	r3, #3
 8009296:	d10c      	bne.n	80092b2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009298:	4a17      	ldr	r2, [pc, #92]	@ (80092f8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	fbb2 f3f3 	udiv	r3, r2, r3
 80092a0:	4a14      	ldr	r2, [pc, #80]	@ (80092f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092a2:	68d2      	ldr	r2, [r2, #12]
 80092a4:	0a12      	lsrs	r2, r2, #8
 80092a6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80092aa:	fb02 f303 	mul.w	r3, r2, r3
 80092ae:	617b      	str	r3, [r7, #20]
    break;
 80092b0:	e00c      	b.n	80092cc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80092b2:	4a12      	ldr	r2, [pc, #72]	@ (80092fc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80092ba:	4a0e      	ldr	r2, [pc, #56]	@ (80092f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092bc:	68d2      	ldr	r2, [r2, #12]
 80092be:	0a12      	lsrs	r2, r2, #8
 80092c0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80092c4:	fb02 f303 	mul.w	r3, r2, r3
 80092c8:	617b      	str	r3, [r7, #20]
    break;
 80092ca:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80092cc:	4b09      	ldr	r3, [pc, #36]	@ (80092f4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	0e5b      	lsrs	r3, r3, #25
 80092d2:	f003 0303 	and.w	r3, r3, #3
 80092d6:	3301      	adds	r3, #1
 80092d8:	005b      	lsls	r3, r3, #1
 80092da:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80092dc:	697a      	ldr	r2, [r7, #20]
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80092e4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80092e6:	687b      	ldr	r3, [r7, #4]
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	371c      	adds	r7, #28
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr
 80092f4:	40021000 	.word	0x40021000
 80092f8:	007a1200 	.word	0x007a1200
 80092fc:	00f42400 	.word	0x00f42400

08009300 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b086      	sub	sp, #24
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009308:	2300      	movs	r3, #0
 800930a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800930c:	2300      	movs	r3, #0
 800930e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009318:	2b00      	cmp	r3, #0
 800931a:	f000 8098 	beq.w	800944e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800931e:	2300      	movs	r3, #0
 8009320:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009322:	4b43      	ldr	r3, [pc, #268]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800932a:	2b00      	cmp	r3, #0
 800932c:	d10d      	bne.n	800934a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800932e:	4b40      	ldr	r3, [pc, #256]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009332:	4a3f      	ldr	r2, [pc, #252]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009338:	6593      	str	r3, [r2, #88]	@ 0x58
 800933a:	4b3d      	ldr	r3, [pc, #244]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800933c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800933e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009342:	60bb      	str	r3, [r7, #8]
 8009344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009346:	2301      	movs	r3, #1
 8009348:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800934a:	4b3a      	ldr	r3, [pc, #232]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a39      	ldr	r2, [pc, #228]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009354:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009356:	f7f9 fff3 	bl	8003340 <HAL_GetTick>
 800935a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800935c:	e009      	b.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800935e:	f7f9 ffef 	bl	8003340 <HAL_GetTick>
 8009362:	4602      	mov	r2, r0
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	1ad3      	subs	r3, r2, r3
 8009368:	2b02      	cmp	r3, #2
 800936a:	d902      	bls.n	8009372 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800936c:	2303      	movs	r3, #3
 800936e:	74fb      	strb	r3, [r7, #19]
        break;
 8009370:	e005      	b.n	800937e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009372:	4b30      	ldr	r3, [pc, #192]	@ (8009434 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0ef      	beq.n	800935e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800937e:	7cfb      	ldrb	r3, [r7, #19]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d159      	bne.n	8009438 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009384:	4b2a      	ldr	r3, [pc, #168]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800938a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800938e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d01e      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	429a      	cmp	r2, r3
 800939e:	d019      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80093a0:	4b23      	ldr	r3, [pc, #140]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80093aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80093ac:	4b20      	ldr	r3, [pc, #128]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80093bc:	4b1c      	ldr	r3, [pc, #112]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093c2:	4a1b      	ldr	r2, [pc, #108]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80093cc:	4a18      	ldr	r2, [pc, #96]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d016      	beq.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093de:	f7f9 ffaf 	bl	8003340 <HAL_GetTick>
 80093e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093e4:	e00b      	b.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093e6:	f7f9 ffab 	bl	8003340 <HAL_GetTick>
 80093ea:	4602      	mov	r2, r0
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d902      	bls.n	80093fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80093f8:	2303      	movs	r3, #3
 80093fa:	74fb      	strb	r3, [r7, #19]
            break;
 80093fc:	e006      	b.n	800940c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009404:	f003 0302 	and.w	r3, r3, #2
 8009408:	2b00      	cmp	r3, #0
 800940a:	d0ec      	beq.n	80093e6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800940c:	7cfb      	ldrb	r3, [r7, #19]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d10b      	bne.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009412:	4b07      	ldr	r3, [pc, #28]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009418:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009420:	4903      	ldr	r1, [pc, #12]	@ (8009430 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009422:	4313      	orrs	r3, r2
 8009424:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009428:	e008      	b.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800942a:	7cfb      	ldrb	r3, [r7, #19]
 800942c:	74bb      	strb	r3, [r7, #18]
 800942e:	e005      	b.n	800943c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009430:	40021000 	.word	0x40021000
 8009434:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009438:	7cfb      	ldrb	r3, [r7, #19]
 800943a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800943c:	7c7b      	ldrb	r3, [r7, #17]
 800943e:	2b01      	cmp	r3, #1
 8009440:	d105      	bne.n	800944e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009442:	4ba6      	ldr	r3, [pc, #664]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009446:	4aa5      	ldr	r2, [pc, #660]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009448:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800944c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f003 0301 	and.w	r3, r3, #1
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00a      	beq.n	8009470 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800945a:	4ba0      	ldr	r3, [pc, #640]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800945c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009460:	f023 0203 	bic.w	r2, r3, #3
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	499c      	ldr	r1, [pc, #624]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800946a:	4313      	orrs	r3, r2
 800946c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f003 0302 	and.w	r3, r3, #2
 8009478:	2b00      	cmp	r3, #0
 800947a:	d00a      	beq.n	8009492 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800947c:	4b97      	ldr	r3, [pc, #604]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800947e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009482:	f023 020c 	bic.w	r2, r3, #12
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	689b      	ldr	r3, [r3, #8]
 800948a:	4994      	ldr	r1, [pc, #592]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800948c:	4313      	orrs	r3, r2
 800948e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f003 0304 	and.w	r3, r3, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	d00a      	beq.n	80094b4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800949e:	4b8f      	ldr	r3, [pc, #572]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	498b      	ldr	r1, [pc, #556]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094ae:	4313      	orrs	r3, r2
 80094b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f003 0308 	and.w	r3, r3, #8
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00a      	beq.n	80094d6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80094c0:	4b86      	ldr	r3, [pc, #536]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094c6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	4983      	ldr	r1, [pc, #524]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094d0:	4313      	orrs	r3, r2
 80094d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f003 0320 	and.w	r3, r3, #32
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d00a      	beq.n	80094f8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094e2:	4b7e      	ldr	r3, [pc, #504]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094e8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	497a      	ldr	r1, [pc, #488]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80094f2:	4313      	orrs	r3, r2
 80094f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009500:	2b00      	cmp	r3, #0
 8009502:	d00a      	beq.n	800951a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009504:	4b75      	ldr	r3, [pc, #468]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800950a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	4972      	ldr	r1, [pc, #456]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009514:	4313      	orrs	r3, r2
 8009516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009522:	2b00      	cmp	r3, #0
 8009524:	d00a      	beq.n	800953c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009526:	4b6d      	ldr	r3, [pc, #436]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800952c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	4969      	ldr	r1, [pc, #420]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009536:	4313      	orrs	r3, r2
 8009538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009544:	2b00      	cmp	r3, #0
 8009546:	d00a      	beq.n	800955e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009548:	4b64      	ldr	r3, [pc, #400]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800954a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800954e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6a1b      	ldr	r3, [r3, #32]
 8009556:	4961      	ldr	r1, [pc, #388]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009558:	4313      	orrs	r3, r2
 800955a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00a      	beq.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800956a:	4b5c      	ldr	r3, [pc, #368]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800956c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009570:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009578:	4958      	ldr	r1, [pc, #352]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800957a:	4313      	orrs	r3, r2
 800957c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009588:	2b00      	cmp	r3, #0
 800958a:	d015      	beq.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800958c:	4b53      	ldr	r3, [pc, #332]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800958e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009592:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800959a:	4950      	ldr	r1, [pc, #320]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800959c:	4313      	orrs	r3, r2
 800959e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095aa:	d105      	bne.n	80095b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095ac:	4b4b      	ldr	r3, [pc, #300]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	4a4a      	ldr	r2, [pc, #296]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095b6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d015      	beq.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80095c4:	4b45      	ldr	r3, [pc, #276]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d2:	4942      	ldr	r1, [pc, #264]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095d4:	4313      	orrs	r3, r2
 80095d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095e2:	d105      	bne.n	80095f0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095e4:	4b3d      	ldr	r3, [pc, #244]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095e6:	68db      	ldr	r3, [r3, #12]
 80095e8:	4a3c      	ldr	r2, [pc, #240]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095ee:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d015      	beq.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80095fc:	4b37      	ldr	r3, [pc, #220]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80095fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009602:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800960a:	4934      	ldr	r1, [pc, #208]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800960c:	4313      	orrs	r3, r2
 800960e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009616:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800961a:	d105      	bne.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800961c:	4b2f      	ldr	r3, [pc, #188]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800961e:	68db      	ldr	r3, [r3, #12]
 8009620:	4a2e      	ldr	r2, [pc, #184]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009626:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009630:	2b00      	cmp	r3, #0
 8009632:	d015      	beq.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009634:	4b29      	ldr	r3, [pc, #164]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009642:	4926      	ldr	r1, [pc, #152]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009644:	4313      	orrs	r3, r2
 8009646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800964e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009652:	d105      	bne.n	8009660 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009654:	4b21      	ldr	r3, [pc, #132]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009656:	68db      	ldr	r3, [r3, #12]
 8009658:	4a20      	ldr	r2, [pc, #128]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800965a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009668:	2b00      	cmp	r3, #0
 800966a:	d015      	beq.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800966c:	4b1b      	ldr	r3, [pc, #108]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800966e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009672:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800967a:	4918      	ldr	r1, [pc, #96]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800967c:	4313      	orrs	r3, r2
 800967e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009686:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800968a:	d105      	bne.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800968c:	4b13      	ldr	r3, [pc, #76]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	4a12      	ldr	r2, [pc, #72]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8009692:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009696:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d015      	beq.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80096a4:	4b0d      	ldr	r3, [pc, #52]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096aa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096b2:	490a      	ldr	r1, [pc, #40]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096b4:	4313      	orrs	r3, r2
 80096b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096c2:	d105      	bne.n	80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80096c4:	4b05      	ldr	r3, [pc, #20]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	4a04      	ldr	r2, [pc, #16]	@ (80096dc <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80096ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096ce:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80096d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80096d2:	4618      	mov	r0, r3
 80096d4:	3718      	adds	r7, #24
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	40021000 	.word	0x40021000

080096e0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b088      	sub	sp, #32
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	60f8      	str	r0, [r7, #12]
 80096e8:	60b9      	str	r1, [r7, #8]
 80096ea:	603b      	str	r3, [r7, #0]
 80096ec:	4613      	mov	r3, r2
 80096ee:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096f0:	f7f9 fe26 	bl	8003340 <HAL_GetTick>
 80096f4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80096f6:	88fb      	ldrh	r3, [r7, #6]
 80096f8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b01      	cmp	r3, #1
 8009704:	d001      	beq.n	800970a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009706:	2302      	movs	r3, #2
 8009708:	e15c      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d002      	beq.n	8009716 <HAL_SPI_Transmit+0x36>
 8009710:	88fb      	ldrh	r3, [r7, #6]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d101      	bne.n	800971a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009716:	2301      	movs	r3, #1
 8009718:	e154      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009720:	2b01      	cmp	r3, #1
 8009722:	d101      	bne.n	8009728 <HAL_SPI_Transmit+0x48>
 8009724:	2302      	movs	r3, #2
 8009726:	e14d      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2201      	movs	r2, #1
 800972c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2203      	movs	r2, #3
 8009734:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	68ba      	ldr	r2, [r7, #8]
 8009742:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	88fa      	ldrh	r2, [r7, #6]
 8009748:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	88fa      	ldrh	r2, [r7, #6]
 800974e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2200      	movs	r2, #0
 800976a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	2200      	movs	r2, #0
 8009770:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800977a:	d10f      	bne.n	800979c <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800978a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800979a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097a6:	2b40      	cmp	r3, #64	@ 0x40
 80097a8:	d007      	beq.n	80097ba <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	681a      	ldr	r2, [r3, #0]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80097b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	68db      	ldr	r3, [r3, #12]
 80097be:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80097c2:	d952      	bls.n	800986a <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d002      	beq.n	80097d2 <HAL_SPI_Transmit+0xf2>
 80097cc:	8b7b      	ldrh	r3, [r7, #26]
 80097ce:	2b01      	cmp	r3, #1
 80097d0:	d145      	bne.n	800985e <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d6:	881a      	ldrh	r2, [r3, #0]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097e2:	1c9a      	adds	r2, r3, #2
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	3b01      	subs	r3, #1
 80097f0:	b29a      	uxth	r2, r3
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097f6:	e032      	b.n	800985e <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	f003 0302 	and.w	r3, r3, #2
 8009802:	2b02      	cmp	r3, #2
 8009804:	d112      	bne.n	800982c <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800980a:	881a      	ldrh	r2, [r3, #0]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009816:	1c9a      	adds	r2, r3, #2
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009820:	b29b      	uxth	r3, r3
 8009822:	3b01      	subs	r3, #1
 8009824:	b29a      	uxth	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800982a:	e018      	b.n	800985e <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800982c:	f7f9 fd88 	bl	8003340 <HAL_GetTick>
 8009830:	4602      	mov	r2, r0
 8009832:	69fb      	ldr	r3, [r7, #28]
 8009834:	1ad3      	subs	r3, r2, r3
 8009836:	683a      	ldr	r2, [r7, #0]
 8009838:	429a      	cmp	r2, r3
 800983a:	d803      	bhi.n	8009844 <HAL_SPI_Transmit+0x164>
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009842:	d102      	bne.n	800984a <HAL_SPI_Transmit+0x16a>
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d109      	bne.n	800985e <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2201      	movs	r2, #1
 800984e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800985a:	2303      	movs	r3, #3
 800985c:	e0b2      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009862:	b29b      	uxth	r3, r3
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1c7      	bne.n	80097f8 <HAL_SPI_Transmit+0x118>
 8009868:	e083      	b.n	8009972 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d002      	beq.n	8009878 <HAL_SPI_Transmit+0x198>
 8009872:	8b7b      	ldrh	r3, [r7, #26]
 8009874:	2b01      	cmp	r3, #1
 8009876:	d177      	bne.n	8009968 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800987c:	b29b      	uxth	r3, r3
 800987e:	2b01      	cmp	r3, #1
 8009880:	d912      	bls.n	80098a8 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009886:	881a      	ldrh	r2, [r3, #0]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009892:	1c9a      	adds	r2, r3, #2
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800989c:	b29b      	uxth	r3, r3
 800989e:	3b02      	subs	r3, #2
 80098a0:	b29a      	uxth	r2, r3
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80098a6:	e05f      	b.n	8009968 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	330c      	adds	r3, #12
 80098b2:	7812      	ldrb	r2, [r2, #0]
 80098b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ba:	1c5a      	adds	r2, r3, #1
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	3b01      	subs	r3, #1
 80098c8:	b29a      	uxth	r2, r3
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80098ce:	e04b      	b.n	8009968 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f003 0302 	and.w	r3, r3, #2
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d12b      	bne.n	8009936 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d912      	bls.n	800990e <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ec:	881a      	ldrh	r2, [r3, #0]
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f8:	1c9a      	adds	r2, r3, #2
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009902:	b29b      	uxth	r3, r3
 8009904:	3b02      	subs	r3, #2
 8009906:	b29a      	uxth	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800990c:	e02c      	b.n	8009968 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	330c      	adds	r3, #12
 8009918:	7812      	ldrb	r2, [r2, #0]
 800991a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009920:	1c5a      	adds	r2, r3, #1
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800992a:	b29b      	uxth	r3, r3
 800992c:	3b01      	subs	r3, #1
 800992e:	b29a      	uxth	r2, r3
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009934:	e018      	b.n	8009968 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009936:	f7f9 fd03 	bl	8003340 <HAL_GetTick>
 800993a:	4602      	mov	r2, r0
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	683a      	ldr	r2, [r7, #0]
 8009942:	429a      	cmp	r2, r3
 8009944:	d803      	bhi.n	800994e <HAL_SPI_Transmit+0x26e>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994c:	d102      	bne.n	8009954 <HAL_SPI_Transmit+0x274>
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d109      	bne.n	8009968 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2200      	movs	r2, #0
 8009960:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009964:	2303      	movs	r3, #3
 8009966:	e02d      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800996c:	b29b      	uxth	r3, r3
 800996e:	2b00      	cmp	r3, #0
 8009970:	d1ae      	bne.n	80098d0 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009972:	69fa      	ldr	r2, [r7, #28]
 8009974:	6839      	ldr	r1, [r7, #0]
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f000 fa66 	bl	8009e48 <SPI_EndRxTxTransaction>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d002      	beq.n	8009988 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2220      	movs	r2, #32
 8009986:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d10a      	bne.n	80099a6 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009990:	2300      	movs	r3, #0
 8009992:	617b      	str	r3, [r7, #20]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	617b      	str	r3, [r7, #20]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	617b      	str	r3, [r7, #20]
 80099a4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2201      	movs	r2, #1
 80099aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2200      	movs	r2, #0
 80099b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d001      	beq.n	80099c2 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e000      	b.n	80099c4 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80099c2:	2300      	movs	r3, #0
  }
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3720      	adds	r7, #32
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b088      	sub	sp, #32
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	099b      	lsrs	r3, r3, #6
 80099e8:	f003 0301 	and.w	r3, r3, #1
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d10f      	bne.n	8009a10 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d00a      	beq.n	8009a10 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	099b      	lsrs	r3, r3, #6
 80099fe:	f003 0301 	and.w	r3, r3, #1
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d004      	beq.n	8009a10 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	4798      	blx	r3
    return;
 8009a0e:	e0d7      	b.n	8009bc0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	085b      	lsrs	r3, r3, #1
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00a      	beq.n	8009a32 <HAL_SPI_IRQHandler+0x66>
 8009a1c:	69fb      	ldr	r3, [r7, #28]
 8009a1e:	09db      	lsrs	r3, r3, #7
 8009a20:	f003 0301 	and.w	r3, r3, #1
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d004      	beq.n	8009a32 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	4798      	blx	r3
    return;
 8009a30:	e0c6      	b.n	8009bc0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	095b      	lsrs	r3, r3, #5
 8009a36:	f003 0301 	and.w	r3, r3, #1
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d10c      	bne.n	8009a58 <HAL_SPI_IRQHandler+0x8c>
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	099b      	lsrs	r3, r3, #6
 8009a42:	f003 0301 	and.w	r3, r3, #1
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d106      	bne.n	8009a58 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	0a1b      	lsrs	r3, r3, #8
 8009a4e:	f003 0301 	and.w	r3, r3, #1
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f000 80b4 	beq.w	8009bc0 <HAL_SPI_IRQHandler+0x1f4>
 8009a58:	69fb      	ldr	r3, [r7, #28]
 8009a5a:	095b      	lsrs	r3, r3, #5
 8009a5c:	f003 0301 	and.w	r3, r3, #1
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 80ad 	beq.w	8009bc0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a66:	69bb      	ldr	r3, [r7, #24]
 8009a68:	099b      	lsrs	r3, r3, #6
 8009a6a:	f003 0301 	and.w	r3, r3, #1
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d023      	beq.n	8009aba <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	2b03      	cmp	r3, #3
 8009a7c:	d011      	beq.n	8009aa2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a82:	f043 0204 	orr.w	r2, r3, #4
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	617b      	str	r3, [r7, #20]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	617b      	str	r3, [r7, #20]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	617b      	str	r3, [r7, #20]
 8009a9e:	697b      	ldr	r3, [r7, #20]
 8009aa0:	e00b      	b.n	8009aba <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	613b      	str	r3, [r7, #16]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	68db      	ldr	r3, [r3, #12]
 8009aac:	613b      	str	r3, [r7, #16]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	689b      	ldr	r3, [r3, #8]
 8009ab4:	613b      	str	r3, [r7, #16]
 8009ab6:	693b      	ldr	r3, [r7, #16]
        return;
 8009ab8:	e082      	b.n	8009bc0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	095b      	lsrs	r3, r3, #5
 8009abe:	f003 0301 	and.w	r3, r3, #1
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d014      	beq.n	8009af0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aca:	f043 0201 	orr.w	r2, r3, #1
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	60fb      	str	r3, [r7, #12]
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	689b      	ldr	r3, [r3, #8]
 8009adc:	60fb      	str	r3, [r7, #12]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009aec:	601a      	str	r2, [r3, #0]
 8009aee:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	0a1b      	lsrs	r3, r3, #8
 8009af4:	f003 0301 	and.w	r3, r3, #1
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00c      	beq.n	8009b16 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b00:	f043 0208 	orr.w	r2, r3, #8
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b08:	2300      	movs	r3, #0
 8009b0a:	60bb      	str	r3, [r7, #8]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	689b      	ldr	r3, [r3, #8]
 8009b12:	60bb      	str	r3, [r7, #8]
 8009b14:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d04f      	beq.n	8009bbe <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	685a      	ldr	r2, [r3, #4]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009b2c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2201      	movs	r2, #1
 8009b32:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	f003 0302 	and.w	r3, r3, #2
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d104      	bne.n	8009b4a <HAL_SPI_IRQHandler+0x17e>
 8009b40:	69fb      	ldr	r3, [r7, #28]
 8009b42:	f003 0301 	and.w	r3, r3, #1
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d034      	beq.n	8009bb4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f022 0203 	bic.w	r2, r2, #3
 8009b58:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d011      	beq.n	8009b86 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b66:	4a18      	ldr	r2, [pc, #96]	@ (8009bc8 <HAL_SPI_IRQHandler+0x1fc>)
 8009b68:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f7fb fd45 	bl	80055fe <HAL_DMA_Abort_IT>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d005      	beq.n	8009b86 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d016      	beq.n	8009bbc <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b92:	4a0d      	ldr	r2, [pc, #52]	@ (8009bc8 <HAL_SPI_IRQHandler+0x1fc>)
 8009b94:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f7fb fd2f 	bl	80055fe <HAL_DMA_Abort_IT>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00a      	beq.n	8009bbc <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009baa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009bb2:	e003      	b.n	8009bbc <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 f809 	bl	8009bcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009bba:	e000      	b.n	8009bbe <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009bbc:	bf00      	nop
    return;
 8009bbe:	bf00      	nop
  }
}
 8009bc0:	3720      	adds	r7, #32
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
 8009bc6:	bf00      	nop
 8009bc8:	08009be1 	.word	0x08009be1

08009bcc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009be0:	b580      	push	{r7, lr}
 8009be2:	b084      	sub	sp, #16
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bec:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009bfc:	68f8      	ldr	r0, [r7, #12]
 8009bfe:	f7ff ffe5 	bl	8009bcc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c02:	bf00      	nop
 8009c04:	3710      	adds	r7, #16
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd80      	pop	{r7, pc}
	...

08009c0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	b088      	sub	sp, #32
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	603b      	str	r3, [r7, #0]
 8009c18:	4613      	mov	r3, r2
 8009c1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009c1c:	f7f9 fb90 	bl	8003340 <HAL_GetTick>
 8009c20:	4602      	mov	r2, r0
 8009c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c24:	1a9b      	subs	r3, r3, r2
 8009c26:	683a      	ldr	r2, [r7, #0]
 8009c28:	4413      	add	r3, r2
 8009c2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009c2c:	f7f9 fb88 	bl	8003340 <HAL_GetTick>
 8009c30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009c32:	4b39      	ldr	r3, [pc, #228]	@ (8009d18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	015b      	lsls	r3, r3, #5
 8009c38:	0d1b      	lsrs	r3, r3, #20
 8009c3a:	69fa      	ldr	r2, [r7, #28]
 8009c3c:	fb02 f303 	mul.w	r3, r2, r3
 8009c40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009c42:	e054      	b.n	8009cee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c4a:	d050      	beq.n	8009cee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009c4c:	f7f9 fb78 	bl	8003340 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	69fa      	ldr	r2, [r7, #28]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d902      	bls.n	8009c62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009c5c:	69fb      	ldr	r3, [r7, #28]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d13d      	bne.n	8009cde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	685a      	ldr	r2, [r3, #4]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009c70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c7a:	d111      	bne.n	8009ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c84:	d004      	beq.n	8009c90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	689b      	ldr	r3, [r3, #8]
 8009c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c8e:	d107      	bne.n	8009ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	681a      	ldr	r2, [r3, #0]
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ca8:	d10f      	bne.n	8009cca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009cb8:	601a      	str	r2, [r3, #0]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	681a      	ldr	r2, [r3, #0]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009cc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2201      	movs	r2, #1
 8009cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009cda:	2303      	movs	r3, #3
 8009cdc:	e017      	b.n	8009d0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d101      	bne.n	8009ce8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	3b01      	subs	r3, #1
 8009cec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	689a      	ldr	r2, [r3, #8]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	4013      	ands	r3, r2
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	bf0c      	ite	eq
 8009cfe:	2301      	moveq	r3, #1
 8009d00:	2300      	movne	r3, #0
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	461a      	mov	r2, r3
 8009d06:	79fb      	ldrb	r3, [r7, #7]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d19b      	bne.n	8009c44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3720      	adds	r7, #32
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	20000000 	.word	0x20000000

08009d1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b08a      	sub	sp, #40	@ 0x28
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
 8009d28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009d2e:	f7f9 fb07 	bl	8003340 <HAL_GetTick>
 8009d32:	4602      	mov	r2, r0
 8009d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d36:	1a9b      	subs	r3, r3, r2
 8009d38:	683a      	ldr	r2, [r7, #0]
 8009d3a:	4413      	add	r3, r2
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009d3e:	f7f9 faff 	bl	8003340 <HAL_GetTick>
 8009d42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	330c      	adds	r3, #12
 8009d4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8009e44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	4613      	mov	r3, r2
 8009d52:	009b      	lsls	r3, r3, #2
 8009d54:	4413      	add	r3, r2
 8009d56:	00da      	lsls	r2, r3, #3
 8009d58:	1ad3      	subs	r3, r2, r3
 8009d5a:	0d1b      	lsrs	r3, r3, #20
 8009d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d5e:	fb02 f303 	mul.w	r3, r2, r3
 8009d62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009d64:	e060      	b.n	8009e28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009d6c:	d107      	bne.n	8009d7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d104      	bne.n	8009d7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009d74:	69fb      	ldr	r3, [r7, #28]
 8009d76:	781b      	ldrb	r3, [r3, #0]
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009d7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d84:	d050      	beq.n	8009e28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d86:	f7f9 fadb 	bl	8003340 <HAL_GetTick>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	1ad3      	subs	r3, r2, r3
 8009d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d902      	bls.n	8009d9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d13d      	bne.n	8009e18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	685a      	ldr	r2, [r3, #4]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009daa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	685b      	ldr	r3, [r3, #4]
 8009db0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009db4:	d111      	bne.n	8009dda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009dbe:	d004      	beq.n	8009dca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009dc8:	d107      	bne.n	8009dda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009dd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009de2:	d10f      	bne.n	8009e04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	681a      	ldr	r2, [r3, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009df2:	601a      	str	r2, [r3, #0]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009e02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009e14:	2303      	movs	r3, #3
 8009e16:	e010      	b.n	8009e3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009e22:	69bb      	ldr	r3, [r7, #24]
 8009e24:	3b01      	subs	r3, #1
 8009e26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	689a      	ldr	r2, [r3, #8]
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	4013      	ands	r3, r2
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d196      	bne.n	8009d66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3728      	adds	r7, #40	@ 0x28
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	20000000 	.word	0x20000000

08009e48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b086      	sub	sp, #24
 8009e4c:	af02      	add	r7, sp, #8
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009e60:	68f8      	ldr	r0, [r7, #12]
 8009e62:	f7ff ff5b 	bl	8009d1c <SPI_WaitFifoStateUntilTimeout>
 8009e66:	4603      	mov	r3, r0
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d007      	beq.n	8009e7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e70:	f043 0220 	orr.w	r2, r3, #32
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e027      	b.n	8009ecc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	9300      	str	r3, [sp, #0]
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	2200      	movs	r2, #0
 8009e84:	2180      	movs	r1, #128	@ 0x80
 8009e86:	68f8      	ldr	r0, [r7, #12]
 8009e88:	f7ff fec0 	bl	8009c0c <SPI_WaitFlagStateUntilTimeout>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d007      	beq.n	8009ea2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e96:	f043 0220 	orr.w	r2, r3, #32
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	e014      	b.n	8009ecc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	9300      	str	r3, [sp, #0]
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009eae:	68f8      	ldr	r0, [r7, #12]
 8009eb0:	f7ff ff34 	bl	8009d1c <SPI_WaitFifoStateUntilTimeout>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d007      	beq.n	8009eca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ebe:	f043 0220 	orr.w	r2, r3, #32
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	e000      	b.n	8009ecc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d101      	bne.n	8009ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e042      	b.n	8009f6c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d106      	bne.n	8009efe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f7f7 fda7 	bl	8001a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2224      	movs	r2, #36	@ 0x24
 8009f02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f022 0201 	bic.w	r2, r2, #1
 8009f14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d002      	beq.n	8009f24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 fb82 	bl	800a628 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009f24:	6878      	ldr	r0, [r7, #4]
 8009f26:	f000 f8b3 	bl	800a090 <UART_SetConfig>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d101      	bne.n	8009f34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009f30:	2301      	movs	r3, #1
 8009f32:	e01b      	b.n	8009f6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	685a      	ldr	r2, [r3, #4]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009f42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	689a      	ldr	r2, [r3, #8]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009f52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f042 0201 	orr.w	r2, r2, #1
 8009f62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f000 fc01 	bl	800a76c <UART_CheckIdleState>
 8009f6a:	4603      	mov	r3, r0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b08a      	sub	sp, #40	@ 0x28
 8009f78:	af02      	add	r7, sp, #8
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	603b      	str	r3, [r7, #0]
 8009f80:	4613      	mov	r3, r2
 8009f82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f8a:	2b20      	cmp	r3, #32
 8009f8c:	d17b      	bne.n	800a086 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <HAL_UART_Transmit+0x26>
 8009f94:	88fb      	ldrh	r3, [r7, #6]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d101      	bne.n	8009f9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e074      	b.n	800a088 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2221      	movs	r2, #33	@ 0x21
 8009faa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009fae:	f7f9 f9c7 	bl	8003340 <HAL_GetTick>
 8009fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	88fa      	ldrh	r2, [r7, #6]
 8009fb8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	88fa      	ldrh	r2, [r7, #6]
 8009fc0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009fcc:	d108      	bne.n	8009fe0 <HAL_UART_Transmit+0x6c>
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	691b      	ldr	r3, [r3, #16]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d104      	bne.n	8009fe0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	61bb      	str	r3, [r7, #24]
 8009fde:	e003      	b.n	8009fe8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009fe8:	e030      	b.n	800a04c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	9300      	str	r3, [sp, #0]
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	2180      	movs	r1, #128	@ 0x80
 8009ff4:	68f8      	ldr	r0, [r7, #12]
 8009ff6:	f000 fc63 	bl	800a8c0 <UART_WaitOnFlagUntilTimeout>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d005      	beq.n	800a00c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2220      	movs	r2, #32
 800a004:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a008:	2303      	movs	r3, #3
 800a00a:	e03d      	b.n	800a088 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d10b      	bne.n	800a02a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	881b      	ldrh	r3, [r3, #0]
 800a016:	461a      	mov	r2, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a020:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a022:	69bb      	ldr	r3, [r7, #24]
 800a024:	3302      	adds	r3, #2
 800a026:	61bb      	str	r3, [r7, #24]
 800a028:	e007      	b.n	800a03a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	781a      	ldrb	r2, [r3, #0]
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a034:	69fb      	ldr	r3, [r7, #28]
 800a036:	3301      	adds	r3, #1
 800a038:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a040:	b29b      	uxth	r3, r3
 800a042:	3b01      	subs	r3, #1
 800a044:	b29a      	uxth	r2, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a052:	b29b      	uxth	r3, r3
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1c8      	bne.n	8009fea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	697b      	ldr	r3, [r7, #20]
 800a05e:	2200      	movs	r2, #0
 800a060:	2140      	movs	r1, #64	@ 0x40
 800a062:	68f8      	ldr	r0, [r7, #12]
 800a064:	f000 fc2c 	bl	800a8c0 <UART_WaitOnFlagUntilTimeout>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d005      	beq.n	800a07a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	2220      	movs	r2, #32
 800a072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a076:	2303      	movs	r3, #3
 800a078:	e006      	b.n	800a088 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	2220      	movs	r2, #32
 800a07e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a082:	2300      	movs	r3, #0
 800a084:	e000      	b.n	800a088 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a086:	2302      	movs	r3, #2
  }
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3720      	adds	r7, #32
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}

0800a090 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a090:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a094:	b08c      	sub	sp, #48	@ 0x30
 800a096:	af00      	add	r7, sp, #0
 800a098:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a09a:	2300      	movs	r3, #0
 800a09c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	689a      	ldr	r2, [r3, #8]
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	691b      	ldr	r3, [r3, #16]
 800a0a8:	431a      	orrs	r2, r3
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	695b      	ldr	r3, [r3, #20]
 800a0ae:	431a      	orrs	r2, r3
 800a0b0:	697b      	ldr	r3, [r7, #20]
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681a      	ldr	r2, [r3, #0]
 800a0be:	4bab      	ldr	r3, [pc, #684]	@ (800a36c <UART_SetConfig+0x2dc>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	6812      	ldr	r2, [r2, #0]
 800a0c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0c8:	430b      	orrs	r3, r1
 800a0ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	68da      	ldr	r2, [r3, #12]
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	430a      	orrs	r2, r1
 800a0e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	699b      	ldr	r3, [r3, #24]
 800a0e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4aa0      	ldr	r2, [pc, #640]	@ (800a370 <UART_SetConfig+0x2e0>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d004      	beq.n	800a0fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	6a1b      	ldr	r3, [r3, #32]
 800a0f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0f8:	4313      	orrs	r3, r2
 800a0fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a106:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a10a:	697a      	ldr	r2, [r7, #20]
 800a10c:	6812      	ldr	r2, [r2, #0]
 800a10e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a110:	430b      	orrs	r3, r1
 800a112:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11a:	f023 010f 	bic.w	r1, r3, #15
 800a11e:	697b      	ldr	r3, [r7, #20]
 800a120:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	430a      	orrs	r2, r1
 800a128:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	4a91      	ldr	r2, [pc, #580]	@ (800a374 <UART_SetConfig+0x2e4>)
 800a130:	4293      	cmp	r3, r2
 800a132:	d125      	bne.n	800a180 <UART_SetConfig+0xf0>
 800a134:	4b90      	ldr	r3, [pc, #576]	@ (800a378 <UART_SetConfig+0x2e8>)
 800a136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a13a:	f003 0303 	and.w	r3, r3, #3
 800a13e:	2b03      	cmp	r3, #3
 800a140:	d81a      	bhi.n	800a178 <UART_SetConfig+0xe8>
 800a142:	a201      	add	r2, pc, #4	@ (adr r2, 800a148 <UART_SetConfig+0xb8>)
 800a144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a148:	0800a159 	.word	0x0800a159
 800a14c:	0800a169 	.word	0x0800a169
 800a150:	0800a161 	.word	0x0800a161
 800a154:	0800a171 	.word	0x0800a171
 800a158:	2301      	movs	r3, #1
 800a15a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a15e:	e0d6      	b.n	800a30e <UART_SetConfig+0x27e>
 800a160:	2302      	movs	r3, #2
 800a162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a166:	e0d2      	b.n	800a30e <UART_SetConfig+0x27e>
 800a168:	2304      	movs	r3, #4
 800a16a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a16e:	e0ce      	b.n	800a30e <UART_SetConfig+0x27e>
 800a170:	2308      	movs	r3, #8
 800a172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a176:	e0ca      	b.n	800a30e <UART_SetConfig+0x27e>
 800a178:	2310      	movs	r3, #16
 800a17a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a17e:	e0c6      	b.n	800a30e <UART_SetConfig+0x27e>
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	4a7d      	ldr	r2, [pc, #500]	@ (800a37c <UART_SetConfig+0x2ec>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d138      	bne.n	800a1fc <UART_SetConfig+0x16c>
 800a18a:	4b7b      	ldr	r3, [pc, #492]	@ (800a378 <UART_SetConfig+0x2e8>)
 800a18c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a190:	f003 030c 	and.w	r3, r3, #12
 800a194:	2b0c      	cmp	r3, #12
 800a196:	d82d      	bhi.n	800a1f4 <UART_SetConfig+0x164>
 800a198:	a201      	add	r2, pc, #4	@ (adr r2, 800a1a0 <UART_SetConfig+0x110>)
 800a19a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a19e:	bf00      	nop
 800a1a0:	0800a1d5 	.word	0x0800a1d5
 800a1a4:	0800a1f5 	.word	0x0800a1f5
 800a1a8:	0800a1f5 	.word	0x0800a1f5
 800a1ac:	0800a1f5 	.word	0x0800a1f5
 800a1b0:	0800a1e5 	.word	0x0800a1e5
 800a1b4:	0800a1f5 	.word	0x0800a1f5
 800a1b8:	0800a1f5 	.word	0x0800a1f5
 800a1bc:	0800a1f5 	.word	0x0800a1f5
 800a1c0:	0800a1dd 	.word	0x0800a1dd
 800a1c4:	0800a1f5 	.word	0x0800a1f5
 800a1c8:	0800a1f5 	.word	0x0800a1f5
 800a1cc:	0800a1f5 	.word	0x0800a1f5
 800a1d0:	0800a1ed 	.word	0x0800a1ed
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1da:	e098      	b.n	800a30e <UART_SetConfig+0x27e>
 800a1dc:	2302      	movs	r3, #2
 800a1de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1e2:	e094      	b.n	800a30e <UART_SetConfig+0x27e>
 800a1e4:	2304      	movs	r3, #4
 800a1e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1ea:	e090      	b.n	800a30e <UART_SetConfig+0x27e>
 800a1ec:	2308      	movs	r3, #8
 800a1ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1f2:	e08c      	b.n	800a30e <UART_SetConfig+0x27e>
 800a1f4:	2310      	movs	r3, #16
 800a1f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1fa:	e088      	b.n	800a30e <UART_SetConfig+0x27e>
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	4a5f      	ldr	r2, [pc, #380]	@ (800a380 <UART_SetConfig+0x2f0>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d125      	bne.n	800a252 <UART_SetConfig+0x1c2>
 800a206:	4b5c      	ldr	r3, [pc, #368]	@ (800a378 <UART_SetConfig+0x2e8>)
 800a208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a20c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a210:	2b30      	cmp	r3, #48	@ 0x30
 800a212:	d016      	beq.n	800a242 <UART_SetConfig+0x1b2>
 800a214:	2b30      	cmp	r3, #48	@ 0x30
 800a216:	d818      	bhi.n	800a24a <UART_SetConfig+0x1ba>
 800a218:	2b20      	cmp	r3, #32
 800a21a:	d00a      	beq.n	800a232 <UART_SetConfig+0x1a2>
 800a21c:	2b20      	cmp	r3, #32
 800a21e:	d814      	bhi.n	800a24a <UART_SetConfig+0x1ba>
 800a220:	2b00      	cmp	r3, #0
 800a222:	d002      	beq.n	800a22a <UART_SetConfig+0x19a>
 800a224:	2b10      	cmp	r3, #16
 800a226:	d008      	beq.n	800a23a <UART_SetConfig+0x1aa>
 800a228:	e00f      	b.n	800a24a <UART_SetConfig+0x1ba>
 800a22a:	2300      	movs	r3, #0
 800a22c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a230:	e06d      	b.n	800a30e <UART_SetConfig+0x27e>
 800a232:	2302      	movs	r3, #2
 800a234:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a238:	e069      	b.n	800a30e <UART_SetConfig+0x27e>
 800a23a:	2304      	movs	r3, #4
 800a23c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a240:	e065      	b.n	800a30e <UART_SetConfig+0x27e>
 800a242:	2308      	movs	r3, #8
 800a244:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a248:	e061      	b.n	800a30e <UART_SetConfig+0x27e>
 800a24a:	2310      	movs	r3, #16
 800a24c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a250:	e05d      	b.n	800a30e <UART_SetConfig+0x27e>
 800a252:	697b      	ldr	r3, [r7, #20]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a4b      	ldr	r2, [pc, #300]	@ (800a384 <UART_SetConfig+0x2f4>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d125      	bne.n	800a2a8 <UART_SetConfig+0x218>
 800a25c:	4b46      	ldr	r3, [pc, #280]	@ (800a378 <UART_SetConfig+0x2e8>)
 800a25e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a262:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a266:	2bc0      	cmp	r3, #192	@ 0xc0
 800a268:	d016      	beq.n	800a298 <UART_SetConfig+0x208>
 800a26a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a26c:	d818      	bhi.n	800a2a0 <UART_SetConfig+0x210>
 800a26e:	2b80      	cmp	r3, #128	@ 0x80
 800a270:	d00a      	beq.n	800a288 <UART_SetConfig+0x1f8>
 800a272:	2b80      	cmp	r3, #128	@ 0x80
 800a274:	d814      	bhi.n	800a2a0 <UART_SetConfig+0x210>
 800a276:	2b00      	cmp	r3, #0
 800a278:	d002      	beq.n	800a280 <UART_SetConfig+0x1f0>
 800a27a:	2b40      	cmp	r3, #64	@ 0x40
 800a27c:	d008      	beq.n	800a290 <UART_SetConfig+0x200>
 800a27e:	e00f      	b.n	800a2a0 <UART_SetConfig+0x210>
 800a280:	2300      	movs	r3, #0
 800a282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a286:	e042      	b.n	800a30e <UART_SetConfig+0x27e>
 800a288:	2302      	movs	r3, #2
 800a28a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a28e:	e03e      	b.n	800a30e <UART_SetConfig+0x27e>
 800a290:	2304      	movs	r3, #4
 800a292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a296:	e03a      	b.n	800a30e <UART_SetConfig+0x27e>
 800a298:	2308      	movs	r3, #8
 800a29a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a29e:	e036      	b.n	800a30e <UART_SetConfig+0x27e>
 800a2a0:	2310      	movs	r3, #16
 800a2a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2a6:	e032      	b.n	800a30e <UART_SetConfig+0x27e>
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	4a30      	ldr	r2, [pc, #192]	@ (800a370 <UART_SetConfig+0x2e0>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d12a      	bne.n	800a308 <UART_SetConfig+0x278>
 800a2b2:	4b31      	ldr	r3, [pc, #196]	@ (800a378 <UART_SetConfig+0x2e8>)
 800a2b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a2bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2c0:	d01a      	beq.n	800a2f8 <UART_SetConfig+0x268>
 800a2c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a2c6:	d81b      	bhi.n	800a300 <UART_SetConfig+0x270>
 800a2c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2cc:	d00c      	beq.n	800a2e8 <UART_SetConfig+0x258>
 800a2ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2d2:	d815      	bhi.n	800a300 <UART_SetConfig+0x270>
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d003      	beq.n	800a2e0 <UART_SetConfig+0x250>
 800a2d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2dc:	d008      	beq.n	800a2f0 <UART_SetConfig+0x260>
 800a2de:	e00f      	b.n	800a300 <UART_SetConfig+0x270>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2e6:	e012      	b.n	800a30e <UART_SetConfig+0x27e>
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ee:	e00e      	b.n	800a30e <UART_SetConfig+0x27e>
 800a2f0:	2304      	movs	r3, #4
 800a2f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2f6:	e00a      	b.n	800a30e <UART_SetConfig+0x27e>
 800a2f8:	2308      	movs	r3, #8
 800a2fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2fe:	e006      	b.n	800a30e <UART_SetConfig+0x27e>
 800a300:	2310      	movs	r3, #16
 800a302:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a306:	e002      	b.n	800a30e <UART_SetConfig+0x27e>
 800a308:	2310      	movs	r3, #16
 800a30a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a17      	ldr	r2, [pc, #92]	@ (800a370 <UART_SetConfig+0x2e0>)
 800a314:	4293      	cmp	r3, r2
 800a316:	f040 80a8 	bne.w	800a46a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a31a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a31e:	2b08      	cmp	r3, #8
 800a320:	d834      	bhi.n	800a38c <UART_SetConfig+0x2fc>
 800a322:	a201      	add	r2, pc, #4	@ (adr r2, 800a328 <UART_SetConfig+0x298>)
 800a324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a328:	0800a34d 	.word	0x0800a34d
 800a32c:	0800a38d 	.word	0x0800a38d
 800a330:	0800a355 	.word	0x0800a355
 800a334:	0800a38d 	.word	0x0800a38d
 800a338:	0800a35b 	.word	0x0800a35b
 800a33c:	0800a38d 	.word	0x0800a38d
 800a340:	0800a38d 	.word	0x0800a38d
 800a344:	0800a38d 	.word	0x0800a38d
 800a348:	0800a363 	.word	0x0800a363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a34c:	f7fe ff66 	bl	800921c <HAL_RCC_GetPCLK1Freq>
 800a350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a352:	e021      	b.n	800a398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a354:	4b0c      	ldr	r3, [pc, #48]	@ (800a388 <UART_SetConfig+0x2f8>)
 800a356:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a358:	e01e      	b.n	800a398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a35a:	f7fe fef1 	bl	8009140 <HAL_RCC_GetSysClockFreq>
 800a35e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a360:	e01a      	b.n	800a398 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a366:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a368:	e016      	b.n	800a398 <UART_SetConfig+0x308>
 800a36a:	bf00      	nop
 800a36c:	cfff69f3 	.word	0xcfff69f3
 800a370:	40008000 	.word	0x40008000
 800a374:	40013800 	.word	0x40013800
 800a378:	40021000 	.word	0x40021000
 800a37c:	40004400 	.word	0x40004400
 800a380:	40004800 	.word	0x40004800
 800a384:	40004c00 	.word	0x40004c00
 800a388:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800a38c:	2300      	movs	r3, #0
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a396:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	f000 812a 	beq.w	800a5f4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3a4:	4a9e      	ldr	r2, [pc, #632]	@ (800a620 <UART_SetConfig+0x590>)
 800a3a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3aa:	461a      	mov	r2, r3
 800a3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ae:	fbb3 f3f2 	udiv	r3, r3, r2
 800a3b2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	685a      	ldr	r2, [r3, #4]
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	005b      	lsls	r3, r3, #1
 800a3bc:	4413      	add	r3, r2
 800a3be:	69ba      	ldr	r2, [r7, #24]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d305      	bcc.n	800a3d0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a3ca:	69ba      	ldr	r2, [r7, #24]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d903      	bls.n	800a3d8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a3d6:	e10d      	b.n	800a5f4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3da:	2200      	movs	r2, #0
 800a3dc:	60bb      	str	r3, [r7, #8]
 800a3de:	60fa      	str	r2, [r7, #12]
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3e4:	4a8e      	ldr	r2, [pc, #568]	@ (800a620 <UART_SetConfig+0x590>)
 800a3e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	603b      	str	r3, [r7, #0]
 800a3f0:	607a      	str	r2, [r7, #4]
 800a3f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a3fa:	f7f5 ff61 	bl	80002c0 <__aeabi_uldivmod>
 800a3fe:	4602      	mov	r2, r0
 800a400:	460b      	mov	r3, r1
 800a402:	4610      	mov	r0, r2
 800a404:	4619      	mov	r1, r3
 800a406:	f04f 0200 	mov.w	r2, #0
 800a40a:	f04f 0300 	mov.w	r3, #0
 800a40e:	020b      	lsls	r3, r1, #8
 800a410:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a414:	0202      	lsls	r2, r0, #8
 800a416:	6979      	ldr	r1, [r7, #20]
 800a418:	6849      	ldr	r1, [r1, #4]
 800a41a:	0849      	lsrs	r1, r1, #1
 800a41c:	2000      	movs	r0, #0
 800a41e:	460c      	mov	r4, r1
 800a420:	4605      	mov	r5, r0
 800a422:	eb12 0804 	adds.w	r8, r2, r4
 800a426:	eb43 0905 	adc.w	r9, r3, r5
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	469a      	mov	sl, r3
 800a432:	4693      	mov	fp, r2
 800a434:	4652      	mov	r2, sl
 800a436:	465b      	mov	r3, fp
 800a438:	4640      	mov	r0, r8
 800a43a:	4649      	mov	r1, r9
 800a43c:	f7f5 ff40 	bl	80002c0 <__aeabi_uldivmod>
 800a440:	4602      	mov	r2, r0
 800a442:	460b      	mov	r3, r1
 800a444:	4613      	mov	r3, r2
 800a446:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a448:	6a3b      	ldr	r3, [r7, #32]
 800a44a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a44e:	d308      	bcc.n	800a462 <UART_SetConfig+0x3d2>
 800a450:	6a3b      	ldr	r3, [r7, #32]
 800a452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a456:	d204      	bcs.n	800a462 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	6a3a      	ldr	r2, [r7, #32]
 800a45e:	60da      	str	r2, [r3, #12]
 800a460:	e0c8      	b.n	800a5f4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800a462:	2301      	movs	r3, #1
 800a464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a468:	e0c4      	b.n	800a5f4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	69db      	ldr	r3, [r3, #28]
 800a46e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a472:	d167      	bne.n	800a544 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800a474:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a478:	2b08      	cmp	r3, #8
 800a47a:	d828      	bhi.n	800a4ce <UART_SetConfig+0x43e>
 800a47c:	a201      	add	r2, pc, #4	@ (adr r2, 800a484 <UART_SetConfig+0x3f4>)
 800a47e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a482:	bf00      	nop
 800a484:	0800a4a9 	.word	0x0800a4a9
 800a488:	0800a4b1 	.word	0x0800a4b1
 800a48c:	0800a4b9 	.word	0x0800a4b9
 800a490:	0800a4cf 	.word	0x0800a4cf
 800a494:	0800a4bf 	.word	0x0800a4bf
 800a498:	0800a4cf 	.word	0x0800a4cf
 800a49c:	0800a4cf 	.word	0x0800a4cf
 800a4a0:	0800a4cf 	.word	0x0800a4cf
 800a4a4:	0800a4c7 	.word	0x0800a4c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a4a8:	f7fe feb8 	bl	800921c <HAL_RCC_GetPCLK1Freq>
 800a4ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4ae:	e014      	b.n	800a4da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a4b0:	f7fe feca 	bl	8009248 <HAL_RCC_GetPCLK2Freq>
 800a4b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4b6:	e010      	b.n	800a4da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a4b8:	4b5a      	ldr	r3, [pc, #360]	@ (800a624 <UART_SetConfig+0x594>)
 800a4ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4bc:	e00d      	b.n	800a4da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a4be:	f7fe fe3f 	bl	8009140 <HAL_RCC_GetSysClockFreq>
 800a4c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a4c4:	e009      	b.n	800a4da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a4c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a4cc:	e005      	b.n	800a4da <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a4d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f000 8089 	beq.w	800a5f4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4e6:	4a4e      	ldr	r2, [pc, #312]	@ (800a620 <UART_SetConfig+0x590>)
 800a4e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4f4:	005a      	lsls	r2, r3, #1
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	685b      	ldr	r3, [r3, #4]
 800a4fa:	085b      	lsrs	r3, r3, #1
 800a4fc:	441a      	add	r2, r3
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	fbb2 f3f3 	udiv	r3, r2, r3
 800a506:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a508:	6a3b      	ldr	r3, [r7, #32]
 800a50a:	2b0f      	cmp	r3, #15
 800a50c:	d916      	bls.n	800a53c <UART_SetConfig+0x4ac>
 800a50e:	6a3b      	ldr	r3, [r7, #32]
 800a510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a514:	d212      	bcs.n	800a53c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a516:	6a3b      	ldr	r3, [r7, #32]
 800a518:	b29b      	uxth	r3, r3
 800a51a:	f023 030f 	bic.w	r3, r3, #15
 800a51e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	085b      	lsrs	r3, r3, #1
 800a524:	b29b      	uxth	r3, r3
 800a526:	f003 0307 	and.w	r3, r3, #7
 800a52a:	b29a      	uxth	r2, r3
 800a52c:	8bfb      	ldrh	r3, [r7, #30]
 800a52e:	4313      	orrs	r3, r2
 800a530:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	8bfa      	ldrh	r2, [r7, #30]
 800a538:	60da      	str	r2, [r3, #12]
 800a53a:	e05b      	b.n	800a5f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a53c:	2301      	movs	r3, #1
 800a53e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a542:	e057      	b.n	800a5f4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a544:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a548:	2b08      	cmp	r3, #8
 800a54a:	d828      	bhi.n	800a59e <UART_SetConfig+0x50e>
 800a54c:	a201      	add	r2, pc, #4	@ (adr r2, 800a554 <UART_SetConfig+0x4c4>)
 800a54e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a552:	bf00      	nop
 800a554:	0800a579 	.word	0x0800a579
 800a558:	0800a581 	.word	0x0800a581
 800a55c:	0800a589 	.word	0x0800a589
 800a560:	0800a59f 	.word	0x0800a59f
 800a564:	0800a58f 	.word	0x0800a58f
 800a568:	0800a59f 	.word	0x0800a59f
 800a56c:	0800a59f 	.word	0x0800a59f
 800a570:	0800a59f 	.word	0x0800a59f
 800a574:	0800a597 	.word	0x0800a597
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a578:	f7fe fe50 	bl	800921c <HAL_RCC_GetPCLK1Freq>
 800a57c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a57e:	e014      	b.n	800a5aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a580:	f7fe fe62 	bl	8009248 <HAL_RCC_GetPCLK2Freq>
 800a584:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a586:	e010      	b.n	800a5aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a588:	4b26      	ldr	r3, [pc, #152]	@ (800a624 <UART_SetConfig+0x594>)
 800a58a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a58c:	e00d      	b.n	800a5aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a58e:	f7fe fdd7 	bl	8009140 <HAL_RCC_GetSysClockFreq>
 800a592:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a594:	e009      	b.n	800a5aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a596:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a59a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a59c:	e005      	b.n	800a5aa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a5a8:	bf00      	nop
    }

    if (pclk != 0U)
 800a5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d021      	beq.n	800a5f4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5b4:	4a1a      	ldr	r2, [pc, #104]	@ (800a620 <UART_SetConfig+0x590>)
 800a5b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5be:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	085b      	lsrs	r3, r3, #1
 800a5c8:	441a      	add	r2, r3
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	685b      	ldr	r3, [r3, #4]
 800a5ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5d4:	6a3b      	ldr	r3, [r7, #32]
 800a5d6:	2b0f      	cmp	r3, #15
 800a5d8:	d909      	bls.n	800a5ee <UART_SetConfig+0x55e>
 800a5da:	6a3b      	ldr	r3, [r7, #32]
 800a5dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5e0:	d205      	bcs.n	800a5ee <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a5e2:	6a3b      	ldr	r3, [r7, #32]
 800a5e4:	b29a      	uxth	r2, r3
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	60da      	str	r2, [r3, #12]
 800a5ec:	e002      	b.n	800a5f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	2200      	movs	r2, #0
 800a608:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a60a:	697b      	ldr	r3, [r7, #20]
 800a60c:	2200      	movs	r2, #0
 800a60e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a610:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a614:	4618      	mov	r0, r3
 800a616:	3730      	adds	r7, #48	@ 0x30
 800a618:	46bd      	mov	sp, r7
 800a61a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a61e:	bf00      	nop
 800a620:	0800fd48 	.word	0x0800fd48
 800a624:	00f42400 	.word	0x00f42400

0800a628 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a634:	f003 0308 	and.w	r3, r3, #8
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d00a      	beq.n	800a652 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	685b      	ldr	r3, [r3, #4]
 800a642:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	430a      	orrs	r2, r1
 800a650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a656:	f003 0301 	and.w	r3, r3, #1
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00a      	beq.n	800a674 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	430a      	orrs	r2, r1
 800a672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a678:	f003 0302 	and.w	r3, r3, #2
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00a      	beq.n	800a696 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	685b      	ldr	r3, [r3, #4]
 800a686:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	430a      	orrs	r2, r1
 800a694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a69a:	f003 0304 	and.w	r3, r3, #4
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d00a      	beq.n	800a6b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	430a      	orrs	r2, r1
 800a6b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6bc:	f003 0310 	and.w	r3, r3, #16
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00a      	beq.n	800a6da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	689b      	ldr	r3, [r3, #8]
 800a6ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6de:	f003 0320 	and.w	r3, r3, #32
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00a      	beq.n	800a6fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	689b      	ldr	r3, [r3, #8]
 800a6ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	430a      	orrs	r2, r1
 800a6fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a704:	2b00      	cmp	r3, #0
 800a706:	d01a      	beq.n	800a73e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	685b      	ldr	r3, [r3, #4]
 800a70e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	430a      	orrs	r2, r1
 800a71c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a722:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a726:	d10a      	bne.n	800a73e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	430a      	orrs	r2, r1
 800a73c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a746:	2b00      	cmp	r3, #0
 800a748:	d00a      	beq.n	800a760 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	430a      	orrs	r2, r1
 800a75e:	605a      	str	r2, [r3, #4]
  }
}
 800a760:	bf00      	nop
 800a762:	370c      	adds	r7, #12
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b098      	sub	sp, #96	@ 0x60
 800a770:	af02      	add	r7, sp, #8
 800a772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a77c:	f7f8 fde0 	bl	8003340 <HAL_GetTick>
 800a780:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f003 0308 	and.w	r3, r3, #8
 800a78c:	2b08      	cmp	r3, #8
 800a78e:	d12f      	bne.n	800a7f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a790:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a794:	9300      	str	r3, [sp, #0]
 800a796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a798:	2200      	movs	r2, #0
 800a79a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 f88e 	bl	800a8c0 <UART_WaitOnFlagUntilTimeout>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d022      	beq.n	800a7f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7b2:	e853 3f00 	ldrex	r3, [r3]
 800a7b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7be:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	461a      	mov	r2, r3
 800a7c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7d0:	e841 2300 	strex	r3, r2, [r1]
 800a7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d1e6      	bne.n	800a7aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	2220      	movs	r2, #32
 800a7e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a7ec:	2303      	movs	r3, #3
 800a7ee:	e063      	b.n	800a8b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f003 0304 	and.w	r3, r3, #4
 800a7fa:	2b04      	cmp	r3, #4
 800a7fc:	d149      	bne.n	800a892 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a802:	9300      	str	r3, [sp, #0]
 800a804:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a806:	2200      	movs	r2, #0
 800a808:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f000 f857 	bl	800a8c0 <UART_WaitOnFlagUntilTimeout>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d03c      	beq.n	800a892 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a820:	e853 3f00 	ldrex	r3, [r3]
 800a824:	623b      	str	r3, [r7, #32]
   return(result);
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a82c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	461a      	mov	r2, r3
 800a834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a836:	633b      	str	r3, [r7, #48]	@ 0x30
 800a838:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a83c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a83e:	e841 2300 	strex	r3, r2, [r1]
 800a842:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a846:	2b00      	cmp	r3, #0
 800a848:	d1e6      	bne.n	800a818 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	3308      	adds	r3, #8
 800a850:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	e853 3f00 	ldrex	r3, [r3]
 800a858:	60fb      	str	r3, [r7, #12]
   return(result);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f023 0301 	bic.w	r3, r3, #1
 800a860:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3308      	adds	r3, #8
 800a868:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a86a:	61fa      	str	r2, [r7, #28]
 800a86c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86e:	69b9      	ldr	r1, [r7, #24]
 800a870:	69fa      	ldr	r2, [r7, #28]
 800a872:	e841 2300 	strex	r3, r2, [r1]
 800a876:	617b      	str	r3, [r7, #20]
   return(result);
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1e5      	bne.n	800a84a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	2220      	movs	r2, #32
 800a882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2200      	movs	r2, #0
 800a88a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a88e:	2303      	movs	r3, #3
 800a890:	e012      	b.n	800a8b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2220      	movs	r2, #32
 800a896:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2220      	movs	r2, #32
 800a89e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8b6:	2300      	movs	r3, #0
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3758      	adds	r7, #88	@ 0x58
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	60b9      	str	r1, [r7, #8]
 800a8ca:	603b      	str	r3, [r7, #0]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8d0:	e04f      	b.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a8d2:	69bb      	ldr	r3, [r7, #24]
 800a8d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8d8:	d04b      	beq.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8da:	f7f8 fd31 	bl	8003340 <HAL_GetTick>
 800a8de:	4602      	mov	r2, r0
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	69ba      	ldr	r2, [r7, #24]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d302      	bcc.n	800a8f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a8ea:	69bb      	ldr	r3, [r7, #24]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d101      	bne.n	800a8f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a8f0:	2303      	movs	r3, #3
 800a8f2:	e04e      	b.n	800a992 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f003 0304 	and.w	r3, r3, #4
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d037      	beq.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	2b80      	cmp	r3, #128	@ 0x80
 800a906:	d034      	beq.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	2b40      	cmp	r3, #64	@ 0x40
 800a90c:	d031      	beq.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	69db      	ldr	r3, [r3, #28]
 800a914:	f003 0308 	and.w	r3, r3, #8
 800a918:	2b08      	cmp	r3, #8
 800a91a:	d110      	bne.n	800a93e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2208      	movs	r2, #8
 800a922:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a924:	68f8      	ldr	r0, [r7, #12]
 800a926:	f000 f838 	bl	800a99a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	2208      	movs	r2, #8
 800a92e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2200      	movs	r2, #0
 800a936:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	e029      	b.n	800a992 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	69db      	ldr	r3, [r3, #28]
 800a944:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a94c:	d111      	bne.n	800a972 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a956:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	f000 f81e 	bl	800a99a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	2220      	movs	r2, #32
 800a962:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2200      	movs	r2, #0
 800a96a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a96e:	2303      	movs	r3, #3
 800a970:	e00f      	b.n	800a992 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	69da      	ldr	r2, [r3, #28]
 800a978:	68bb      	ldr	r3, [r7, #8]
 800a97a:	4013      	ands	r3, r2
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	429a      	cmp	r2, r3
 800a980:	bf0c      	ite	eq
 800a982:	2301      	moveq	r3, #1
 800a984:	2300      	movne	r3, #0
 800a986:	b2db      	uxtb	r3, r3
 800a988:	461a      	mov	r2, r3
 800a98a:	79fb      	ldrb	r3, [r7, #7]
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d0a0      	beq.n	800a8d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a99a:	b480      	push	{r7}
 800a99c:	b095      	sub	sp, #84	@ 0x54
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9aa:	e853 3f00 	ldrex	r3, [r3]
 800a9ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	461a      	mov	r2, r3
 800a9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9c8:	e841 2300 	strex	r3, r2, [r1]
 800a9cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d1e6      	bne.n	800a9a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3308      	adds	r3, #8
 800a9da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	e853 3f00 	ldrex	r3, [r3]
 800a9e2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9ea:	f023 0301 	bic.w	r3, r3, #1
 800a9ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	3308      	adds	r3, #8
 800a9f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a9f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a9fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a9fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa00:	e841 2300 	strex	r3, r2, [r1]
 800aa04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d1e3      	bne.n	800a9d4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d118      	bne.n	800aa46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	e853 3f00 	ldrex	r3, [r3]
 800aa20:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	f023 0310 	bic.w	r3, r3, #16
 800aa28:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	461a      	mov	r2, r3
 800aa30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa32:	61bb      	str	r3, [r7, #24]
 800aa34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa36:	6979      	ldr	r1, [r7, #20]
 800aa38:	69ba      	ldr	r2, [r7, #24]
 800aa3a:	e841 2300 	strex	r3, r2, [r1]
 800aa3e:	613b      	str	r3, [r7, #16]
   return(result);
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d1e6      	bne.n	800aa14 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2220      	movs	r2, #32
 800aa4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2200      	movs	r2, #0
 800aa52:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2200      	movs	r2, #0
 800aa58:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aa5a:	bf00      	nop
 800aa5c:	3754      	adds	r7, #84	@ 0x54
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa64:	4770      	bx	lr

0800aa66 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800aa66:	b480      	push	{r7}
 800aa68:	b085      	sub	sp, #20
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d101      	bne.n	800aa7c <HAL_UARTEx_DisableFifoMode+0x16>
 800aa78:	2302      	movs	r3, #2
 800aa7a:	e027      	b.n	800aacc <HAL_UARTEx_DisableFifoMode+0x66>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2201      	movs	r2, #1
 800aa80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2224      	movs	r2, #36	@ 0x24
 800aa88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f022 0201 	bic.w	r2, r2, #1
 800aaa2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800aaaa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2200      	movs	r2, #0
 800aab0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2220      	movs	r2, #32
 800aabe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800aaca:	2300      	movs	r3, #0
}
 800aacc:	4618      	mov	r0, r3
 800aace:	3714      	adds	r7, #20
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
 800aae0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d101      	bne.n	800aaf0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aaec:	2302      	movs	r3, #2
 800aaee:	e02d      	b.n	800ab4c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2224      	movs	r2, #36	@ 0x24
 800aafc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f022 0201 	bic.w	r2, r2, #1
 800ab16:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	689b      	ldr	r3, [r3, #8]
 800ab1e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	683a      	ldr	r2, [r7, #0]
 800ab28:	430a      	orrs	r2, r1
 800ab2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 f84f 	bl	800abd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	68fa      	ldr	r2, [r7, #12]
 800ab38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2220      	movs	r2, #32
 800ab3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2200      	movs	r2, #0
 800ab46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab4a:	2300      	movs	r3, #0
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3710      	adds	r7, #16
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d101      	bne.n	800ab6c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ab68:	2302      	movs	r3, #2
 800ab6a:	e02d      	b.n	800abc8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2224      	movs	r2, #36	@ 0x24
 800ab78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	681a      	ldr	r2, [r3, #0]
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f022 0201 	bic.w	r2, r2, #1
 800ab92:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	689b      	ldr	r3, [r3, #8]
 800ab9a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	683a      	ldr	r2, [r7, #0]
 800aba4:	430a      	orrs	r2, r1
 800aba6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f000 f811 	bl	800abd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	68fa      	ldr	r2, [r7, #12]
 800abb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2220      	movs	r2, #32
 800abba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2200      	movs	r2, #0
 800abc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3710      	adds	r7, #16
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d108      	bne.n	800abf2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2201      	movs	r2, #1
 800abe4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800abf0:	e031      	b.n	800ac56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800abf2:	2308      	movs	r3, #8
 800abf4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800abf6:	2308      	movs	r3, #8
 800abf8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	0e5b      	lsrs	r3, r3, #25
 800ac02:	b2db      	uxtb	r3, r3
 800ac04:	f003 0307 	and.w	r3, r3, #7
 800ac08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	689b      	ldr	r3, [r3, #8]
 800ac10:	0f5b      	lsrs	r3, r3, #29
 800ac12:	b2db      	uxtb	r3, r3
 800ac14:	f003 0307 	and.w	r3, r3, #7
 800ac18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac1a:	7bbb      	ldrb	r3, [r7, #14]
 800ac1c:	7b3a      	ldrb	r2, [r7, #12]
 800ac1e:	4911      	ldr	r1, [pc, #68]	@ (800ac64 <UARTEx_SetNbDataToProcess+0x94>)
 800ac20:	5c8a      	ldrb	r2, [r1, r2]
 800ac22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ac26:	7b3a      	ldrb	r2, [r7, #12]
 800ac28:	490f      	ldr	r1, [pc, #60]	@ (800ac68 <UARTEx_SetNbDataToProcess+0x98>)
 800ac2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ac2c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac30:	b29a      	uxth	r2, r3
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac38:	7bfb      	ldrb	r3, [r7, #15]
 800ac3a:	7b7a      	ldrb	r2, [r7, #13]
 800ac3c:	4909      	ldr	r1, [pc, #36]	@ (800ac64 <UARTEx_SetNbDataToProcess+0x94>)
 800ac3e:	5c8a      	ldrb	r2, [r1, r2]
 800ac40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ac44:	7b7a      	ldrb	r2, [r7, #13]
 800ac46:	4908      	ldr	r1, [pc, #32]	@ (800ac68 <UARTEx_SetNbDataToProcess+0x98>)
 800ac48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ac4a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ac56:	bf00      	nop
 800ac58:	3714      	adds	r7, #20
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr
 800ac62:	bf00      	nop
 800ac64:	0800fd60 	.word	0x0800fd60
 800ac68:	0800fd68 	.word	0x0800fd68

0800ac6c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b085      	sub	sp, #20
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2200      	movs	r2, #0
 800ac78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800ac7c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800ac80:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	b29a      	uxth	r2, r3
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800ac8c:	2300      	movs	r3, #0
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3714      	adds	r7, #20
 800ac92:	46bd      	mov	sp, r7
 800ac94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac98:	4770      	bx	lr

0800ac9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800ac9a:	b480      	push	{r7}
 800ac9c:	b085      	sub	sp, #20
 800ac9e:	af00      	add	r7, sp, #0
 800aca0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800aca2:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800aca6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800acae:	b29a      	uxth	r2, r3
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	b29b      	uxth	r3, r3
 800acb4:	43db      	mvns	r3, r3
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	4013      	ands	r3, r2
 800acba:	b29a      	uxth	r2, r3
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800acc2:	2300      	movs	r3, #0
}
 800acc4:	4618      	mov	r0, r3
 800acc6:	3714      	adds	r7, #20
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b085      	sub	sp, #20
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	60f8      	str	r0, [r7, #12]
 800acd8:	1d3b      	adds	r3, r7, #4
 800acda:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	2201      	movs	r2, #1
 800ace2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2200      	movs	r2, #0
 800acea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2200      	movs	r2, #0
 800acf2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b0a7      	sub	sp, #156	@ 0x9c
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
 800ad14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	781b      	ldrb	r3, [r3, #0]
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	4413      	add	r3, r2
 800ad26:	881b      	ldrh	r3, [r3, #0]
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800ad2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad32:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	78db      	ldrb	r3, [r3, #3]
 800ad3a:	2b03      	cmp	r3, #3
 800ad3c:	d81f      	bhi.n	800ad7e <USB_ActivateEndpoint+0x72>
 800ad3e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad44 <USB_ActivateEndpoint+0x38>)
 800ad40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad44:	0800ad55 	.word	0x0800ad55
 800ad48:	0800ad71 	.word	0x0800ad71
 800ad4c:	0800ad87 	.word	0x0800ad87
 800ad50:	0800ad63 	.word	0x0800ad63
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800ad54:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ad58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ad5c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ad60:	e012      	b.n	800ad88 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800ad62:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ad66:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800ad6a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ad6e:	e00b      	b.n	800ad88 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800ad70:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ad74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800ad78:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800ad7c:	e004      	b.n	800ad88 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800ad84:	e000      	b.n	800ad88 <USB_ActivateEndpoint+0x7c>
      break;
 800ad86:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	781b      	ldrb	r3, [r3, #0]
 800ad8e:	009b      	lsls	r3, r3, #2
 800ad90:	441a      	add	r2, r3
 800ad92:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ad96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ad9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ad9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ada2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4413      	add	r3, r2
 800adb4:	881b      	ldrh	r3, [r3, #0]
 800adb6:	b29b      	uxth	r3, r3
 800adb8:	b21b      	sxth	r3, r3
 800adba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800adbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adc2:	b21a      	sxth	r2, r3
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	b21b      	sxth	r3, r3
 800adca:	4313      	orrs	r3, r2
 800adcc:	b21b      	sxth	r3, r3
 800adce:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800add2:	687a      	ldr	r2, [r7, #4]
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	441a      	add	r2, r3
 800addc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800ade0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ade4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ade8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800adec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adf0:	b29b      	uxth	r3, r3
 800adf2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	7b1b      	ldrb	r3, [r3, #12]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	f040 8180 	bne.w	800b0fe <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	785b      	ldrb	r3, [r3, #1]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	f000 8084 	beq.w	800af10 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	61bb      	str	r3, [r7, #24]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	461a      	mov	r2, r3
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	4413      	add	r3, r2
 800ae1a:	61bb      	str	r3, [r7, #24]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	00da      	lsls	r2, r3, #3
 800ae22:	69bb      	ldr	r3, [r7, #24]
 800ae24:	4413      	add	r3, r2
 800ae26:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ae2a:	617b      	str	r3, [r7, #20]
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	88db      	ldrh	r3, [r3, #6]
 800ae30:	085b      	lsrs	r3, r3, #1
 800ae32:	b29b      	uxth	r3, r3
 800ae34:	005b      	lsls	r3, r3, #1
 800ae36:	b29a      	uxth	r2, r3
 800ae38:	697b      	ldr	r3, [r7, #20]
 800ae3a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ae3c:	687a      	ldr	r2, [r7, #4]
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	781b      	ldrb	r3, [r3, #0]
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	4413      	add	r3, r2
 800ae46:	881b      	ldrh	r3, [r3, #0]
 800ae48:	827b      	strh	r3, [r7, #18]
 800ae4a:	8a7b      	ldrh	r3, [r7, #18]
 800ae4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d01b      	beq.n	800ae8c <USB_ActivateEndpoint+0x180>
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	4413      	add	r3, r2
 800ae5e:	881b      	ldrh	r3, [r3, #0]
 800ae60:	b29b      	uxth	r3, r3
 800ae62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae6a:	823b      	strh	r3, [r7, #16]
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	009b      	lsls	r3, r3, #2
 800ae74:	441a      	add	r2, r3
 800ae76:	8a3b      	ldrh	r3, [r7, #16]
 800ae78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ae7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ae80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ae84:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	78db      	ldrb	r3, [r3, #3]
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d020      	beq.n	800aed6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	4413      	add	r3, r2
 800ae9e:	881b      	ldrh	r3, [r3, #0]
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aea6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aeaa:	81bb      	strh	r3, [r7, #12]
 800aeac:	89bb      	ldrh	r3, [r7, #12]
 800aeae:	f083 0320 	eor.w	r3, r3, #32
 800aeb2:	81bb      	strh	r3, [r7, #12]
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	009b      	lsls	r3, r3, #2
 800aebc:	441a      	add	r2, r3
 800aebe:	89bb      	ldrh	r3, [r7, #12]
 800aec0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aec4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aec8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	8013      	strh	r3, [r2, #0]
 800aed4:	e3f9      	b.n	800b6ca <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aed6:	687a      	ldr	r2, [r7, #4]
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	009b      	lsls	r3, r3, #2
 800aede:	4413      	add	r3, r2
 800aee0:	881b      	ldrh	r3, [r3, #0]
 800aee2:	b29b      	uxth	r3, r3
 800aee4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aee8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aeec:	81fb      	strh	r3, [r7, #14]
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	441a      	add	r2, r3
 800aef8:	89fb      	ldrh	r3, [r7, #14]
 800aefa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aefe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	8013      	strh	r3, [r2, #0]
 800af0e:	e3dc      	b.n	800b6ca <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	633b      	str	r3, [r7, #48]	@ 0x30
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	461a      	mov	r2, r3
 800af1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af20:	4413      	add	r3, r2
 800af22:	633b      	str	r3, [r7, #48]	@ 0x30
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	00da      	lsls	r2, r3, #3
 800af2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2c:	4413      	add	r3, r2
 800af2e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800af32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	88db      	ldrh	r3, [r3, #6]
 800af38:	085b      	lsrs	r3, r3, #1
 800af3a:	b29b      	uxth	r3, r3
 800af3c:	005b      	lsls	r3, r3, #1
 800af3e:	b29a      	uxth	r2, r3
 800af40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af42:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af4e:	b29b      	uxth	r3, r3
 800af50:	461a      	mov	r2, r3
 800af52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af54:	4413      	add	r3, r2
 800af56:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	781b      	ldrb	r3, [r3, #0]
 800af5c:	00da      	lsls	r2, r3, #3
 800af5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af60:	4413      	add	r3, r2
 800af62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af66:	627b      	str	r3, [r7, #36]	@ 0x24
 800af68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af6a:	881b      	ldrh	r3, [r3, #0]
 800af6c:	b29b      	uxth	r3, r3
 800af6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af72:	b29a      	uxth	r2, r3
 800af74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af76:	801a      	strh	r2, [r3, #0]
 800af78:	683b      	ldr	r3, [r7, #0]
 800af7a:	691b      	ldr	r3, [r3, #16]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d10a      	bne.n	800af96 <USB_ActivateEndpoint+0x28a>
 800af80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af82:	881b      	ldrh	r3, [r3, #0]
 800af84:	b29b      	uxth	r3, r3
 800af86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af8e:	b29a      	uxth	r2, r3
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	801a      	strh	r2, [r3, #0]
 800af94:	e041      	b.n	800b01a <USB_ActivateEndpoint+0x30e>
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	691b      	ldr	r3, [r3, #16]
 800af9a:	2b3e      	cmp	r3, #62	@ 0x3e
 800af9c:	d81c      	bhi.n	800afd8 <USB_ActivateEndpoint+0x2cc>
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	691b      	ldr	r3, [r3, #16]
 800afa2:	085b      	lsrs	r3, r3, #1
 800afa4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	f003 0301 	and.w	r3, r3, #1
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d004      	beq.n	800afbe <USB_ActivateEndpoint+0x2b2>
 800afb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800afb8:	3301      	adds	r3, #1
 800afba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800afbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afc0:	881b      	ldrh	r3, [r3, #0]
 800afc2:	b29a      	uxth	r2, r3
 800afc4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800afc8:	b29b      	uxth	r3, r3
 800afca:	029b      	lsls	r3, r3, #10
 800afcc:	b29b      	uxth	r3, r3
 800afce:	4313      	orrs	r3, r2
 800afd0:	b29a      	uxth	r2, r3
 800afd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd4:	801a      	strh	r2, [r3, #0]
 800afd6:	e020      	b.n	800b01a <USB_ActivateEndpoint+0x30e>
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	691b      	ldr	r3, [r3, #16]
 800afdc:	095b      	lsrs	r3, r3, #5
 800afde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	691b      	ldr	r3, [r3, #16]
 800afe6:	f003 031f 	and.w	r3, r3, #31
 800afea:	2b00      	cmp	r3, #0
 800afec:	d104      	bne.n	800aff8 <USB_ActivateEndpoint+0x2ec>
 800afee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800aff2:	3b01      	subs	r3, #1
 800aff4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800affa:	881b      	ldrh	r3, [r3, #0]
 800affc:	b29a      	uxth	r2, r3
 800affe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b002:	b29b      	uxth	r3, r3
 800b004:	029b      	lsls	r3, r3, #10
 800b006:	b29b      	uxth	r3, r3
 800b008:	4313      	orrs	r3, r2
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b014:	b29a      	uxth	r2, r3
 800b016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b018:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b01a:	687a      	ldr	r2, [r7, #4]
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	781b      	ldrb	r3, [r3, #0]
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	4413      	add	r3, r2
 800b024:	881b      	ldrh	r3, [r3, #0]
 800b026:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b028:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b02a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d01b      	beq.n	800b06a <USB_ActivateEndpoint+0x35e>
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	009b      	lsls	r3, r3, #2
 800b03a:	4413      	add	r3, r2
 800b03c:	881b      	ldrh	r3, [r3, #0]
 800b03e:	b29b      	uxth	r3, r3
 800b040:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b048:	843b      	strh	r3, [r7, #32]
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	009b      	lsls	r3, r3, #2
 800b052:	441a      	add	r2, r3
 800b054:	8c3b      	ldrh	r3, [r7, #32]
 800b056:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b05a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b05e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b066:	b29b      	uxth	r3, r3
 800b068:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d124      	bne.n	800b0bc <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b072:	687a      	ldr	r2, [r7, #4]
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	781b      	ldrb	r3, [r3, #0]
 800b078:	009b      	lsls	r3, r3, #2
 800b07a:	4413      	add	r3, r2
 800b07c:	881b      	ldrh	r3, [r3, #0]
 800b07e:	b29b      	uxth	r3, r3
 800b080:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b084:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b088:	83bb      	strh	r3, [r7, #28]
 800b08a:	8bbb      	ldrh	r3, [r7, #28]
 800b08c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b090:	83bb      	strh	r3, [r7, #28]
 800b092:	8bbb      	ldrh	r3, [r7, #28]
 800b094:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b098:	83bb      	strh	r3, [r7, #28]
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	781b      	ldrb	r3, [r3, #0]
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	441a      	add	r2, r3
 800b0a4:	8bbb      	ldrh	r3, [r7, #28]
 800b0a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0b6:	b29b      	uxth	r3, r3
 800b0b8:	8013      	strh	r3, [r2, #0]
 800b0ba:	e306      	b.n	800b6ca <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	4413      	add	r3, r2
 800b0c6:	881b      	ldrh	r3, [r3, #0]
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b0ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0d2:	83fb      	strh	r3, [r7, #30]
 800b0d4:	8bfb      	ldrh	r3, [r7, #30]
 800b0d6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b0da:	83fb      	strh	r3, [r7, #30]
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	441a      	add	r2, r3
 800b0e6:	8bfb      	ldrh	r3, [r7, #30]
 800b0e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	8013      	strh	r3, [r2, #0]
 800b0fc:	e2e5      	b.n	800b6ca <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	78db      	ldrb	r3, [r3, #3]
 800b102:	2b02      	cmp	r3, #2
 800b104:	d11e      	bne.n	800b144 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	781b      	ldrb	r3, [r3, #0]
 800b10c:	009b      	lsls	r3, r3, #2
 800b10e:	4413      	add	r3, r2
 800b110:	881b      	ldrh	r3, [r3, #0]
 800b112:	b29b      	uxth	r3, r3
 800b114:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b118:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b11c:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	441a      	add	r2, r3
 800b12a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800b12e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b132:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b136:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b13a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b13e:	b29b      	uxth	r3, r3
 800b140:	8013      	strh	r3, [r2, #0]
 800b142:	e01d      	b.n	800b180 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	009b      	lsls	r3, r3, #2
 800b14c:	4413      	add	r3, r2
 800b14e:	881b      	ldrh	r3, [r3, #0]
 800b150:	b29b      	uxth	r3, r3
 800b152:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b156:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b15a:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	683b      	ldr	r3, [r7, #0]
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	009b      	lsls	r3, r3, #2
 800b166:	441a      	add	r2, r3
 800b168:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800b16c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b170:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b174:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b178:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	461a      	mov	r2, r3
 800b18e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b190:	4413      	add	r3, r2
 800b192:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b194:	683b      	ldr	r3, [r7, #0]
 800b196:	781b      	ldrb	r3, [r3, #0]
 800b198:	00da      	lsls	r2, r3, #3
 800b19a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b19c:	4413      	add	r3, r2
 800b19e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b1a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	891b      	ldrh	r3, [r3, #8]
 800b1a8:	085b      	lsrs	r3, r3, #1
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	005b      	lsls	r3, r3, #1
 800b1ae:	b29a      	uxth	r2, r3
 800b1b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b1b2:	801a      	strh	r2, [r3, #0]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	677b      	str	r3, [r7, #116]	@ 0x74
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	461a      	mov	r2, r3
 800b1c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b1c4:	4413      	add	r3, r2
 800b1c6:	677b      	str	r3, [r7, #116]	@ 0x74
 800b1c8:	683b      	ldr	r3, [r7, #0]
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	00da      	lsls	r2, r3, #3
 800b1ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b1d0:	4413      	add	r3, r2
 800b1d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800b1d6:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	895b      	ldrh	r3, [r3, #10]
 800b1dc:	085b      	lsrs	r3, r3, #1
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	005b      	lsls	r3, r3, #1
 800b1e2:	b29a      	uxth	r2, r3
 800b1e4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b1e6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	785b      	ldrb	r3, [r3, #1]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f040 81af 	bne.w	800b550 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	781b      	ldrb	r3, [r3, #0]
 800b1f8:	009b      	lsls	r3, r3, #2
 800b1fa:	4413      	add	r3, r2
 800b1fc:	881b      	ldrh	r3, [r3, #0]
 800b1fe:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800b202:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800b206:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d01d      	beq.n	800b24a <USB_ActivateEndpoint+0x53e>
 800b20e:	687a      	ldr	r2, [r7, #4]
 800b210:	683b      	ldr	r3, [r7, #0]
 800b212:	781b      	ldrb	r3, [r3, #0]
 800b214:	009b      	lsls	r3, r3, #2
 800b216:	4413      	add	r3, r2
 800b218:	881b      	ldrh	r3, [r3, #0]
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b220:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b224:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	009b      	lsls	r3, r3, #2
 800b230:	441a      	add	r2, r3
 800b232:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800b236:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b23a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b23e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b246:	b29b      	uxth	r3, r3
 800b248:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	4413      	add	r3, r2
 800b254:	881b      	ldrh	r3, [r3, #0]
 800b256:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800b25a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800b25e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b262:	2b00      	cmp	r3, #0
 800b264:	d01d      	beq.n	800b2a2 <USB_ActivateEndpoint+0x596>
 800b266:	687a      	ldr	r2, [r7, #4]
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	009b      	lsls	r3, r3, #2
 800b26e:	4413      	add	r3, r2
 800b270:	881b      	ldrh	r3, [r3, #0]
 800b272:	b29b      	uxth	r3, r3
 800b274:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b278:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b27c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800b280:	687a      	ldr	r2, [r7, #4]
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	781b      	ldrb	r3, [r3, #0]
 800b286:	009b      	lsls	r3, r3, #2
 800b288:	441a      	add	r2, r3
 800b28a:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800b28e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b292:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b296:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b29a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b29e:	b29b      	uxth	r3, r3
 800b2a0:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	785b      	ldrb	r3, [r3, #1]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d16b      	bne.n	800b382 <USB_ActivateEndpoint+0x676>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2ba:	4413      	add	r3, r2
 800b2bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	00da      	lsls	r2, r3, #3
 800b2c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2c6:	4413      	add	r3, r2
 800b2c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b2cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2d0:	881b      	ldrh	r3, [r3, #0]
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2d8:	b29a      	uxth	r2, r3
 800b2da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2dc:	801a      	strh	r2, [r3, #0]
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	691b      	ldr	r3, [r3, #16]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d10a      	bne.n	800b2fc <USB_ActivateEndpoint+0x5f0>
 800b2e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2e8:	881b      	ldrh	r3, [r3, #0]
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2f4:	b29a      	uxth	r2, r3
 800b2f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b2f8:	801a      	strh	r2, [r3, #0]
 800b2fa:	e05d      	b.n	800b3b8 <USB_ActivateEndpoint+0x6ac>
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	691b      	ldr	r3, [r3, #16]
 800b300:	2b3e      	cmp	r3, #62	@ 0x3e
 800b302:	d81c      	bhi.n	800b33e <USB_ActivateEndpoint+0x632>
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	691b      	ldr	r3, [r3, #16]
 800b308:	085b      	lsrs	r3, r3, #1
 800b30a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b30e:	683b      	ldr	r3, [r7, #0]
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	f003 0301 	and.w	r3, r3, #1
 800b316:	2b00      	cmp	r3, #0
 800b318:	d004      	beq.n	800b324 <USB_ActivateEndpoint+0x618>
 800b31a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b31e:	3301      	adds	r3, #1
 800b320:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b326:	881b      	ldrh	r3, [r3, #0]
 800b328:	b29a      	uxth	r2, r3
 800b32a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b32e:	b29b      	uxth	r3, r3
 800b330:	029b      	lsls	r3, r3, #10
 800b332:	b29b      	uxth	r3, r3
 800b334:	4313      	orrs	r3, r2
 800b336:	b29a      	uxth	r2, r3
 800b338:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b33a:	801a      	strh	r2, [r3, #0]
 800b33c:	e03c      	b.n	800b3b8 <USB_ActivateEndpoint+0x6ac>
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	095b      	lsrs	r3, r3, #5
 800b344:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	691b      	ldr	r3, [r3, #16]
 800b34c:	f003 031f 	and.w	r3, r3, #31
 800b350:	2b00      	cmp	r3, #0
 800b352:	d104      	bne.n	800b35e <USB_ActivateEndpoint+0x652>
 800b354:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b358:	3b01      	subs	r3, #1
 800b35a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b35e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b360:	881b      	ldrh	r3, [r3, #0]
 800b362:	b29a      	uxth	r2, r3
 800b364:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b368:	b29b      	uxth	r3, r3
 800b36a:	029b      	lsls	r3, r3, #10
 800b36c:	b29b      	uxth	r3, r3
 800b36e:	4313      	orrs	r3, r2
 800b370:	b29b      	uxth	r3, r3
 800b372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b37a:	b29a      	uxth	r2, r3
 800b37c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b37e:	801a      	strh	r2, [r3, #0]
 800b380:	e01a      	b.n	800b3b8 <USB_ActivateEndpoint+0x6ac>
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	785b      	ldrb	r3, [r3, #1]
 800b386:	2b01      	cmp	r3, #1
 800b388:	d116      	bne.n	800b3b8 <USB_ActivateEndpoint+0x6ac>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b394:	b29b      	uxth	r3, r3
 800b396:	461a      	mov	r2, r3
 800b398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b39a:	4413      	add	r3, r2
 800b39c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	00da      	lsls	r2, r3, #3
 800b3a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b3a6:	4413      	add	r3, r2
 800b3a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b3ac:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	691b      	ldr	r3, [r3, #16]
 800b3b2:	b29a      	uxth	r2, r3
 800b3b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b3b6:	801a      	strh	r2, [r3, #0]
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	785b      	ldrb	r3, [r3, #1]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d16b      	bne.n	800b49c <USB_ActivateEndpoint+0x790>
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b3ce:	b29b      	uxth	r3, r3
 800b3d0:	461a      	mov	r2, r3
 800b3d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3d4:	4413      	add	r3, r2
 800b3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	781b      	ldrb	r3, [r3, #0]
 800b3dc:	00da      	lsls	r2, r3, #3
 800b3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3e0:	4413      	add	r3, r2
 800b3e2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b3e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3ea:	881b      	ldrh	r3, [r3, #0]
 800b3ec:	b29b      	uxth	r3, r3
 800b3ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3f2:	b29a      	uxth	r2, r3
 800b3f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3f6:	801a      	strh	r2, [r3, #0]
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	691b      	ldr	r3, [r3, #16]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d10a      	bne.n	800b416 <USB_ActivateEndpoint+0x70a>
 800b400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b402:	881b      	ldrh	r3, [r3, #0]
 800b404:	b29b      	uxth	r3, r3
 800b406:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b40a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b40e:	b29a      	uxth	r2, r3
 800b410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b412:	801a      	strh	r2, [r3, #0]
 800b414:	e05b      	b.n	800b4ce <USB_ActivateEndpoint+0x7c2>
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	2b3e      	cmp	r3, #62	@ 0x3e
 800b41c:	d81c      	bhi.n	800b458 <USB_ActivateEndpoint+0x74c>
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	691b      	ldr	r3, [r3, #16]
 800b422:	085b      	lsrs	r3, r3, #1
 800b424:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	f003 0301 	and.w	r3, r3, #1
 800b430:	2b00      	cmp	r3, #0
 800b432:	d004      	beq.n	800b43e <USB_ActivateEndpoint+0x732>
 800b434:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b438:	3301      	adds	r3, #1
 800b43a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b43e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b440:	881b      	ldrh	r3, [r3, #0]
 800b442:	b29a      	uxth	r2, r3
 800b444:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b448:	b29b      	uxth	r3, r3
 800b44a:	029b      	lsls	r3, r3, #10
 800b44c:	b29b      	uxth	r3, r3
 800b44e:	4313      	orrs	r3, r2
 800b450:	b29a      	uxth	r2, r3
 800b452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b454:	801a      	strh	r2, [r3, #0]
 800b456:	e03a      	b.n	800b4ce <USB_ActivateEndpoint+0x7c2>
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	691b      	ldr	r3, [r3, #16]
 800b45c:	095b      	lsrs	r3, r3, #5
 800b45e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	f003 031f 	and.w	r3, r3, #31
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d104      	bne.n	800b478 <USB_ActivateEndpoint+0x76c>
 800b46e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b472:	3b01      	subs	r3, #1
 800b474:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47a:	881b      	ldrh	r3, [r3, #0]
 800b47c:	b29a      	uxth	r2, r3
 800b47e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b482:	b29b      	uxth	r3, r3
 800b484:	029b      	lsls	r3, r3, #10
 800b486:	b29b      	uxth	r3, r3
 800b488:	4313      	orrs	r3, r2
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b494:	b29a      	uxth	r2, r3
 800b496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b498:	801a      	strh	r2, [r3, #0]
 800b49a:	e018      	b.n	800b4ce <USB_ActivateEndpoint+0x7c2>
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	785b      	ldrb	r3, [r3, #1]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d114      	bne.n	800b4ce <USB_ActivateEndpoint+0x7c2>
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4aa:	b29b      	uxth	r3, r3
 800b4ac:	461a      	mov	r2, r3
 800b4ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4b0:	4413      	add	r3, r2
 800b4b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	00da      	lsls	r2, r3, #3
 800b4ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b4bc:	4413      	add	r3, r2
 800b4be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b4c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800b4c4:	683b      	ldr	r3, [r7, #0]
 800b4c6:	691b      	ldr	r3, [r3, #16]
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4cc:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	781b      	ldrb	r3, [r3, #0]
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	4413      	add	r3, r2
 800b4d8:	881b      	ldrh	r3, [r3, #0]
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b4e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b4e4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b4e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b4e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b4ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b4ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b4f0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b4f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800b4f6:	687a      	ldr	r2, [r7, #4]
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	009b      	lsls	r3, r3, #2
 800b4fe:	441a      	add	r2, r3
 800b500:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b502:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b506:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b50a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b50e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b512:	b29b      	uxth	r3, r3
 800b514:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b516:	687a      	ldr	r2, [r7, #4]
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	781b      	ldrb	r3, [r3, #0]
 800b51c:	009b      	lsls	r3, r3, #2
 800b51e:	4413      	add	r3, r2
 800b520:	881b      	ldrh	r3, [r3, #0]
 800b522:	b29b      	uxth	r3, r3
 800b524:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b528:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b52c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	781b      	ldrb	r3, [r3, #0]
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	441a      	add	r2, r3
 800b538:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800b53a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b53e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b542:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b546:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b54a:	b29b      	uxth	r3, r3
 800b54c:	8013      	strh	r3, [r2, #0]
 800b54e:	e0bc      	b.n	800b6ca <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b550:	687a      	ldr	r2, [r7, #4]
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	781b      	ldrb	r3, [r3, #0]
 800b556:	009b      	lsls	r3, r3, #2
 800b558:	4413      	add	r3, r2
 800b55a:	881b      	ldrh	r3, [r3, #0]
 800b55c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800b560:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800b564:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d01d      	beq.n	800b5a8 <USB_ActivateEndpoint+0x89c>
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	4413      	add	r3, r2
 800b576:	881b      	ldrh	r3, [r3, #0]
 800b578:	b29b      	uxth	r3, r3
 800b57a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b57e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b582:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	781b      	ldrb	r3, [r3, #0]
 800b58c:	009b      	lsls	r3, r3, #2
 800b58e:	441a      	add	r2, r3
 800b590:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800b594:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b598:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b59c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b5a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b5a8:	687a      	ldr	r2, [r7, #4]
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	781b      	ldrb	r3, [r3, #0]
 800b5ae:	009b      	lsls	r3, r3, #2
 800b5b0:	4413      	add	r3, r2
 800b5b2:	881b      	ldrh	r3, [r3, #0]
 800b5b4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800b5b8:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800b5bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d01d      	beq.n	800b600 <USB_ActivateEndpoint+0x8f4>
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	009b      	lsls	r3, r3, #2
 800b5cc:	4413      	add	r3, r2
 800b5ce:	881b      	ldrh	r3, [r3, #0]
 800b5d0:	b29b      	uxth	r3, r3
 800b5d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5da:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	441a      	add	r2, r3
 800b5e8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800b5ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b5fc:	b29b      	uxth	r3, r3
 800b5fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	78db      	ldrb	r3, [r3, #3]
 800b604:	2b01      	cmp	r3, #1
 800b606:	d024      	beq.n	800b652 <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b608:	687a      	ldr	r2, [r7, #4]
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4413      	add	r3, r2
 800b612:	881b      	ldrh	r3, [r3, #0]
 800b614:	b29b      	uxth	r3, r3
 800b616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b61a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b61e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b622:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b626:	f083 0320 	eor.w	r3, r3, #32
 800b62a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	683b      	ldr	r3, [r7, #0]
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	009b      	lsls	r3, r3, #2
 800b636:	441a      	add	r2, r3
 800b638:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b63c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b640:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b644:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b648:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	8013      	strh	r3, [r2, #0]
 800b650:	e01d      	b.n	800b68e <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	683b      	ldr	r3, [r7, #0]
 800b656:	781b      	ldrb	r3, [r3, #0]
 800b658:	009b      	lsls	r3, r3, #2
 800b65a:	4413      	add	r3, r2
 800b65c:	881b      	ldrh	r3, [r3, #0]
 800b65e:	b29b      	uxth	r3, r3
 800b660:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b664:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b668:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b66c:	687a      	ldr	r2, [r7, #4]
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	781b      	ldrb	r3, [r3, #0]
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	441a      	add	r2, r3
 800b676:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b67a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b67e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b686:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b68a:	b29b      	uxth	r3, r3
 800b68c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	781b      	ldrb	r3, [r3, #0]
 800b694:	009b      	lsls	r3, r3, #2
 800b696:	4413      	add	r3, r2
 800b698:	881b      	ldrh	r3, [r3, #0]
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b6a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6a4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	781b      	ldrb	r3, [r3, #0]
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	441a      	add	r2, r3
 800b6b2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b6b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6c6:	b29b      	uxth	r3, r3
 800b6c8:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b6ca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	379c      	adds	r7, #156	@ 0x9c
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d8:	4770      	bx	lr
 800b6da:	bf00      	nop

0800b6dc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b08d      	sub	sp, #52	@ 0x34
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	7b1b      	ldrb	r3, [r3, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f040 808e 	bne.w	800b80c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b6f0:	683b      	ldr	r3, [r7, #0]
 800b6f2:	785b      	ldrb	r3, [r3, #1]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d044      	beq.n	800b782 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	4413      	add	r3, r2
 800b702:	881b      	ldrh	r3, [r3, #0]
 800b704:	81bb      	strh	r3, [r7, #12]
 800b706:	89bb      	ldrh	r3, [r7, #12]
 800b708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d01b      	beq.n	800b748 <USB_DeactivateEndpoint+0x6c>
 800b710:	687a      	ldr	r2, [r7, #4]
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	781b      	ldrb	r3, [r3, #0]
 800b716:	009b      	lsls	r3, r3, #2
 800b718:	4413      	add	r3, r2
 800b71a:	881b      	ldrh	r3, [r3, #0]
 800b71c:	b29b      	uxth	r3, r3
 800b71e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b726:	817b      	strh	r3, [r7, #10]
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	683b      	ldr	r3, [r7, #0]
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	009b      	lsls	r3, r3, #2
 800b730:	441a      	add	r2, r3
 800b732:	897b      	ldrh	r3, [r7, #10]
 800b734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b73c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b740:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b744:	b29b      	uxth	r3, r3
 800b746:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b748:	687a      	ldr	r2, [r7, #4]
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	781b      	ldrb	r3, [r3, #0]
 800b74e:	009b      	lsls	r3, r3, #2
 800b750:	4413      	add	r3, r2
 800b752:	881b      	ldrh	r3, [r3, #0]
 800b754:	b29b      	uxth	r3, r3
 800b756:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b75a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b75e:	813b      	strh	r3, [r7, #8]
 800b760:	687a      	ldr	r2, [r7, #4]
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	781b      	ldrb	r3, [r3, #0]
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	441a      	add	r2, r3
 800b76a:	893b      	ldrh	r3, [r7, #8]
 800b76c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b770:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b774:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b778:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b77c:	b29b      	uxth	r3, r3
 800b77e:	8013      	strh	r3, [r2, #0]
 800b780:	e192      	b.n	800baa8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b782:	687a      	ldr	r2, [r7, #4]
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	781b      	ldrb	r3, [r3, #0]
 800b788:	009b      	lsls	r3, r3, #2
 800b78a:	4413      	add	r3, r2
 800b78c:	881b      	ldrh	r3, [r3, #0]
 800b78e:	827b      	strh	r3, [r7, #18]
 800b790:	8a7b      	ldrh	r3, [r7, #18]
 800b792:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b796:	2b00      	cmp	r3, #0
 800b798:	d01b      	beq.n	800b7d2 <USB_DeactivateEndpoint+0xf6>
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	781b      	ldrb	r3, [r3, #0]
 800b7a0:	009b      	lsls	r3, r3, #2
 800b7a2:	4413      	add	r3, r2
 800b7a4:	881b      	ldrh	r3, [r3, #0]
 800b7a6:	b29b      	uxth	r3, r3
 800b7a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b7ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7b0:	823b      	strh	r3, [r7, #16]
 800b7b2:	687a      	ldr	r2, [r7, #4]
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	009b      	lsls	r3, r3, #2
 800b7ba:	441a      	add	r2, r3
 800b7bc:	8a3b      	ldrh	r3, [r7, #16]
 800b7be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b7ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7ce:	b29b      	uxth	r3, r3
 800b7d0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b7d2:	687a      	ldr	r2, [r7, #4]
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	781b      	ldrb	r3, [r3, #0]
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	4413      	add	r3, r2
 800b7dc:	881b      	ldrh	r3, [r3, #0]
 800b7de:	b29b      	uxth	r3, r3
 800b7e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b7e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7e8:	81fb      	strh	r3, [r7, #14]
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	683b      	ldr	r3, [r7, #0]
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	009b      	lsls	r3, r3, #2
 800b7f2:	441a      	add	r2, r3
 800b7f4:	89fb      	ldrh	r3, [r7, #14]
 800b7f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b7fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b7fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b806:	b29b      	uxth	r3, r3
 800b808:	8013      	strh	r3, [r2, #0]
 800b80a:	e14d      	b.n	800baa8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	785b      	ldrb	r3, [r3, #1]
 800b810:	2b00      	cmp	r3, #0
 800b812:	f040 80a5 	bne.w	800b960 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b816:	687a      	ldr	r2, [r7, #4]
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	009b      	lsls	r3, r3, #2
 800b81e:	4413      	add	r3, r2
 800b820:	881b      	ldrh	r3, [r3, #0]
 800b822:	843b      	strh	r3, [r7, #32]
 800b824:	8c3b      	ldrh	r3, [r7, #32]
 800b826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d01b      	beq.n	800b866 <USB_DeactivateEndpoint+0x18a>
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	781b      	ldrb	r3, [r3, #0]
 800b834:	009b      	lsls	r3, r3, #2
 800b836:	4413      	add	r3, r2
 800b838:	881b      	ldrh	r3, [r3, #0]
 800b83a:	b29b      	uxth	r3, r3
 800b83c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b844:	83fb      	strh	r3, [r7, #30]
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	441a      	add	r2, r3
 800b850:	8bfb      	ldrh	r3, [r7, #30]
 800b852:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b856:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b85a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b85e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b862:	b29b      	uxth	r3, r3
 800b864:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	009b      	lsls	r3, r3, #2
 800b86e:	4413      	add	r3, r2
 800b870:	881b      	ldrh	r3, [r3, #0]
 800b872:	83bb      	strh	r3, [r7, #28]
 800b874:	8bbb      	ldrh	r3, [r7, #28]
 800b876:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d01b      	beq.n	800b8b6 <USB_DeactivateEndpoint+0x1da>
 800b87e:	687a      	ldr	r2, [r7, #4]
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	781b      	ldrb	r3, [r3, #0]
 800b884:	009b      	lsls	r3, r3, #2
 800b886:	4413      	add	r3, r2
 800b888:	881b      	ldrh	r3, [r3, #0]
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b890:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b894:	837b      	strh	r3, [r7, #26]
 800b896:	687a      	ldr	r2, [r7, #4]
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	009b      	lsls	r3, r3, #2
 800b89e:	441a      	add	r2, r3
 800b8a0:	8b7b      	ldrh	r3, [r7, #26]
 800b8a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8ae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b8b2:	b29b      	uxth	r3, r3
 800b8b4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b8b6:	687a      	ldr	r2, [r7, #4]
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	781b      	ldrb	r3, [r3, #0]
 800b8bc:	009b      	lsls	r3, r3, #2
 800b8be:	4413      	add	r3, r2
 800b8c0:	881b      	ldrh	r3, [r3, #0]
 800b8c2:	b29b      	uxth	r3, r3
 800b8c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b8cc:	833b      	strh	r3, [r7, #24]
 800b8ce:	687a      	ldr	r2, [r7, #4]
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	441a      	add	r2, r3
 800b8d8:	8b3b      	ldrh	r3, [r7, #24]
 800b8da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b8de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b8e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b8e6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b8ee:	687a      	ldr	r2, [r7, #4]
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	781b      	ldrb	r3, [r3, #0]
 800b8f4:	009b      	lsls	r3, r3, #2
 800b8f6:	4413      	add	r3, r2
 800b8f8:	881b      	ldrh	r3, [r3, #0]
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b900:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b904:	82fb      	strh	r3, [r7, #22]
 800b906:	687a      	ldr	r2, [r7, #4]
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	781b      	ldrb	r3, [r3, #0]
 800b90c:	009b      	lsls	r3, r3, #2
 800b90e:	441a      	add	r2, r3
 800b910:	8afb      	ldrh	r3, [r7, #22]
 800b912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b91a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b922:	b29b      	uxth	r3, r3
 800b924:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	4413      	add	r3, r2
 800b930:	881b      	ldrh	r3, [r3, #0]
 800b932:	b29b      	uxth	r3, r3
 800b934:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b938:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b93c:	82bb      	strh	r3, [r7, #20]
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	441a      	add	r2, r3
 800b948:	8abb      	ldrh	r3, [r7, #20]
 800b94a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b94e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b95a:	b29b      	uxth	r3, r3
 800b95c:	8013      	strh	r3, [r2, #0]
 800b95e:	e0a3      	b.n	800baa8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b960:	687a      	ldr	r2, [r7, #4]
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	781b      	ldrb	r3, [r3, #0]
 800b966:	009b      	lsls	r3, r3, #2
 800b968:	4413      	add	r3, r2
 800b96a:	881b      	ldrh	r3, [r3, #0]
 800b96c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b96e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b970:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d01b      	beq.n	800b9b0 <USB_DeactivateEndpoint+0x2d4>
 800b978:	687a      	ldr	r2, [r7, #4]
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	4413      	add	r3, r2
 800b982:	881b      	ldrh	r3, [r3, #0]
 800b984:	b29b      	uxth	r3, r3
 800b986:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b98a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b98e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	781b      	ldrb	r3, [r3, #0]
 800b996:	009b      	lsls	r3, r3, #2
 800b998:	441a      	add	r2, r3
 800b99a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b99c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b9a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	781b      	ldrb	r3, [r3, #0]
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	4413      	add	r3, r2
 800b9ba:	881b      	ldrh	r3, [r3, #0]
 800b9bc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b9be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b9c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d01b      	beq.n	800ba00 <USB_DeactivateEndpoint+0x324>
 800b9c8:	687a      	ldr	r2, [r7, #4]
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	781b      	ldrb	r3, [r3, #0]
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	4413      	add	r3, r2
 800b9d2:	881b      	ldrh	r3, [r3, #0]
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b9da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9de:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	683b      	ldr	r3, [r7, #0]
 800b9e4:	781b      	ldrb	r3, [r3, #0]
 800b9e6:	009b      	lsls	r3, r3, #2
 800b9e8:	441a      	add	r2, r3
 800b9ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b9ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b9f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b9f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b9f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b9fc:	b29b      	uxth	r3, r3
 800b9fe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800ba00:	687a      	ldr	r2, [r7, #4]
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	781b      	ldrb	r3, [r3, #0]
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	4413      	add	r3, r2
 800ba0a:	881b      	ldrh	r3, [r3, #0]
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba16:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ba18:	687a      	ldr	r2, [r7, #4]
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	781b      	ldrb	r3, [r3, #0]
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	441a      	add	r2, r3
 800ba22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ba24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ba30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba34:	b29b      	uxth	r3, r3
 800ba36:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ba38:	687a      	ldr	r2, [r7, #4]
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	009b      	lsls	r3, r3, #2
 800ba40:	4413      	add	r3, r2
 800ba42:	881b      	ldrh	r3, [r3, #0]
 800ba44:	b29b      	uxth	r3, r3
 800ba46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba4e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ba50:	687a      	ldr	r2, [r7, #4]
 800ba52:	683b      	ldr	r3, [r7, #0]
 800ba54:	781b      	ldrb	r3, [r3, #0]
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	441a      	add	r2, r3
 800ba5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ba5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ba68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba6c:	b29b      	uxth	r3, r3
 800ba6e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	781b      	ldrb	r3, [r3, #0]
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4413      	add	r3, r2
 800ba7a:	881b      	ldrh	r3, [r3, #0]
 800ba7c:	b29b      	uxth	r3, r3
 800ba7e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ba82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba86:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	781b      	ldrb	r3, [r3, #0]
 800ba8e:	009b      	lsls	r3, r3, #2
 800ba90:	441a      	add	r2, r3
 800ba92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ba98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ba9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800baa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800baa8:	2300      	movs	r3, #0
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3734      	adds	r7, #52	@ 0x34
 800baae:	46bd      	mov	sp, r7
 800bab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab4:	4770      	bx	lr

0800bab6 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b0ac      	sub	sp, #176	@ 0xb0
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	785b      	ldrb	r3, [r3, #1]
 800bac4:	2b01      	cmp	r3, #1
 800bac6:	f040 84ca 	bne.w	800c45e <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	699a      	ldr	r2, [r3, #24]
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	691b      	ldr	r3, [r3, #16]
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d904      	bls.n	800bae0 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	691b      	ldr	r3, [r3, #16]
 800bada:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bade:	e003      	b.n	800bae8 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	699b      	ldr	r3, [r3, #24]
 800bae4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	7b1b      	ldrb	r3, [r3, #12]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d122      	bne.n	800bb36 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	6959      	ldr	r1, [r3, #20]
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	88da      	ldrh	r2, [r3, #6]
 800baf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bafc:	b29b      	uxth	r3, r3
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f000 febd 	bl	800c87e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	613b      	str	r3, [r7, #16]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	461a      	mov	r2, r3
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	4413      	add	r3, r2
 800bb16:	613b      	str	r3, [r7, #16]
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	781b      	ldrb	r3, [r3, #0]
 800bb1c:	00da      	lsls	r2, r3, #3
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	4413      	add	r3, r2
 800bb22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bb26:	60fb      	str	r3, [r7, #12]
 800bb28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	801a      	strh	r2, [r3, #0]
 800bb32:	f000 bc6f 	b.w	800c414 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	78db      	ldrb	r3, [r3, #3]
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	f040 831e 	bne.w	800c17c <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	6a1a      	ldr	r2, [r3, #32]
 800bb44:	683b      	ldr	r3, [r7, #0]
 800bb46:	691b      	ldr	r3, [r3, #16]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	f240 82cf 	bls.w	800c0ec <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	683b      	ldr	r3, [r7, #0]
 800bb52:	781b      	ldrb	r3, [r3, #0]
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	4413      	add	r3, r2
 800bb58:	881b      	ldrh	r3, [r3, #0]
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb64:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	781b      	ldrb	r3, [r3, #0]
 800bb6e:	009b      	lsls	r3, r3, #2
 800bb70:	441a      	add	r2, r3
 800bb72:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bb76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bb7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bb7e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800bb82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	6a1a      	ldr	r2, [r3, #32]
 800bb8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb92:	1ad2      	subs	r2, r2, r3
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bb98:	687a      	ldr	r2, [r7, #4]
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	4413      	add	r3, r2
 800bba2:	881b      	ldrh	r3, [r3, #0]
 800bba4:	b29b      	uxth	r3, r3
 800bba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	f000 814f 	beq.w	800be4e <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	785b      	ldrb	r3, [r3, #1]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d16b      	bne.n	800bc94 <USB_EPStartXfer+0x1de>
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	461a      	mov	r2, r3
 800bbca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbcc:	4413      	add	r3, r2
 800bbce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	781b      	ldrb	r3, [r3, #0]
 800bbd4:	00da      	lsls	r2, r3, #3
 800bbd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbd8:	4413      	add	r3, r2
 800bbda:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bbde:	627b      	str	r3, [r7, #36]	@ 0x24
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe2:	881b      	ldrh	r3, [r3, #0]
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbea:	b29a      	uxth	r2, r3
 800bbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbee:	801a      	strh	r2, [r3, #0]
 800bbf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d10a      	bne.n	800bc0e <USB_EPStartXfer+0x158>
 800bbf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbfa:	881b      	ldrh	r3, [r3, #0]
 800bbfc:	b29b      	uxth	r3, r3
 800bbfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc06:	b29a      	uxth	r2, r3
 800bc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0a:	801a      	strh	r2, [r3, #0]
 800bc0c:	e05b      	b.n	800bcc6 <USB_EPStartXfer+0x210>
 800bc0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc12:	2b3e      	cmp	r3, #62	@ 0x3e
 800bc14:	d81c      	bhi.n	800bc50 <USB_EPStartXfer+0x19a>
 800bc16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc1a:	085b      	lsrs	r3, r3, #1
 800bc1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc24:	f003 0301 	and.w	r3, r3, #1
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d004      	beq.n	800bc36 <USB_EPStartXfer+0x180>
 800bc2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc30:	3301      	adds	r3, #1
 800bc32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc38:	881b      	ldrh	r3, [r3, #0]
 800bc3a:	b29a      	uxth	r2, r3
 800bc3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc40:	b29b      	uxth	r3, r3
 800bc42:	029b      	lsls	r3, r3, #10
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	4313      	orrs	r3, r2
 800bc48:	b29a      	uxth	r2, r3
 800bc4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc4c:	801a      	strh	r2, [r3, #0]
 800bc4e:	e03a      	b.n	800bcc6 <USB_EPStartXfer+0x210>
 800bc50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc54:	095b      	lsrs	r3, r3, #5
 800bc56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc5e:	f003 031f 	and.w	r3, r3, #31
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d104      	bne.n	800bc70 <USB_EPStartXfer+0x1ba>
 800bc66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc6a:	3b01      	subs	r3, #1
 800bc6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc72:	881b      	ldrh	r3, [r3, #0]
 800bc74:	b29a      	uxth	r2, r3
 800bc76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	029b      	lsls	r3, r3, #10
 800bc7e:	b29b      	uxth	r3, r3
 800bc80:	4313      	orrs	r3, r2
 800bc82:	b29b      	uxth	r3, r3
 800bc84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc8c:	b29a      	uxth	r2, r3
 800bc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc90:	801a      	strh	r2, [r3, #0]
 800bc92:	e018      	b.n	800bcc6 <USB_EPStartXfer+0x210>
 800bc94:	683b      	ldr	r3, [r7, #0]
 800bc96:	785b      	ldrb	r3, [r3, #1]
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	d114      	bne.n	800bcc6 <USB_EPStartXfer+0x210>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bca2:	b29b      	uxth	r3, r3
 800bca4:	461a      	mov	r2, r3
 800bca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bca8:	4413      	add	r3, r2
 800bcaa:	633b      	str	r3, [r7, #48]	@ 0x30
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	781b      	ldrb	r3, [r3, #0]
 800bcb0:	00da      	lsls	r2, r3, #3
 800bcb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb4:	4413      	add	r3, r2
 800bcb6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bcba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bcbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcc0:	b29a      	uxth	r2, r3
 800bcc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcc4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	895b      	ldrh	r3, [r3, #10]
 800bcca:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	6959      	ldr	r1, [r3, #20]
 800bcd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcd6:	b29b      	uxth	r3, r3
 800bcd8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f000 fdce 	bl	800c87e <USB_WritePMA>
            ep->xfer_buff += len;
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	695a      	ldr	r2, [r3, #20]
 800bce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcea:	441a      	add	r2, r3
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	6a1a      	ldr	r2, [r3, #32]
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	691b      	ldr	r3, [r3, #16]
 800bcf8:	429a      	cmp	r2, r3
 800bcfa:	d907      	bls.n	800bd0c <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	6a1a      	ldr	r2, [r3, #32]
 800bd00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd04:	1ad2      	subs	r2, r2, r3
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	621a      	str	r2, [r3, #32]
 800bd0a:	e006      	b.n	800bd1a <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	6a1b      	ldr	r3, [r3, #32]
 800bd10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	2200      	movs	r2, #0
 800bd18:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bd1a:	683b      	ldr	r3, [r7, #0]
 800bd1c:	785b      	ldrb	r3, [r3, #1]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d16b      	bne.n	800bdfa <USB_EPStartXfer+0x344>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	61bb      	str	r3, [r7, #24]
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	461a      	mov	r2, r3
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	4413      	add	r3, r2
 800bd34:	61bb      	str	r3, [r7, #24]
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	781b      	ldrb	r3, [r3, #0]
 800bd3a:	00da      	lsls	r2, r3, #3
 800bd3c:	69bb      	ldr	r3, [r7, #24]
 800bd3e:	4413      	add	r3, r2
 800bd40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bd44:	617b      	str	r3, [r7, #20]
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	881b      	ldrh	r3, [r3, #0]
 800bd4a:	b29b      	uxth	r3, r3
 800bd4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bd50:	b29a      	uxth	r2, r3
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	801a      	strh	r2, [r3, #0]
 800bd56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d10a      	bne.n	800bd74 <USB_EPStartXfer+0x2be>
 800bd5e:	697b      	ldr	r3, [r7, #20]
 800bd60:	881b      	ldrh	r3, [r3, #0]
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd6c:	b29a      	uxth	r2, r3
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	801a      	strh	r2, [r3, #0]
 800bd72:	e05d      	b.n	800be30 <USB_EPStartXfer+0x37a>
 800bd74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd78:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd7a:	d81c      	bhi.n	800bdb6 <USB_EPStartXfer+0x300>
 800bd7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd80:	085b      	lsrs	r3, r3, #1
 800bd82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bd86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd8a:	f003 0301 	and.w	r3, r3, #1
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d004      	beq.n	800bd9c <USB_EPStartXfer+0x2e6>
 800bd92:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bd96:	3301      	adds	r3, #1
 800bd98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	881b      	ldrh	r3, [r3, #0]
 800bda0:	b29a      	uxth	r2, r3
 800bda2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	029b      	lsls	r3, r3, #10
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	4313      	orrs	r3, r2
 800bdae:	b29a      	uxth	r2, r3
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	801a      	strh	r2, [r3, #0]
 800bdb4:	e03c      	b.n	800be30 <USB_EPStartXfer+0x37a>
 800bdb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdba:	095b      	lsrs	r3, r3, #5
 800bdbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bdc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdc4:	f003 031f 	and.w	r3, r3, #31
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d104      	bne.n	800bdd6 <USB_EPStartXfer+0x320>
 800bdcc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bdd0:	3b01      	subs	r3, #1
 800bdd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800bdd6:	697b      	ldr	r3, [r7, #20]
 800bdd8:	881b      	ldrh	r3, [r3, #0]
 800bdda:	b29a      	uxth	r2, r3
 800bddc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	029b      	lsls	r3, r3, #10
 800bde4:	b29b      	uxth	r3, r3
 800bde6:	4313      	orrs	r3, r2
 800bde8:	b29b      	uxth	r3, r3
 800bdea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdf2:	b29a      	uxth	r2, r3
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	801a      	strh	r2, [r3, #0]
 800bdf8:	e01a      	b.n	800be30 <USB_EPStartXfer+0x37a>
 800bdfa:	683b      	ldr	r3, [r7, #0]
 800bdfc:	785b      	ldrb	r3, [r3, #1]
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d116      	bne.n	800be30 <USB_EPStartXfer+0x37a>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	623b      	str	r3, [r7, #32]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be0c:	b29b      	uxth	r3, r3
 800be0e:	461a      	mov	r2, r3
 800be10:	6a3b      	ldr	r3, [r7, #32]
 800be12:	4413      	add	r3, r2
 800be14:	623b      	str	r3, [r7, #32]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	00da      	lsls	r2, r3, #3
 800be1c:	6a3b      	ldr	r3, [r7, #32]
 800be1e:	4413      	add	r3, r2
 800be20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be24:	61fb      	str	r3, [r7, #28]
 800be26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	69fb      	ldr	r3, [r7, #28]
 800be2e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	891b      	ldrh	r3, [r3, #8]
 800be34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	6959      	ldr	r1, [r3, #20]
 800be3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be40:	b29b      	uxth	r3, r3
 800be42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800be46:	6878      	ldr	r0, [r7, #4]
 800be48:	f000 fd19 	bl	800c87e <USB_WritePMA>
 800be4c:	e2e2      	b.n	800c414 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	785b      	ldrb	r3, [r3, #1]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d16b      	bne.n	800bf2e <USB_EPStartXfer+0x478>
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be60:	b29b      	uxth	r3, r3
 800be62:	461a      	mov	r2, r3
 800be64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be66:	4413      	add	r3, r2
 800be68:	64bb      	str	r3, [r7, #72]	@ 0x48
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	00da      	lsls	r2, r3, #3
 800be70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be72:	4413      	add	r3, r2
 800be74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800be78:	647b      	str	r3, [r7, #68]	@ 0x44
 800be7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be7c:	881b      	ldrh	r3, [r3, #0]
 800be7e:	b29b      	uxth	r3, r3
 800be80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be84:	b29a      	uxth	r2, r3
 800be86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be88:	801a      	strh	r2, [r3, #0]
 800be8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d10a      	bne.n	800bea8 <USB_EPStartXfer+0x3f2>
 800be92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be94:	881b      	ldrh	r3, [r3, #0]
 800be96:	b29b      	uxth	r3, r3
 800be98:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800be9c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bea0:	b29a      	uxth	r2, r3
 800bea2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bea4:	801a      	strh	r2, [r3, #0]
 800bea6:	e05d      	b.n	800bf64 <USB_EPStartXfer+0x4ae>
 800bea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beac:	2b3e      	cmp	r3, #62	@ 0x3e
 800beae:	d81c      	bhi.n	800beea <USB_EPStartXfer+0x434>
 800beb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beb4:	085b      	lsrs	r3, r3, #1
 800beb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800beba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bebe:	f003 0301 	and.w	r3, r3, #1
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d004      	beq.n	800bed0 <USB_EPStartXfer+0x41a>
 800bec6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800beca:	3301      	adds	r3, #1
 800becc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bed2:	881b      	ldrh	r3, [r3, #0]
 800bed4:	b29a      	uxth	r2, r3
 800bed6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800beda:	b29b      	uxth	r3, r3
 800bedc:	029b      	lsls	r3, r3, #10
 800bede:	b29b      	uxth	r3, r3
 800bee0:	4313      	orrs	r3, r2
 800bee2:	b29a      	uxth	r2, r3
 800bee4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bee6:	801a      	strh	r2, [r3, #0]
 800bee8:	e03c      	b.n	800bf64 <USB_EPStartXfer+0x4ae>
 800beea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800beee:	095b      	lsrs	r3, r3, #5
 800bef0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bef8:	f003 031f 	and.w	r3, r3, #31
 800befc:	2b00      	cmp	r3, #0
 800befe:	d104      	bne.n	800bf0a <USB_EPStartXfer+0x454>
 800bf00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf04:	3b01      	subs	r3, #1
 800bf06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bf0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf0c:	881b      	ldrh	r3, [r3, #0]
 800bf0e:	b29a      	uxth	r2, r3
 800bf10:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf14:	b29b      	uxth	r3, r3
 800bf16:	029b      	lsls	r3, r3, #10
 800bf18:	b29b      	uxth	r3, r3
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	b29b      	uxth	r3, r3
 800bf1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf26:	b29a      	uxth	r2, r3
 800bf28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bf2a:	801a      	strh	r2, [r3, #0]
 800bf2c:	e01a      	b.n	800bf64 <USB_EPStartXfer+0x4ae>
 800bf2e:	683b      	ldr	r3, [r7, #0]
 800bf30:	785b      	ldrb	r3, [r3, #1]
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	d116      	bne.n	800bf64 <USB_EPStartXfer+0x4ae>
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	461a      	mov	r2, r3
 800bf44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf46:	4413      	add	r3, r2
 800bf48:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	781b      	ldrb	r3, [r3, #0]
 800bf4e:	00da      	lsls	r2, r3, #3
 800bf50:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf52:	4413      	add	r3, r2
 800bf54:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf5e:	b29a      	uxth	r2, r3
 800bf60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf62:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bf64:	683b      	ldr	r3, [r7, #0]
 800bf66:	891b      	ldrh	r3, [r3, #8]
 800bf68:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf6c:	683b      	ldr	r3, [r7, #0]
 800bf6e:	6959      	ldr	r1, [r3, #20]
 800bf70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f000 fc7f 	bl	800c87e <USB_WritePMA>
            ep->xfer_buff += len;
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	695a      	ldr	r2, [r3, #20]
 800bf84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bf88:	441a      	add	r2, r3
 800bf8a:	683b      	ldr	r3, [r7, #0]
 800bf8c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bf8e:	683b      	ldr	r3, [r7, #0]
 800bf90:	6a1a      	ldr	r2, [r3, #32]
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	691b      	ldr	r3, [r3, #16]
 800bf96:	429a      	cmp	r2, r3
 800bf98:	d907      	bls.n	800bfaa <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	6a1a      	ldr	r2, [r3, #32]
 800bf9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bfa2:	1ad2      	subs	r2, r2, r3
 800bfa4:	683b      	ldr	r3, [r7, #0]
 800bfa6:	621a      	str	r2, [r3, #32]
 800bfa8:	e006      	b.n	800bfb8 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	6a1b      	ldr	r3, [r3, #32]
 800bfae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	643b      	str	r3, [r7, #64]	@ 0x40
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	785b      	ldrb	r3, [r3, #1]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d16b      	bne.n	800c09c <USB_EPStartXfer+0x5e6>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd4:	4413      	add	r3, r2
 800bfd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bfd8:	683b      	ldr	r3, [r7, #0]
 800bfda:	781b      	ldrb	r3, [r3, #0]
 800bfdc:	00da      	lsls	r2, r3, #3
 800bfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe0:	4413      	add	r3, r2
 800bfe2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bfe6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bfe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfea:	881b      	ldrh	r3, [r3, #0]
 800bfec:	b29b      	uxth	r3, r3
 800bfee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bff2:	b29a      	uxth	r2, r3
 800bff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bff6:	801a      	strh	r2, [r3, #0]
 800bff8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d10a      	bne.n	800c016 <USB_EPStartXfer+0x560>
 800c000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c002:	881b      	ldrh	r3, [r3, #0]
 800c004:	b29b      	uxth	r3, r3
 800c006:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c00a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c00e:	b29a      	uxth	r2, r3
 800c010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c012:	801a      	strh	r2, [r3, #0]
 800c014:	e05b      	b.n	800c0ce <USB_EPStartXfer+0x618>
 800c016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c01a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c01c:	d81c      	bhi.n	800c058 <USB_EPStartXfer+0x5a2>
 800c01e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c022:	085b      	lsrs	r3, r3, #1
 800c024:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c02c:	f003 0301 	and.w	r3, r3, #1
 800c030:	2b00      	cmp	r3, #0
 800c032:	d004      	beq.n	800c03e <USB_EPStartXfer+0x588>
 800c034:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c038:	3301      	adds	r3, #1
 800c03a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c03e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c040:	881b      	ldrh	r3, [r3, #0]
 800c042:	b29a      	uxth	r2, r3
 800c044:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c048:	b29b      	uxth	r3, r3
 800c04a:	029b      	lsls	r3, r3, #10
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	4313      	orrs	r3, r2
 800c050:	b29a      	uxth	r2, r3
 800c052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c054:	801a      	strh	r2, [r3, #0]
 800c056:	e03a      	b.n	800c0ce <USB_EPStartXfer+0x618>
 800c058:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c05c:	095b      	lsrs	r3, r3, #5
 800c05e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c062:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c066:	f003 031f 	and.w	r3, r3, #31
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d104      	bne.n	800c078 <USB_EPStartXfer+0x5c2>
 800c06e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c072:	3b01      	subs	r3, #1
 800c074:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c07a:	881b      	ldrh	r3, [r3, #0]
 800c07c:	b29a      	uxth	r2, r3
 800c07e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c082:	b29b      	uxth	r3, r3
 800c084:	029b      	lsls	r3, r3, #10
 800c086:	b29b      	uxth	r3, r3
 800c088:	4313      	orrs	r3, r2
 800c08a:	b29b      	uxth	r3, r3
 800c08c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c090:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c094:	b29a      	uxth	r2, r3
 800c096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c098:	801a      	strh	r2, [r3, #0]
 800c09a:	e018      	b.n	800c0ce <USB_EPStartXfer+0x618>
 800c09c:	683b      	ldr	r3, [r7, #0]
 800c09e:	785b      	ldrb	r3, [r3, #1]
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d114      	bne.n	800c0ce <USB_EPStartXfer+0x618>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	461a      	mov	r2, r3
 800c0ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0b0:	4413      	add	r3, r2
 800c0b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	00da      	lsls	r2, r3, #3
 800c0ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0bc:	4413      	add	r3, r2
 800c0be:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c0c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0cc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	895b      	ldrh	r3, [r3, #10]
 800c0d2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	6959      	ldr	r1, [r3, #20]
 800c0da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f000 fbca 	bl	800c87e <USB_WritePMA>
 800c0ea:	e193      	b.n	800c414 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	6a1b      	ldr	r3, [r3, #32]
 800c0f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	009b      	lsls	r3, r3, #2
 800c0fc:	4413      	add	r3, r2
 800c0fe:	881b      	ldrh	r3, [r3, #0]
 800c100:	b29b      	uxth	r3, r3
 800c102:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c10a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	781b      	ldrb	r3, [r3, #0]
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	441a      	add	r2, r3
 800c118:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800c11c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c120:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c124:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	461a      	mov	r2, r3
 800c13e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c140:	4413      	add	r3, r2
 800c142:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c144:	683b      	ldr	r3, [r7, #0]
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	00da      	lsls	r2, r3, #3
 800c14a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c14c:	4413      	add	r3, r2
 800c14e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c152:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c154:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c158:	b29a      	uxth	r2, r3
 800c15a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c15c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	891b      	ldrh	r3, [r3, #8]
 800c162:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	6959      	ldr	r1, [r3, #20]
 800c16a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c16e:	b29b      	uxth	r3, r3
 800c170:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f000 fb82 	bl	800c87e <USB_WritePMA>
 800c17a:	e14b      	b.n	800c414 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	6a1a      	ldr	r2, [r3, #32]
 800c180:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c184:	1ad2      	subs	r2, r2, r3
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	4413      	add	r3, r2
 800c194:	881b      	ldrh	r3, [r3, #0]
 800c196:	b29b      	uxth	r3, r3
 800c198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	f000 809a 	beq.w	800c2d6 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	785b      	ldrb	r3, [r3, #1]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d16b      	bne.n	800c286 <USB_EPStartXfer+0x7d0>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1be:	4413      	add	r3, r2
 800c1c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	00da      	lsls	r2, r3, #3
 800c1c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c1ca:	4413      	add	r3, r2
 800c1cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c1d0:	667b      	str	r3, [r7, #100]	@ 0x64
 800c1d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1d4:	881b      	ldrh	r3, [r3, #0]
 800c1d6:	b29b      	uxth	r3, r3
 800c1d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c1dc:	b29a      	uxth	r2, r3
 800c1de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1e0:	801a      	strh	r2, [r3, #0]
 800c1e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d10a      	bne.n	800c200 <USB_EPStartXfer+0x74a>
 800c1ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1ec:	881b      	ldrh	r3, [r3, #0]
 800c1ee:	b29b      	uxth	r3, r3
 800c1f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c1f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c1f8:	b29a      	uxth	r2, r3
 800c1fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c1fc:	801a      	strh	r2, [r3, #0]
 800c1fe:	e05b      	b.n	800c2b8 <USB_EPStartXfer+0x802>
 800c200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c204:	2b3e      	cmp	r3, #62	@ 0x3e
 800c206:	d81c      	bhi.n	800c242 <USB_EPStartXfer+0x78c>
 800c208:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c20c:	085b      	lsrs	r3, r3, #1
 800c20e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c212:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c216:	f003 0301 	and.w	r3, r3, #1
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d004      	beq.n	800c228 <USB_EPStartXfer+0x772>
 800c21e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c222:	3301      	adds	r3, #1
 800c224:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c228:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c22a:	881b      	ldrh	r3, [r3, #0]
 800c22c:	b29a      	uxth	r2, r3
 800c22e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c232:	b29b      	uxth	r3, r3
 800c234:	029b      	lsls	r3, r3, #10
 800c236:	b29b      	uxth	r3, r3
 800c238:	4313      	orrs	r3, r2
 800c23a:	b29a      	uxth	r2, r3
 800c23c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c23e:	801a      	strh	r2, [r3, #0]
 800c240:	e03a      	b.n	800c2b8 <USB_EPStartXfer+0x802>
 800c242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c246:	095b      	lsrs	r3, r3, #5
 800c248:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c24c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c250:	f003 031f 	and.w	r3, r3, #31
 800c254:	2b00      	cmp	r3, #0
 800c256:	d104      	bne.n	800c262 <USB_EPStartXfer+0x7ac>
 800c258:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c25c:	3b01      	subs	r3, #1
 800c25e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c262:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c264:	881b      	ldrh	r3, [r3, #0]
 800c266:	b29a      	uxth	r2, r3
 800c268:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c26c:	b29b      	uxth	r3, r3
 800c26e:	029b      	lsls	r3, r3, #10
 800c270:	b29b      	uxth	r3, r3
 800c272:	4313      	orrs	r3, r2
 800c274:	b29b      	uxth	r3, r3
 800c276:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c27a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c27e:	b29a      	uxth	r2, r3
 800c280:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c282:	801a      	strh	r2, [r3, #0]
 800c284:	e018      	b.n	800c2b8 <USB_EPStartXfer+0x802>
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	785b      	ldrb	r3, [r3, #1]
 800c28a:	2b01      	cmp	r3, #1
 800c28c:	d114      	bne.n	800c2b8 <USB_EPStartXfer+0x802>
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c294:	b29b      	uxth	r3, r3
 800c296:	461a      	mov	r2, r3
 800c298:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c29a:	4413      	add	r3, r2
 800c29c:	673b      	str	r3, [r7, #112]	@ 0x70
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	781b      	ldrb	r3, [r3, #0]
 800c2a2:	00da      	lsls	r2, r3, #3
 800c2a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c2a6:	4413      	add	r3, r2
 800c2a8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c2ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c2b2:	b29a      	uxth	r2, r3
 800c2b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c2b6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	895b      	ldrh	r3, [r3, #10]
 800c2bc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c2c0:	683b      	ldr	r3, [r7, #0]
 800c2c2:	6959      	ldr	r1, [r3, #20]
 800c2c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c2c8:	b29b      	uxth	r3, r3
 800c2ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c2ce:	6878      	ldr	r0, [r7, #4]
 800c2d0:	f000 fad5 	bl	800c87e <USB_WritePMA>
 800c2d4:	e09e      	b.n	800c414 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	785b      	ldrb	r3, [r3, #1]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d16b      	bne.n	800c3b6 <USB_EPStartXfer+0x900>
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c2e8:	b29b      	uxth	r3, r3
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c2ee:	4413      	add	r3, r2
 800c2f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	781b      	ldrb	r3, [r3, #0]
 800c2f6:	00da      	lsls	r2, r3, #3
 800c2f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c2fa:	4413      	add	r3, r2
 800c2fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c300:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c302:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c304:	881b      	ldrh	r3, [r3, #0]
 800c306:	b29b      	uxth	r3, r3
 800c308:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c310:	801a      	strh	r2, [r3, #0]
 800c312:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10a      	bne.n	800c330 <USB_EPStartXfer+0x87a>
 800c31a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c31c:	881b      	ldrh	r3, [r3, #0]
 800c31e:	b29b      	uxth	r3, r3
 800c320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c328:	b29a      	uxth	r2, r3
 800c32a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c32c:	801a      	strh	r2, [r3, #0]
 800c32e:	e063      	b.n	800c3f8 <USB_EPStartXfer+0x942>
 800c330:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c334:	2b3e      	cmp	r3, #62	@ 0x3e
 800c336:	d81c      	bhi.n	800c372 <USB_EPStartXfer+0x8bc>
 800c338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c33c:	085b      	lsrs	r3, r3, #1
 800c33e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c346:	f003 0301 	and.w	r3, r3, #1
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d004      	beq.n	800c358 <USB_EPStartXfer+0x8a2>
 800c34e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c352:	3301      	adds	r3, #1
 800c354:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c358:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c35a:	881b      	ldrh	r3, [r3, #0]
 800c35c:	b29a      	uxth	r2, r3
 800c35e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c362:	b29b      	uxth	r3, r3
 800c364:	029b      	lsls	r3, r3, #10
 800c366:	b29b      	uxth	r3, r3
 800c368:	4313      	orrs	r3, r2
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c36e:	801a      	strh	r2, [r3, #0]
 800c370:	e042      	b.n	800c3f8 <USB_EPStartXfer+0x942>
 800c372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c376:	095b      	lsrs	r3, r3, #5
 800c378:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c37c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c380:	f003 031f 	and.w	r3, r3, #31
 800c384:	2b00      	cmp	r3, #0
 800c386:	d104      	bne.n	800c392 <USB_EPStartXfer+0x8dc>
 800c388:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c38c:	3b01      	subs	r3, #1
 800c38e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c392:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c394:	881b      	ldrh	r3, [r3, #0]
 800c396:	b29a      	uxth	r2, r3
 800c398:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c39c:	b29b      	uxth	r3, r3
 800c39e:	029b      	lsls	r3, r3, #10
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	4313      	orrs	r3, r2
 800c3a4:	b29b      	uxth	r3, r3
 800c3a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3ae:	b29a      	uxth	r2, r3
 800c3b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c3b2:	801a      	strh	r2, [r3, #0]
 800c3b4:	e020      	b.n	800c3f8 <USB_EPStartXfer+0x942>
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	785b      	ldrb	r3, [r3, #1]
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	d11c      	bne.n	800c3f8 <USB_EPStartXfer+0x942>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c3ca:	b29b      	uxth	r3, r3
 800c3cc:	461a      	mov	r2, r3
 800c3ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c3d8:	683b      	ldr	r3, [r7, #0]
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	00da      	lsls	r2, r3, #3
 800c3de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3e2:	4413      	add	r3, r2
 800c3e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c3e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c3ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3f0:	b29a      	uxth	r2, r3
 800c3f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c3f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c3f8:	683b      	ldr	r3, [r7, #0]
 800c3fa:	891b      	ldrh	r3, [r3, #8]
 800c3fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	6959      	ldr	r1, [r3, #20]
 800c404:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c408:	b29b      	uxth	r3, r3
 800c40a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 fa35 	bl	800c87e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	781b      	ldrb	r3, [r3, #0]
 800c41a:	009b      	lsls	r3, r3, #2
 800c41c:	4413      	add	r3, r2
 800c41e:	881b      	ldrh	r3, [r3, #0]
 800c420:	b29b      	uxth	r3, r3
 800c422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c426:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c42a:	817b      	strh	r3, [r7, #10]
 800c42c:	897b      	ldrh	r3, [r7, #10]
 800c42e:	f083 0310 	eor.w	r3, r3, #16
 800c432:	817b      	strh	r3, [r7, #10]
 800c434:	897b      	ldrh	r3, [r7, #10]
 800c436:	f083 0320 	eor.w	r3, r3, #32
 800c43a:	817b      	strh	r3, [r7, #10]
 800c43c:	687a      	ldr	r2, [r7, #4]
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	009b      	lsls	r3, r3, #2
 800c444:	441a      	add	r2, r3
 800c446:	897b      	ldrh	r3, [r7, #10]
 800c448:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c44c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c450:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c458:	b29b      	uxth	r3, r3
 800c45a:	8013      	strh	r3, [r2, #0]
 800c45c:	e0d5      	b.n	800c60a <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	7b1b      	ldrb	r3, [r3, #12]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d156      	bne.n	800c514 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	699b      	ldr	r3, [r3, #24]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d122      	bne.n	800c4b4 <USB_EPStartXfer+0x9fe>
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	78db      	ldrb	r3, [r3, #3]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d11e      	bne.n	800c4b4 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	683b      	ldr	r3, [r7, #0]
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	009b      	lsls	r3, r3, #2
 800c47e:	4413      	add	r3, r2
 800c480:	881b      	ldrh	r3, [r3, #0]
 800c482:	b29b      	uxth	r3, r3
 800c484:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c48c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800c490:	687a      	ldr	r2, [r7, #4]
 800c492:	683b      	ldr	r3, [r7, #0]
 800c494:	781b      	ldrb	r3, [r3, #0]
 800c496:	009b      	lsls	r3, r3, #2
 800c498:	441a      	add	r2, r3
 800c49a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c49e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4a6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800c4aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ae:	b29b      	uxth	r3, r3
 800c4b0:	8013      	strh	r3, [r2, #0]
 800c4b2:	e01d      	b.n	800c4f0 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800c4b4:	687a      	ldr	r2, [r7, #4]
 800c4b6:	683b      	ldr	r3, [r7, #0]
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	009b      	lsls	r3, r3, #2
 800c4bc:	4413      	add	r3, r2
 800c4be:	881b      	ldrh	r3, [r3, #0]
 800c4c0:	b29b      	uxth	r3, r3
 800c4c2:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800c4c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c4ca:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	683b      	ldr	r3, [r7, #0]
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	009b      	lsls	r3, r3, #2
 800c4d6:	441a      	add	r2, r3
 800c4d8:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800c4dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c4e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c4e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c4e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	699a      	ldr	r2, [r3, #24]
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	691b      	ldr	r3, [r3, #16]
 800c4f8:	429a      	cmp	r2, r3
 800c4fa:	d907      	bls.n	800c50c <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	699a      	ldr	r2, [r3, #24]
 800c500:	683b      	ldr	r3, [r7, #0]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	1ad2      	subs	r2, r2, r3
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	619a      	str	r2, [r3, #24]
 800c50a:	e054      	b.n	800c5b6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	2200      	movs	r2, #0
 800c510:	619a      	str	r2, [r3, #24]
 800c512:	e050      	b.n	800c5b6 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	78db      	ldrb	r3, [r3, #3]
 800c518:	2b02      	cmp	r3, #2
 800c51a:	d142      	bne.n	800c5a2 <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	69db      	ldr	r3, [r3, #28]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d048      	beq.n	800c5b6 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c524:	687a      	ldr	r2, [r7, #4]
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	009b      	lsls	r3, r3, #2
 800c52c:	4413      	add	r3, r2
 800c52e:	881b      	ldrh	r3, [r3, #0]
 800c530:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c534:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d005      	beq.n	800c54c <USB_EPStartXfer+0xa96>
 800c540:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d10b      	bne.n	800c564 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c54c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c550:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c554:	2b00      	cmp	r3, #0
 800c556:	d12e      	bne.n	800c5b6 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c558:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800c55c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c560:	2b00      	cmp	r3, #0
 800c562:	d128      	bne.n	800c5b6 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	781b      	ldrb	r3, [r3, #0]
 800c56a:	009b      	lsls	r3, r3, #2
 800c56c:	4413      	add	r3, r2
 800c56e:	881b      	ldrh	r3, [r3, #0]
 800c570:	b29b      	uxth	r3, r3
 800c572:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c57a:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	009b      	lsls	r3, r3, #2
 800c586:	441a      	add	r2, r3
 800c588:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800c58c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c590:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c598:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c59c:	b29b      	uxth	r3, r3
 800c59e:	8013      	strh	r3, [r2, #0]
 800c5a0:	e009      	b.n	800c5b6 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	78db      	ldrb	r3, [r3, #3]
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	d103      	bne.n	800c5b2 <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	619a      	str	r2, [r3, #24]
 800c5b0:	e001      	b.n	800c5b6 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	e02a      	b.n	800c60c <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c5b6:	687a      	ldr	r2, [r7, #4]
 800c5b8:	683b      	ldr	r3, [r7, #0]
 800c5ba:	781b      	ldrb	r3, [r3, #0]
 800c5bc:	009b      	lsls	r3, r3, #2
 800c5be:	4413      	add	r3, r2
 800c5c0:	881b      	ldrh	r3, [r3, #0]
 800c5c2:	b29b      	uxth	r3, r3
 800c5c4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c5c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c5cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c5d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c5d4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c5d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c5dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c5e0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c5e4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800c5e8:	687a      	ldr	r2, [r7, #4]
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	781b      	ldrb	r3, [r3, #0]
 800c5ee:	009b      	lsls	r3, r3, #2
 800c5f0:	441a      	add	r2, r3
 800c5f2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c5f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c5fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c5fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c606:	b29b      	uxth	r3, r3
 800c608:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c60a:	2300      	movs	r3, #0
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	37b0      	adds	r7, #176	@ 0xb0
 800c610:	46bd      	mov	sp, r7
 800c612:	bd80      	pop	{r7, pc}

0800c614 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c614:	b480      	push	{r7}
 800c616:	b085      	sub	sp, #20
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	785b      	ldrb	r3, [r3, #1]
 800c622:	2b00      	cmp	r3, #0
 800c624:	d020      	beq.n	800c668 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c626:	687a      	ldr	r2, [r7, #4]
 800c628:	683b      	ldr	r3, [r7, #0]
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	009b      	lsls	r3, r3, #2
 800c62e:	4413      	add	r3, r2
 800c630:	881b      	ldrh	r3, [r3, #0]
 800c632:	b29b      	uxth	r3, r3
 800c634:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c638:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c63c:	81bb      	strh	r3, [r7, #12]
 800c63e:	89bb      	ldrh	r3, [r7, #12]
 800c640:	f083 0310 	eor.w	r3, r3, #16
 800c644:	81bb      	strh	r3, [r7, #12]
 800c646:	687a      	ldr	r2, [r7, #4]
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	009b      	lsls	r3, r3, #2
 800c64e:	441a      	add	r2, r3
 800c650:	89bb      	ldrh	r3, [r7, #12]
 800c652:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c656:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c65a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c65e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c662:	b29b      	uxth	r3, r3
 800c664:	8013      	strh	r3, [r2, #0]
 800c666:	e01f      	b.n	800c6a8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c668:	687a      	ldr	r2, [r7, #4]
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	781b      	ldrb	r3, [r3, #0]
 800c66e:	009b      	lsls	r3, r3, #2
 800c670:	4413      	add	r3, r2
 800c672:	881b      	ldrh	r3, [r3, #0]
 800c674:	b29b      	uxth	r3, r3
 800c676:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c67a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c67e:	81fb      	strh	r3, [r7, #14]
 800c680:	89fb      	ldrh	r3, [r7, #14]
 800c682:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c686:	81fb      	strh	r3, [r7, #14]
 800c688:	687a      	ldr	r2, [r7, #4]
 800c68a:	683b      	ldr	r3, [r7, #0]
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	441a      	add	r2, r3
 800c692:	89fb      	ldrh	r3, [r7, #14]
 800c694:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c698:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c69c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c6a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6a4:	b29b      	uxth	r3, r3
 800c6a6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c6a8:	2300      	movs	r3, #0
}
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	3714      	adds	r7, #20
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6b4:	4770      	bx	lr

0800c6b6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c6b6:	b480      	push	{r7}
 800c6b8:	b087      	sub	sp, #28
 800c6ba:	af00      	add	r7, sp, #0
 800c6bc:	6078      	str	r0, [r7, #4]
 800c6be:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	785b      	ldrb	r3, [r3, #1]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d04c      	beq.n	800c762 <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c6c8:	687a      	ldr	r2, [r7, #4]
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	009b      	lsls	r3, r3, #2
 800c6d0:	4413      	add	r3, r2
 800c6d2:	881b      	ldrh	r3, [r3, #0]
 800c6d4:	823b      	strh	r3, [r7, #16]
 800c6d6:	8a3b      	ldrh	r3, [r7, #16]
 800c6d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d01b      	beq.n	800c718 <USB_EPClearStall+0x62>
 800c6e0:	687a      	ldr	r2, [r7, #4]
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	781b      	ldrb	r3, [r3, #0]
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	4413      	add	r3, r2
 800c6ea:	881b      	ldrh	r3, [r3, #0]
 800c6ec:	b29b      	uxth	r3, r3
 800c6ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c6f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6f6:	81fb      	strh	r3, [r7, #14]
 800c6f8:	687a      	ldr	r2, [r7, #4]
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	781b      	ldrb	r3, [r3, #0]
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	441a      	add	r2, r3
 800c702:	89fb      	ldrh	r3, [r7, #14]
 800c704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c70c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c710:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c714:	b29b      	uxth	r3, r3
 800c716:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	78db      	ldrb	r3, [r3, #3]
 800c71c:	2b01      	cmp	r3, #1
 800c71e:	d06c      	beq.n	800c7fa <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c720:	687a      	ldr	r2, [r7, #4]
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	881b      	ldrh	r3, [r3, #0]
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c732:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c736:	81bb      	strh	r3, [r7, #12]
 800c738:	89bb      	ldrh	r3, [r7, #12]
 800c73a:	f083 0320 	eor.w	r3, r3, #32
 800c73e:	81bb      	strh	r3, [r7, #12]
 800c740:	687a      	ldr	r2, [r7, #4]
 800c742:	683b      	ldr	r3, [r7, #0]
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	009b      	lsls	r3, r3, #2
 800c748:	441a      	add	r2, r3
 800c74a:	89bb      	ldrh	r3, [r7, #12]
 800c74c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c750:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c758:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	8013      	strh	r3, [r2, #0]
 800c760:	e04b      	b.n	800c7fa <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c762:	687a      	ldr	r2, [r7, #4]
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	781b      	ldrb	r3, [r3, #0]
 800c768:	009b      	lsls	r3, r3, #2
 800c76a:	4413      	add	r3, r2
 800c76c:	881b      	ldrh	r3, [r3, #0]
 800c76e:	82fb      	strh	r3, [r7, #22]
 800c770:	8afb      	ldrh	r3, [r7, #22]
 800c772:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c776:	2b00      	cmp	r3, #0
 800c778:	d01b      	beq.n	800c7b2 <USB_EPClearStall+0xfc>
 800c77a:	687a      	ldr	r2, [r7, #4]
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	781b      	ldrb	r3, [r3, #0]
 800c780:	009b      	lsls	r3, r3, #2
 800c782:	4413      	add	r3, r2
 800c784:	881b      	ldrh	r3, [r3, #0]
 800c786:	b29b      	uxth	r3, r3
 800c788:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c78c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c790:	82bb      	strh	r3, [r7, #20]
 800c792:	687a      	ldr	r2, [r7, #4]
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	009b      	lsls	r3, r3, #2
 800c79a:	441a      	add	r2, r3
 800c79c:	8abb      	ldrh	r3, [r7, #20]
 800c79e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c7aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7ae:	b29b      	uxth	r3, r3
 800c7b0:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c7b2:	687a      	ldr	r2, [r7, #4]
 800c7b4:	683b      	ldr	r3, [r7, #0]
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	009b      	lsls	r3, r3, #2
 800c7ba:	4413      	add	r3, r2
 800c7bc:	881b      	ldrh	r3, [r3, #0]
 800c7be:	b29b      	uxth	r3, r3
 800c7c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c7c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7c8:	827b      	strh	r3, [r7, #18]
 800c7ca:	8a7b      	ldrh	r3, [r7, #18]
 800c7cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c7d0:	827b      	strh	r3, [r7, #18]
 800c7d2:	8a7b      	ldrh	r3, [r7, #18]
 800c7d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c7d8:	827b      	strh	r3, [r7, #18]
 800c7da:	687a      	ldr	r2, [r7, #4]
 800c7dc:	683b      	ldr	r3, [r7, #0]
 800c7de:	781b      	ldrb	r3, [r3, #0]
 800c7e0:	009b      	lsls	r3, r3, #2
 800c7e2:	441a      	add	r2, r3
 800c7e4:	8a7b      	ldrh	r3, [r7, #18]
 800c7e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c7ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c7ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c7f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f6:	b29b      	uxth	r3, r3
 800c7f8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c7fa:	2300      	movs	r3, #0
}
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	371c      	adds	r7, #28
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr

0800c808 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c808:	b480      	push	{r7}
 800c80a:	b083      	sub	sp, #12
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	6078      	str	r0, [r7, #4]
 800c810:	460b      	mov	r3, r1
 800c812:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c814:	78fb      	ldrb	r3, [r7, #3]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d103      	bne.n	800c822 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	2280      	movs	r2, #128	@ 0x80
 800c81e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c822:	2300      	movs	r3, #0
}
 800c824:	4618      	mov	r0, r3
 800c826:	370c      	adds	r7, #12
 800c828:	46bd      	mov	sp, r7
 800c82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82e:	4770      	bx	lr

0800c830 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c830:	b480      	push	{r7}
 800c832:	b083      	sub	sp, #12
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c83e:	b29b      	uxth	r3, r3
 800c840:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c844:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c848:	b29a      	uxth	r2, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	370c      	adds	r7, #12
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr

0800c85e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c85e:	b480      	push	{r7}
 800c860:	b085      	sub	sp, #20
 800c862:	af00      	add	r7, sp, #0
 800c864:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c86c:	b29b      	uxth	r3, r3
 800c86e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c870:	68fb      	ldr	r3, [r7, #12]
}
 800c872:	4618      	mov	r0, r3
 800c874:	3714      	adds	r7, #20
 800c876:	46bd      	mov	sp, r7
 800c878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87c:	4770      	bx	lr

0800c87e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c87e:	b480      	push	{r7}
 800c880:	b08b      	sub	sp, #44	@ 0x2c
 800c882:	af00      	add	r7, sp, #0
 800c884:	60f8      	str	r0, [r7, #12]
 800c886:	60b9      	str	r1, [r7, #8]
 800c888:	4611      	mov	r1, r2
 800c88a:	461a      	mov	r2, r3
 800c88c:	460b      	mov	r3, r1
 800c88e:	80fb      	strh	r3, [r7, #6]
 800c890:	4613      	mov	r3, r2
 800c892:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c894:	88bb      	ldrh	r3, [r7, #4]
 800c896:	3301      	adds	r3, #1
 800c898:	085b      	lsrs	r3, r3, #1
 800c89a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c8a4:	88fa      	ldrh	r2, [r7, #6]
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	4413      	add	r3, r2
 800c8aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c8ae:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c8b0:	69bb      	ldr	r3, [r7, #24]
 800c8b2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8b4:	e01c      	b.n	800c8f0 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	781b      	ldrb	r3, [r3, #0]
 800c8ba:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c8bc:	69fb      	ldr	r3, [r7, #28]
 800c8be:	3301      	adds	r3, #1
 800c8c0:	781b      	ldrb	r3, [r3, #0]
 800c8c2:	b21b      	sxth	r3, r3
 800c8c4:	021b      	lsls	r3, r3, #8
 800c8c6:	b21a      	sxth	r2, r3
 800c8c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	b21b      	sxth	r3, r3
 800c8d0:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c8d2:	6a3b      	ldr	r3, [r7, #32]
 800c8d4:	8a7a      	ldrh	r2, [r7, #18]
 800c8d6:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c8d8:	6a3b      	ldr	r3, [r7, #32]
 800c8da:	3302      	adds	r3, #2
 800c8dc:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c8de:	69fb      	ldr	r3, [r7, #28]
 800c8e0:	3301      	adds	r3, #1
 800c8e2:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c8e4:	69fb      	ldr	r3, [r7, #28]
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ec:	3b01      	subs	r3, #1
 800c8ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d1df      	bne.n	800c8b6 <USB_WritePMA+0x38>
  }
}
 800c8f6:	bf00      	nop
 800c8f8:	bf00      	nop
 800c8fa:	372c      	adds	r7, #44	@ 0x2c
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c904:	b480      	push	{r7}
 800c906:	b08b      	sub	sp, #44	@ 0x2c
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	4611      	mov	r1, r2
 800c910:	461a      	mov	r2, r3
 800c912:	460b      	mov	r3, r1
 800c914:	80fb      	strh	r3, [r7, #6]
 800c916:	4613      	mov	r3, r2
 800c918:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c91a:	88bb      	ldrh	r3, [r7, #4]
 800c91c:	085b      	lsrs	r3, r3, #1
 800c91e:	b29b      	uxth	r3, r3
 800c920:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c926:	68bb      	ldr	r3, [r7, #8]
 800c928:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c92a:	88fa      	ldrh	r2, [r7, #6]
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	4413      	add	r3, r2
 800c930:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c934:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	627b      	str	r3, [r7, #36]	@ 0x24
 800c93a:	e018      	b.n	800c96e <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c93c:	6a3b      	ldr	r3, [r7, #32]
 800c93e:	881b      	ldrh	r3, [r3, #0]
 800c940:	b29b      	uxth	r3, r3
 800c942:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c944:	6a3b      	ldr	r3, [r7, #32]
 800c946:	3302      	adds	r3, #2
 800c948:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	b2da      	uxtb	r2, r3
 800c94e:	69fb      	ldr	r3, [r7, #28]
 800c950:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c952:	69fb      	ldr	r3, [r7, #28]
 800c954:	3301      	adds	r3, #1
 800c956:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	0a1b      	lsrs	r3, r3, #8
 800c95c:	b2da      	uxtb	r2, r3
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	3301      	adds	r3, #1
 800c966:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c96a:	3b01      	subs	r3, #1
 800c96c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c970:	2b00      	cmp	r3, #0
 800c972:	d1e3      	bne.n	800c93c <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c974:	88bb      	ldrh	r3, [r7, #4]
 800c976:	f003 0301 	and.w	r3, r3, #1
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d007      	beq.n	800c990 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c980:	6a3b      	ldr	r3, [r7, #32]
 800c982:	881b      	ldrh	r3, [r3, #0]
 800c984:	b29b      	uxth	r3, r3
 800c986:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	b2da      	uxtb	r2, r3
 800c98c:	69fb      	ldr	r3, [r7, #28]
 800c98e:	701a      	strb	r2, [r3, #0]
  }
}
 800c990:	bf00      	nop
 800c992:	372c      	adds	r7, #44	@ 0x2c
 800c994:	46bd      	mov	sp, r7
 800c996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99a:	4770      	bx	lr

0800c99c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b084      	sub	sp, #16
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c9a8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c9ac:	f002 f8a6 	bl	800eafc <USBD_static_malloc>
 800c9b0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d105      	bne.n	800c9c4 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c9c0:	2302      	movs	r3, #2
 800c9c2:	e066      	b.n	800ca92 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	68fa      	ldr	r2, [r7, #12]
 800c9c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	7c1b      	ldrb	r3, [r3, #16]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d119      	bne.n	800ca08 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c9d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9d8:	2202      	movs	r2, #2
 800c9da:	2181      	movs	r1, #129	@ 0x81
 800c9dc:	6878      	ldr	r0, [r7, #4]
 800c9de:	f001 ff34 	bl	800e84a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2201      	movs	r2, #1
 800c9e6:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c9e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c9ec:	2202      	movs	r2, #2
 800c9ee:	2101      	movs	r1, #1
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f001 ff2a 	bl	800e84a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2201      	movs	r2, #1
 800c9fa:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2210      	movs	r2, #16
 800ca02:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ca06:	e016      	b.n	800ca36 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ca08:	2340      	movs	r3, #64	@ 0x40
 800ca0a:	2202      	movs	r2, #2
 800ca0c:	2181      	movs	r1, #129	@ 0x81
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f001 ff1b 	bl	800e84a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2201      	movs	r2, #1
 800ca18:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ca1a:	2340      	movs	r3, #64	@ 0x40
 800ca1c:	2202      	movs	r2, #2
 800ca1e:	2101      	movs	r1, #1
 800ca20:	6878      	ldr	r0, [r7, #4]
 800ca22:	f001 ff12 	bl	800e84a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	2201      	movs	r2, #1
 800ca2a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2210      	movs	r2, #16
 800ca32:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ca36:	2308      	movs	r3, #8
 800ca38:	2203      	movs	r2, #3
 800ca3a:	2182      	movs	r1, #130	@ 0x82
 800ca3c:	6878      	ldr	r0, [r7, #4]
 800ca3e:	f001 ff04 	bl	800e84a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	2201      	movs	r2, #1
 800ca46:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	2200      	movs	r2, #0
 800ca58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	7c1b      	ldrb	r3, [r3, #16]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d109      	bne.n	800ca80 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ca72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ca76:	2101      	movs	r1, #1
 800ca78:	6878      	ldr	r0, [r7, #4]
 800ca7a:	f001 ffd5 	bl	800ea28 <USBD_LL_PrepareReceive>
 800ca7e:	e007      	b.n	800ca90 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ca86:	2340      	movs	r3, #64	@ 0x40
 800ca88:	2101      	movs	r1, #1
 800ca8a:	6878      	ldr	r0, [r7, #4]
 800ca8c:	f001 ffcc 	bl	800ea28 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ca90:	2300      	movs	r3, #0
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3710      	adds	r7, #16
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca9a:	b580      	push	{r7, lr}
 800ca9c:	b082      	sub	sp, #8
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	6078      	str	r0, [r7, #4]
 800caa2:	460b      	mov	r3, r1
 800caa4:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800caa6:	2181      	movs	r1, #129	@ 0x81
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f001 fef4 	bl	800e896 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2200      	movs	r2, #0
 800cab2:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800cab4:	2101      	movs	r1, #1
 800cab6:	6878      	ldr	r0, [r7, #4]
 800cab8:	f001 feed 	bl	800e896 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2200      	movs	r2, #0
 800cac0:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800cac4:	2182      	movs	r1, #130	@ 0x82
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f001 fee5 	bl	800e896 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2200      	movs	r2, #0
 800cad0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	2200      	movs	r2, #0
 800cad8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00e      	beq.n	800cb04 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800caf6:	4618      	mov	r0, r3
 800caf8:	f002 f80e 	bl	800eb18 <USBD_static_free>
    pdev->pClassData = NULL;
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	2200      	movs	r2, #0
 800cb00:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cb04:	2300      	movs	r3, #0
}
 800cb06:	4618      	mov	r0, r3
 800cb08:	3708      	adds	r7, #8
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
	...

0800cb10 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b086      	sub	sp, #24
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	6078      	str	r0, [r7, #4]
 800cb18:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cb20:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800cb22:	2300      	movs	r3, #0
 800cb24:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800cb26:	2300      	movs	r3, #0
 800cb28:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d101      	bne.n	800cb38 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800cb34:	2303      	movs	r3, #3
 800cb36:	e0af      	b.n	800cc98 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d03f      	beq.n	800cbc4 <USBD_CDC_Setup+0xb4>
 800cb44:	2b20      	cmp	r3, #32
 800cb46:	f040 809f 	bne.w	800cc88 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cb4a:	683b      	ldr	r3, [r7, #0]
 800cb4c:	88db      	ldrh	r3, [r3, #6]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d02e      	beq.n	800cbb0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	b25b      	sxtb	r3, r3
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	da16      	bge.n	800cb8a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	683a      	ldr	r2, [r7, #0]
 800cb66:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800cb68:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cb6a:	683a      	ldr	r2, [r7, #0]
 800cb6c:	88d2      	ldrh	r2, [r2, #6]
 800cb6e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	88db      	ldrh	r3, [r3, #6]
 800cb74:	2b07      	cmp	r3, #7
 800cb76:	bf28      	it	cs
 800cb78:	2307      	movcs	r3, #7
 800cb7a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	89fa      	ldrh	r2, [r7, #14]
 800cb80:	4619      	mov	r1, r3
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f001 fa9f 	bl	800e0c6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800cb88:	e085      	b.n	800cc96 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	785a      	ldrb	r2, [r3, #1]
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800cb94:	683b      	ldr	r3, [r7, #0]
 800cb96:	88db      	ldrh	r3, [r3, #6]
 800cb98:	b2da      	uxtb	r2, r3
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cba0:	6939      	ldr	r1, [r7, #16]
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	88db      	ldrh	r3, [r3, #6]
 800cba6:	461a      	mov	r2, r3
 800cba8:	6878      	ldr	r0, [r7, #4]
 800cbaa:	f001 fab8 	bl	800e11e <USBD_CtlPrepareRx>
      break;
 800cbae:	e072      	b.n	800cc96 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cbb6:	689b      	ldr	r3, [r3, #8]
 800cbb8:	683a      	ldr	r2, [r7, #0]
 800cbba:	7850      	ldrb	r0, [r2, #1]
 800cbbc:	2200      	movs	r2, #0
 800cbbe:	6839      	ldr	r1, [r7, #0]
 800cbc0:	4798      	blx	r3
      break;
 800cbc2:	e068      	b.n	800cc96 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cbc4:	683b      	ldr	r3, [r7, #0]
 800cbc6:	785b      	ldrb	r3, [r3, #1]
 800cbc8:	2b0b      	cmp	r3, #11
 800cbca:	d852      	bhi.n	800cc72 <USBD_CDC_Setup+0x162>
 800cbcc:	a201      	add	r2, pc, #4	@ (adr r2, 800cbd4 <USBD_CDC_Setup+0xc4>)
 800cbce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbd2:	bf00      	nop
 800cbd4:	0800cc05 	.word	0x0800cc05
 800cbd8:	0800cc81 	.word	0x0800cc81
 800cbdc:	0800cc73 	.word	0x0800cc73
 800cbe0:	0800cc73 	.word	0x0800cc73
 800cbe4:	0800cc73 	.word	0x0800cc73
 800cbe8:	0800cc73 	.word	0x0800cc73
 800cbec:	0800cc73 	.word	0x0800cc73
 800cbf0:	0800cc73 	.word	0x0800cc73
 800cbf4:	0800cc73 	.word	0x0800cc73
 800cbf8:	0800cc73 	.word	0x0800cc73
 800cbfc:	0800cc2f 	.word	0x0800cc2f
 800cc00:	0800cc59 	.word	0x0800cc59
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc0a:	b2db      	uxtb	r3, r3
 800cc0c:	2b03      	cmp	r3, #3
 800cc0e:	d107      	bne.n	800cc20 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cc10:	f107 030a 	add.w	r3, r7, #10
 800cc14:	2202      	movs	r2, #2
 800cc16:	4619      	mov	r1, r3
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f001 fa54 	bl	800e0c6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cc1e:	e032      	b.n	800cc86 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cc20:	6839      	ldr	r1, [r7, #0]
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f001 f9de 	bl	800dfe4 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc28:	2303      	movs	r3, #3
 800cc2a:	75fb      	strb	r3, [r7, #23]
          break;
 800cc2c:	e02b      	b.n	800cc86 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc34:	b2db      	uxtb	r3, r3
 800cc36:	2b03      	cmp	r3, #3
 800cc38:	d107      	bne.n	800cc4a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cc3a:	f107 030d 	add.w	r3, r7, #13
 800cc3e:	2201      	movs	r2, #1
 800cc40:	4619      	mov	r1, r3
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f001 fa3f 	bl	800e0c6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cc48:	e01d      	b.n	800cc86 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cc4a:	6839      	ldr	r1, [r7, #0]
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f001 f9c9 	bl	800dfe4 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc52:	2303      	movs	r3, #3
 800cc54:	75fb      	strb	r3, [r7, #23]
          break;
 800cc56:	e016      	b.n	800cc86 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	2b03      	cmp	r3, #3
 800cc62:	d00f      	beq.n	800cc84 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f001 f9bc 	bl	800dfe4 <USBD_CtlError>
            ret = USBD_FAIL;
 800cc6c:	2303      	movs	r3, #3
 800cc6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cc70:	e008      	b.n	800cc84 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cc72:	6839      	ldr	r1, [r7, #0]
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f001 f9b5 	bl	800dfe4 <USBD_CtlError>
          ret = USBD_FAIL;
 800cc7a:	2303      	movs	r3, #3
 800cc7c:	75fb      	strb	r3, [r7, #23]
          break;
 800cc7e:	e002      	b.n	800cc86 <USBD_CDC_Setup+0x176>
          break;
 800cc80:	bf00      	nop
 800cc82:	e008      	b.n	800cc96 <USBD_CDC_Setup+0x186>
          break;
 800cc84:	bf00      	nop
      }
      break;
 800cc86:	e006      	b.n	800cc96 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800cc88:	6839      	ldr	r1, [r7, #0]
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f001 f9aa 	bl	800dfe4 <USBD_CtlError>
      ret = USBD_FAIL;
 800cc90:	2303      	movs	r3, #3
 800cc92:	75fb      	strb	r3, [r7, #23]
      break;
 800cc94:	bf00      	nop
  }

  return (uint8_t)ret;
 800cc96:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3718      	adds	r7, #24
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	bd80      	pop	{r7, pc}

0800cca0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	460b      	mov	r3, r1
 800ccaa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ccb2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d101      	bne.n	800ccc2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ccbe:	2303      	movs	r3, #3
 800ccc0:	e04f      	b.n	800cd62 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccc8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ccca:	78fa      	ldrb	r2, [r7, #3]
 800cccc:	6879      	ldr	r1, [r7, #4]
 800ccce:	4613      	mov	r3, r2
 800ccd0:	009b      	lsls	r3, r3, #2
 800ccd2:	4413      	add	r3, r2
 800ccd4:	009b      	lsls	r3, r3, #2
 800ccd6:	440b      	add	r3, r1
 800ccd8:	3318      	adds	r3, #24
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d029      	beq.n	800cd34 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800cce0:	78fa      	ldrb	r2, [r7, #3]
 800cce2:	6879      	ldr	r1, [r7, #4]
 800cce4:	4613      	mov	r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	4413      	add	r3, r2
 800ccea:	009b      	lsls	r3, r3, #2
 800ccec:	440b      	add	r3, r1
 800ccee:	3318      	adds	r3, #24
 800ccf0:	681a      	ldr	r2, [r3, #0]
 800ccf2:	78f9      	ldrb	r1, [r7, #3]
 800ccf4:	68f8      	ldr	r0, [r7, #12]
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	440b      	add	r3, r1
 800ccfc:	00db      	lsls	r3, r3, #3
 800ccfe:	4403      	add	r3, r0
 800cd00:	3320      	adds	r3, #32
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	fbb2 f1f3 	udiv	r1, r2, r3
 800cd08:	fb01 f303 	mul.w	r3, r1, r3
 800cd0c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d110      	bne.n	800cd34 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800cd12:	78fa      	ldrb	r2, [r7, #3]
 800cd14:	6879      	ldr	r1, [r7, #4]
 800cd16:	4613      	mov	r3, r2
 800cd18:	009b      	lsls	r3, r3, #2
 800cd1a:	4413      	add	r3, r2
 800cd1c:	009b      	lsls	r3, r3, #2
 800cd1e:	440b      	add	r3, r1
 800cd20:	3318      	adds	r3, #24
 800cd22:	2200      	movs	r2, #0
 800cd24:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cd26:	78f9      	ldrb	r1, [r7, #3]
 800cd28:	2300      	movs	r3, #0
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	6878      	ldr	r0, [r7, #4]
 800cd2e:	f001 fe5a 	bl	800e9e6 <USBD_LL_Transmit>
 800cd32:	e015      	b.n	800cd60 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800cd34:	68bb      	ldr	r3, [r7, #8]
 800cd36:	2200      	movs	r2, #0
 800cd38:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cd42:	691b      	ldr	r3, [r3, #16]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d00b      	beq.n	800cd60 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cd4e:	691b      	ldr	r3, [r3, #16]
 800cd50:	68ba      	ldr	r2, [r7, #8]
 800cd52:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800cd56:	68ba      	ldr	r2, [r7, #8]
 800cd58:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800cd5c:	78fa      	ldrb	r2, [r7, #3]
 800cd5e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cd60:	2300      	movs	r3, #0
}
 800cd62:	4618      	mov	r0, r3
 800cd64:	3710      	adds	r7, #16
 800cd66:	46bd      	mov	sp, r7
 800cd68:	bd80      	pop	{r7, pc}

0800cd6a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cd6a:	b580      	push	{r7, lr}
 800cd6c:	b084      	sub	sp, #16
 800cd6e:	af00      	add	r7, sp, #0
 800cd70:	6078      	str	r0, [r7, #4]
 800cd72:	460b      	mov	r3, r1
 800cd74:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd7c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d101      	bne.n	800cd8c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cd88:	2303      	movs	r3, #3
 800cd8a:	e015      	b.n	800cdb8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cd8c:	78fb      	ldrb	r3, [r7, #3]
 800cd8e:	4619      	mov	r1, r3
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f001 fe6a 	bl	800ea6a <USBD_LL_GetRxDataSize>
 800cd96:	4602      	mov	r2, r0
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cda4:	68db      	ldr	r3, [r3, #12]
 800cda6:	68fa      	ldr	r2, [r7, #12]
 800cda8:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800cdac:	68fa      	ldr	r2, [r7, #12]
 800cdae:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800cdb2:	4611      	mov	r1, r2
 800cdb4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800cdb6:	2300      	movs	r3, #0
}
 800cdb8:	4618      	mov	r0, r3
 800cdba:	3710      	adds	r7, #16
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	bd80      	pop	{r7, pc}

0800cdc0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800cdc0:	b580      	push	{r7, lr}
 800cdc2:	b084      	sub	sp, #16
 800cdc4:	af00      	add	r7, sp, #0
 800cdc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cdce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d101      	bne.n	800cdda <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800cdd6:	2303      	movs	r3, #3
 800cdd8:	e01a      	b.n	800ce10 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d014      	beq.n	800ce0e <USBD_CDC_EP0_RxReady+0x4e>
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800cdea:	2bff      	cmp	r3, #255	@ 0xff
 800cdec:	d00f      	beq.n	800ce0e <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	68fa      	ldr	r2, [r7, #12]
 800cdf8:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800cdfc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800cdfe:	68fa      	ldr	r2, [r7, #12]
 800ce00:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ce04:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	22ff      	movs	r2, #255	@ 0xff
 800ce0a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ce0e:	2300      	movs	r3, #0
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3710      	adds	r7, #16
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	2243      	movs	r2, #67	@ 0x43
 800ce24:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ce26:	4b03      	ldr	r3, [pc, #12]	@ (800ce34 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr
 800ce34:	20000094 	.word	0x20000094

0800ce38 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2243      	movs	r2, #67	@ 0x43
 800ce44:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800ce46:	4b03      	ldr	r3, [pc, #12]	@ (800ce54 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	370c      	adds	r7, #12
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce52:	4770      	bx	lr
 800ce54:	20000050 	.word	0x20000050

0800ce58 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2243      	movs	r2, #67	@ 0x43
 800ce64:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800ce66:	4b03      	ldr	r3, [pc, #12]	@ (800ce74 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	370c      	adds	r7, #12
 800ce6c:	46bd      	mov	sp, r7
 800ce6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce72:	4770      	bx	lr
 800ce74:	200000d8 	.word	0x200000d8

0800ce78 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ce78:	b480      	push	{r7}
 800ce7a:	b083      	sub	sp, #12
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	220a      	movs	r2, #10
 800ce84:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ce86:	4b03      	ldr	r3, [pc, #12]	@ (800ce94 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ce88:	4618      	mov	r0, r3
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr
 800ce94:	2000000c 	.word	0x2000000c

0800ce98 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
 800cea0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d101      	bne.n	800ceac <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cea8:	2303      	movs	r3, #3
 800ceaa:	e004      	b.n	800ceb6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	683a      	ldr	r2, [r7, #0]
 800ceb0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800ceb4:	2300      	movs	r3, #0
}
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	370c      	adds	r7, #12
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr

0800cec2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cec2:	b480      	push	{r7}
 800cec4:	b087      	sub	sp, #28
 800cec6:	af00      	add	r7, sp, #0
 800cec8:	60f8      	str	r0, [r7, #12]
 800ceca:	60b9      	str	r1, [r7, #8]
 800cecc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ced4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d101      	bne.n	800cee0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cedc:	2303      	movs	r3, #3
 800cede:	e008      	b.n	800cef2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800cee0:	697b      	ldr	r3, [r7, #20]
 800cee2:	68ba      	ldr	r2, [r7, #8]
 800cee4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	687a      	ldr	r2, [r7, #4]
 800ceec:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800cef0:	2300      	movs	r3, #0
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	371c      	adds	r7, #28
 800cef6:	46bd      	mov	sp, r7
 800cef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefc:	4770      	bx	lr

0800cefe <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cefe:	b480      	push	{r7}
 800cf00:	b085      	sub	sp, #20
 800cf02:	af00      	add	r7, sp, #0
 800cf04:	6078      	str	r0, [r7, #4]
 800cf06:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf0e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d101      	bne.n	800cf1a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800cf16:	2303      	movs	r3, #3
 800cf18:	e004      	b.n	800cf24 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	683a      	ldr	r2, [r7, #0]
 800cf1e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3714      	adds	r7, #20
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cf30:	b580      	push	{r7, lr}
 800cf32:	b084      	sub	sp, #16
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf3e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d101      	bne.n	800cf4e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800cf4a:	2303      	movs	r3, #3
 800cf4c:	e016      	b.n	800cf7c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	7c1b      	ldrb	r3, [r3, #16]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d109      	bne.n	800cf6a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cf60:	2101      	movs	r1, #1
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f001 fd60 	bl	800ea28 <USBD_LL_PrepareReceive>
 800cf68:	e007      	b.n	800cf7a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800cf70:	2340      	movs	r3, #64	@ 0x40
 800cf72:	2101      	movs	r1, #1
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f001 fd57 	bl	800ea28 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800cf7a:	2300      	movs	r3, #0
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3710      	adds	r7, #16
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b086      	sub	sp, #24
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	60f8      	str	r0, [r7, #12]
 800cf8c:	60b9      	str	r1, [r7, #8]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d101      	bne.n	800cf9c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800cf98:	2303      	movs	r3, #3
 800cf9a:	e01f      	b.n	800cfdc <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	2200      	movs	r2, #0
 800cfa0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2200      	movs	r2, #0
 800cfb0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d003      	beq.n	800cfc2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	68ba      	ldr	r2, [r7, #8]
 800cfbe:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2201      	movs	r2, #1
 800cfc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	79fa      	ldrb	r2, [r7, #7]
 800cfce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800cfd0:	68f8      	ldr	r0, [r7, #12]
 800cfd2:	f001 fbbf 	bl	800e754 <USBD_LL_Init>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800cfda:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	3718      	adds	r7, #24
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	bd80      	pop	{r7, pc}

0800cfe4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b084      	sub	sp, #16
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
 800cfec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800cfee:	2300      	movs	r3, #0
 800cff0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d101      	bne.n	800cffc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800cff8:	2303      	movs	r3, #3
 800cffa:	e016      	b.n	800d02a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	683a      	ldr	r2, [r7, #0]
 800d000:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d00b      	beq.n	800d028 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d018:	f107 020e 	add.w	r2, r7, #14
 800d01c:	4610      	mov	r0, r2
 800d01e:	4798      	blx	r3
 800d020:	4602      	mov	r2, r0
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d028:	2300      	movs	r3, #0
}
 800d02a:	4618      	mov	r0, r3
 800d02c:	3710      	adds	r7, #16
 800d02e:	46bd      	mov	sp, r7
 800d030:	bd80      	pop	{r7, pc}

0800d032 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d032:	b580      	push	{r7, lr}
 800d034:	b082      	sub	sp, #8
 800d036:	af00      	add	r7, sp, #0
 800d038:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f001 fbea 	bl	800e814 <USBD_LL_Start>
 800d040:	4603      	mov	r3, r0
}
 800d042:	4618      	mov	r0, r3
 800d044:	3708      	adds	r7, #8
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}

0800d04a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d04a:	b480      	push	{r7}
 800d04c:	b083      	sub	sp, #12
 800d04e:	af00      	add	r7, sp, #0
 800d050:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d052:	2300      	movs	r3, #0
}
 800d054:	4618      	mov	r0, r3
 800d056:	370c      	adds	r7, #12
 800d058:	46bd      	mov	sp, r7
 800d05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05e:	4770      	bx	lr

0800d060 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b084      	sub	sp, #16
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
 800d068:	460b      	mov	r3, r1
 800d06a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d06c:	2303      	movs	r3, #3
 800d06e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d076:	2b00      	cmp	r3, #0
 800d078:	d009      	beq.n	800d08e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	78fa      	ldrb	r2, [r7, #3]
 800d084:	4611      	mov	r1, r2
 800d086:	6878      	ldr	r0, [r7, #4]
 800d088:	4798      	blx	r3
 800d08a:	4603      	mov	r3, r0
 800d08c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d08e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d090:	4618      	mov	r0, r3
 800d092:	3710      	adds	r7, #16
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}

0800d098 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	460b      	mov	r3, r1
 800d0a2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d007      	beq.n	800d0be <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d0b4:	685b      	ldr	r3, [r3, #4]
 800d0b6:	78fa      	ldrb	r2, [r7, #3]
 800d0b8:	4611      	mov	r1, r2
 800d0ba:	6878      	ldr	r0, [r7, #4]
 800d0bc:	4798      	blx	r3
  }

  return USBD_OK;
 800d0be:	2300      	movs	r3, #0
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3708      	adds	r7, #8
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}

0800d0c8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b084      	sub	sp, #16
 800d0cc:	af00      	add	r7, sp, #0
 800d0ce:	6078      	str	r0, [r7, #4]
 800d0d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d0d8:	6839      	ldr	r1, [r7, #0]
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f000 ff48 	bl	800df70 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2201      	movs	r2, #1
 800d0e4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d0fc:	f003 031f 	and.w	r3, r3, #31
 800d100:	2b02      	cmp	r3, #2
 800d102:	d01a      	beq.n	800d13a <USBD_LL_SetupStage+0x72>
 800d104:	2b02      	cmp	r3, #2
 800d106:	d822      	bhi.n	800d14e <USBD_LL_SetupStage+0x86>
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d002      	beq.n	800d112 <USBD_LL_SetupStage+0x4a>
 800d10c:	2b01      	cmp	r3, #1
 800d10e:	d00a      	beq.n	800d126 <USBD_LL_SetupStage+0x5e>
 800d110:	e01d      	b.n	800d14e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d118:	4619      	mov	r1, r3
 800d11a:	6878      	ldr	r0, [r7, #4]
 800d11c:	f000 f9f0 	bl	800d500 <USBD_StdDevReq>
 800d120:	4603      	mov	r3, r0
 800d122:	73fb      	strb	r3, [r7, #15]
      break;
 800d124:	e020      	b.n	800d168 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d12c:	4619      	mov	r1, r3
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f000 fa54 	bl	800d5dc <USBD_StdItfReq>
 800d134:	4603      	mov	r3, r0
 800d136:	73fb      	strb	r3, [r7, #15]
      break;
 800d138:	e016      	b.n	800d168 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d140:	4619      	mov	r1, r3
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f000 fa93 	bl	800d66e <USBD_StdEPReq>
 800d148:	4603      	mov	r3, r0
 800d14a:	73fb      	strb	r3, [r7, #15]
      break;
 800d14c:	e00c      	b.n	800d168 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d154:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d158:	b2db      	uxtb	r3, r3
 800d15a:	4619      	mov	r1, r3
 800d15c:	6878      	ldr	r0, [r7, #4]
 800d15e:	f001 fbb9 	bl	800e8d4 <USBD_LL_StallEP>
 800d162:	4603      	mov	r3, r0
 800d164:	73fb      	strb	r3, [r7, #15]
      break;
 800d166:	bf00      	nop
  }

  return ret;
 800d168:	7bfb      	ldrb	r3, [r7, #15]
}
 800d16a:	4618      	mov	r0, r3
 800d16c:	3710      	adds	r7, #16
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}

0800d172 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d172:	b580      	push	{r7, lr}
 800d174:	b086      	sub	sp, #24
 800d176:	af00      	add	r7, sp, #0
 800d178:	60f8      	str	r0, [r7, #12]
 800d17a:	460b      	mov	r3, r1
 800d17c:	607a      	str	r2, [r7, #4]
 800d17e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d180:	7afb      	ldrb	r3, [r7, #11]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d138      	bne.n	800d1f8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d18c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d194:	2b03      	cmp	r3, #3
 800d196:	d14a      	bne.n	800d22e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d198:	693b      	ldr	r3, [r7, #16]
 800d19a:	689a      	ldr	r2, [r3, #8]
 800d19c:	693b      	ldr	r3, [r7, #16]
 800d19e:	68db      	ldr	r3, [r3, #12]
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d913      	bls.n	800d1cc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	689a      	ldr	r2, [r3, #8]
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	1ad2      	subs	r2, r2, r3
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	68da      	ldr	r2, [r3, #12]
 800d1b6:	693b      	ldr	r3, [r7, #16]
 800d1b8:	689b      	ldr	r3, [r3, #8]
 800d1ba:	4293      	cmp	r3, r2
 800d1bc:	bf28      	it	cs
 800d1be:	4613      	movcs	r3, r2
 800d1c0:	461a      	mov	r2, r3
 800d1c2:	6879      	ldr	r1, [r7, #4]
 800d1c4:	68f8      	ldr	r0, [r7, #12]
 800d1c6:	f000 ffc7 	bl	800e158 <USBD_CtlContinueRx>
 800d1ca:	e030      	b.n	800d22e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1d2:	b2db      	uxtb	r3, r3
 800d1d4:	2b03      	cmp	r3, #3
 800d1d6:	d10b      	bne.n	800d1f0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1de:	691b      	ldr	r3, [r3, #16]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d005      	beq.n	800d1f0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d1ea:	691b      	ldr	r3, [r3, #16]
 800d1ec:	68f8      	ldr	r0, [r7, #12]
 800d1ee:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d1f0:	68f8      	ldr	r0, [r7, #12]
 800d1f2:	f000 ffc2 	bl	800e17a <USBD_CtlSendStatus>
 800d1f6:	e01a      	b.n	800d22e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1fe:	b2db      	uxtb	r3, r3
 800d200:	2b03      	cmp	r3, #3
 800d202:	d114      	bne.n	800d22e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d20a:	699b      	ldr	r3, [r3, #24]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00e      	beq.n	800d22e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d216:	699b      	ldr	r3, [r3, #24]
 800d218:	7afa      	ldrb	r2, [r7, #11]
 800d21a:	4611      	mov	r1, r2
 800d21c:	68f8      	ldr	r0, [r7, #12]
 800d21e:	4798      	blx	r3
 800d220:	4603      	mov	r3, r0
 800d222:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d224:	7dfb      	ldrb	r3, [r7, #23]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d001      	beq.n	800d22e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d22a:	7dfb      	ldrb	r3, [r7, #23]
 800d22c:	e000      	b.n	800d230 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d22e:	2300      	movs	r3, #0
}
 800d230:	4618      	mov	r0, r3
 800d232:	3718      	adds	r7, #24
 800d234:	46bd      	mov	sp, r7
 800d236:	bd80      	pop	{r7, pc}

0800d238 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d238:	b580      	push	{r7, lr}
 800d23a:	b086      	sub	sp, #24
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	460b      	mov	r3, r1
 800d242:	607a      	str	r2, [r7, #4]
 800d244:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d246:	7afb      	ldrb	r3, [r7, #11]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d16b      	bne.n	800d324 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	3314      	adds	r3, #20
 800d250:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d258:	2b02      	cmp	r3, #2
 800d25a:	d156      	bne.n	800d30a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	689a      	ldr	r2, [r3, #8]
 800d260:	693b      	ldr	r3, [r7, #16]
 800d262:	68db      	ldr	r3, [r3, #12]
 800d264:	429a      	cmp	r2, r3
 800d266:	d914      	bls.n	800d292 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d268:	693b      	ldr	r3, [r7, #16]
 800d26a:	689a      	ldr	r2, [r3, #8]
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	68db      	ldr	r3, [r3, #12]
 800d270:	1ad2      	subs	r2, r2, r3
 800d272:	693b      	ldr	r3, [r7, #16]
 800d274:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	689b      	ldr	r3, [r3, #8]
 800d27a:	461a      	mov	r2, r3
 800d27c:	6879      	ldr	r1, [r7, #4]
 800d27e:	68f8      	ldr	r0, [r7, #12]
 800d280:	f000 ff3c 	bl	800e0fc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d284:	2300      	movs	r3, #0
 800d286:	2200      	movs	r2, #0
 800d288:	2100      	movs	r1, #0
 800d28a:	68f8      	ldr	r0, [r7, #12]
 800d28c:	f001 fbcc 	bl	800ea28 <USBD_LL_PrepareReceive>
 800d290:	e03b      	b.n	800d30a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	68da      	ldr	r2, [r3, #12]
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	689b      	ldr	r3, [r3, #8]
 800d29a:	429a      	cmp	r2, r3
 800d29c:	d11c      	bne.n	800d2d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	685a      	ldr	r2, [r3, #4]
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d2a6:	429a      	cmp	r2, r3
 800d2a8:	d316      	bcc.n	800d2d8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	685a      	ldr	r2, [r3, #4]
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d2b4:	429a      	cmp	r2, r3
 800d2b6:	d20f      	bcs.n	800d2d8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	2100      	movs	r1, #0
 800d2bc:	68f8      	ldr	r0, [r7, #12]
 800d2be:	f000 ff1d 	bl	800e0fc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	2100      	movs	r1, #0
 800d2d0:	68f8      	ldr	r0, [r7, #12]
 800d2d2:	f001 fba9 	bl	800ea28 <USBD_LL_PrepareReceive>
 800d2d6:	e018      	b.n	800d30a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d2de:	b2db      	uxtb	r3, r3
 800d2e0:	2b03      	cmp	r3, #3
 800d2e2:	d10b      	bne.n	800d2fc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2ea:	68db      	ldr	r3, [r3, #12]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d005      	beq.n	800d2fc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2f6:	68db      	ldr	r3, [r3, #12]
 800d2f8:	68f8      	ldr	r0, [r7, #12]
 800d2fa:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d2fc:	2180      	movs	r1, #128	@ 0x80
 800d2fe:	68f8      	ldr	r0, [r7, #12]
 800d300:	f001 fae8 	bl	800e8d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d304:	68f8      	ldr	r0, [r7, #12]
 800d306:	f000 ff4b 	bl	800e1a0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d310:	2b01      	cmp	r3, #1
 800d312:	d122      	bne.n	800d35a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d314:	68f8      	ldr	r0, [r7, #12]
 800d316:	f7ff fe98 	bl	800d04a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2200      	movs	r2, #0
 800d31e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d322:	e01a      	b.n	800d35a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d32a:	b2db      	uxtb	r3, r3
 800d32c:	2b03      	cmp	r3, #3
 800d32e:	d114      	bne.n	800d35a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d336:	695b      	ldr	r3, [r3, #20]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d00e      	beq.n	800d35a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d342:	695b      	ldr	r3, [r3, #20]
 800d344:	7afa      	ldrb	r2, [r7, #11]
 800d346:	4611      	mov	r1, r2
 800d348:	68f8      	ldr	r0, [r7, #12]
 800d34a:	4798      	blx	r3
 800d34c:	4603      	mov	r3, r0
 800d34e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d350:	7dfb      	ldrb	r3, [r7, #23]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d001      	beq.n	800d35a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d356:	7dfb      	ldrb	r3, [r7, #23]
 800d358:	e000      	b.n	800d35c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d35a:	2300      	movs	r3, #0
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3718      	adds	r7, #24
 800d360:	46bd      	mov	sp, r7
 800d362:	bd80      	pop	{r7, pc}

0800d364 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b082      	sub	sp, #8
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2200      	movs	r2, #0
 800d378:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	2200      	movs	r2, #0
 800d380:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	2200      	movs	r2, #0
 800d386:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d394:	2303      	movs	r3, #3
 800d396:	e02f      	b.n	800d3f8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d00f      	beq.n	800d3c2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3a8:	685b      	ldr	r3, [r3, #4]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d009      	beq.n	800d3c2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	687a      	ldr	r2, [r7, #4]
 800d3b8:	6852      	ldr	r2, [r2, #4]
 800d3ba:	b2d2      	uxtb	r2, r2
 800d3bc:	4611      	mov	r1, r2
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d3c2:	2340      	movs	r3, #64	@ 0x40
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	2100      	movs	r1, #0
 800d3c8:	6878      	ldr	r0, [r7, #4]
 800d3ca:	f001 fa3e 	bl	800e84a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	2240      	movs	r2, #64	@ 0x40
 800d3da:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d3de:	2340      	movs	r3, #64	@ 0x40
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	2180      	movs	r1, #128	@ 0x80
 800d3e4:	6878      	ldr	r0, [r7, #4]
 800d3e6:	f001 fa30 	bl	800e84a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	2240      	movs	r2, #64	@ 0x40
 800d3f4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d3f6:	2300      	movs	r3, #0
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3708      	adds	r7, #8
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd80      	pop	{r7, pc}

0800d400 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d400:	b480      	push	{r7}
 800d402:	b083      	sub	sp, #12
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	460b      	mov	r3, r1
 800d40a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	78fa      	ldrb	r2, [r7, #3]
 800d410:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d412:	2300      	movs	r3, #0
}
 800d414:	4618      	mov	r0, r3
 800d416:	370c      	adds	r7, #12
 800d418:	46bd      	mov	sp, r7
 800d41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41e:	4770      	bx	lr

0800d420 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d420:	b480      	push	{r7}
 800d422:	b083      	sub	sp, #12
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d42e:	b2da      	uxtb	r2, r3
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2204      	movs	r2, #4
 800d43a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d43e:	2300      	movs	r3, #0
}
 800d440:	4618      	mov	r0, r3
 800d442:	370c      	adds	r7, #12
 800d444:	46bd      	mov	sp, r7
 800d446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44a:	4770      	bx	lr

0800d44c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d45a:	b2db      	uxtb	r3, r3
 800d45c:	2b04      	cmp	r3, #4
 800d45e:	d106      	bne.n	800d46e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d466:	b2da      	uxtb	r2, r3
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d46e:	2300      	movs	r3, #0
}
 800d470:	4618      	mov	r0, r3
 800d472:	370c      	adds	r7, #12
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr

0800d47c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	b082      	sub	sp, #8
 800d480:	af00      	add	r7, sp, #0
 800d482:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d101      	bne.n	800d492 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d48e:	2303      	movs	r3, #3
 800d490:	e012      	b.n	800d4b8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d498:	b2db      	uxtb	r3, r3
 800d49a:	2b03      	cmp	r3, #3
 800d49c:	d10b      	bne.n	800d4b6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d4a4:	69db      	ldr	r3, [r3, #28]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d005      	beq.n	800d4b6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d4b0:	69db      	ldr	r3, [r3, #28]
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d4b6:	2300      	movs	r3, #0
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3708      	adds	r7, #8
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}

0800d4c0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d4c0:	b480      	push	{r7}
 800d4c2:	b087      	sub	sp, #28
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d4cc:	697b      	ldr	r3, [r7, #20]
 800d4ce:	781b      	ldrb	r3, [r3, #0]
 800d4d0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	3301      	adds	r3, #1
 800d4d6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	781b      	ldrb	r3, [r3, #0]
 800d4dc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d4de:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d4e2:	021b      	lsls	r3, r3, #8
 800d4e4:	b21a      	sxth	r2, r3
 800d4e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d4ea:	4313      	orrs	r3, r2
 800d4ec:	b21b      	sxth	r3, r3
 800d4ee:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d4f0:	89fb      	ldrh	r3, [r7, #14]
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	371c      	adds	r7, #28
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4fc:	4770      	bx	lr
	...

0800d500 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b084      	sub	sp, #16
 800d504:	af00      	add	r7, sp, #0
 800d506:	6078      	str	r0, [r7, #4]
 800d508:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d50a:	2300      	movs	r3, #0
 800d50c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d50e:	683b      	ldr	r3, [r7, #0]
 800d510:	781b      	ldrb	r3, [r3, #0]
 800d512:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d516:	2b40      	cmp	r3, #64	@ 0x40
 800d518:	d005      	beq.n	800d526 <USBD_StdDevReq+0x26>
 800d51a:	2b40      	cmp	r3, #64	@ 0x40
 800d51c:	d853      	bhi.n	800d5c6 <USBD_StdDevReq+0xc6>
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d00b      	beq.n	800d53a <USBD_StdDevReq+0x3a>
 800d522:	2b20      	cmp	r3, #32
 800d524:	d14f      	bne.n	800d5c6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d52c:	689b      	ldr	r3, [r3, #8]
 800d52e:	6839      	ldr	r1, [r7, #0]
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	4798      	blx	r3
 800d534:	4603      	mov	r3, r0
 800d536:	73fb      	strb	r3, [r7, #15]
      break;
 800d538:	e04a      	b.n	800d5d0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	785b      	ldrb	r3, [r3, #1]
 800d53e:	2b09      	cmp	r3, #9
 800d540:	d83b      	bhi.n	800d5ba <USBD_StdDevReq+0xba>
 800d542:	a201      	add	r2, pc, #4	@ (adr r2, 800d548 <USBD_StdDevReq+0x48>)
 800d544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d548:	0800d59d 	.word	0x0800d59d
 800d54c:	0800d5b1 	.word	0x0800d5b1
 800d550:	0800d5bb 	.word	0x0800d5bb
 800d554:	0800d5a7 	.word	0x0800d5a7
 800d558:	0800d5bb 	.word	0x0800d5bb
 800d55c:	0800d57b 	.word	0x0800d57b
 800d560:	0800d571 	.word	0x0800d571
 800d564:	0800d5bb 	.word	0x0800d5bb
 800d568:	0800d593 	.word	0x0800d593
 800d56c:	0800d585 	.word	0x0800d585
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d570:	6839      	ldr	r1, [r7, #0]
 800d572:	6878      	ldr	r0, [r7, #4]
 800d574:	f000 f9de 	bl	800d934 <USBD_GetDescriptor>
          break;
 800d578:	e024      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d57a:	6839      	ldr	r1, [r7, #0]
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f000 fb6d 	bl	800dc5c <USBD_SetAddress>
          break;
 800d582:	e01f      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d584:	6839      	ldr	r1, [r7, #0]
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 fbac 	bl	800dce4 <USBD_SetConfig>
 800d58c:	4603      	mov	r3, r0
 800d58e:	73fb      	strb	r3, [r7, #15]
          break;
 800d590:	e018      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d592:	6839      	ldr	r1, [r7, #0]
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 fc4b 	bl	800de30 <USBD_GetConfig>
          break;
 800d59a:	e013      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d59c:	6839      	ldr	r1, [r7, #0]
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f000 fc7c 	bl	800de9c <USBD_GetStatus>
          break;
 800d5a4:	e00e      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d5a6:	6839      	ldr	r1, [r7, #0]
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f000 fcab 	bl	800df04 <USBD_SetFeature>
          break;
 800d5ae:	e009      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d5b0:	6839      	ldr	r1, [r7, #0]
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f000 fcba 	bl	800df2c <USBD_ClrFeature>
          break;
 800d5b8:	e004      	b.n	800d5c4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d5ba:	6839      	ldr	r1, [r7, #0]
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	f000 fd11 	bl	800dfe4 <USBD_CtlError>
          break;
 800d5c2:	bf00      	nop
      }
      break;
 800d5c4:	e004      	b.n	800d5d0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d5c6:	6839      	ldr	r1, [r7, #0]
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f000 fd0b 	bl	800dfe4 <USBD_CtlError>
      break;
 800d5ce:	bf00      	nop
  }

  return ret;
 800d5d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5d2:	4618      	mov	r0, r3
 800d5d4:	3710      	adds	r7, #16
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	bd80      	pop	{r7, pc}
 800d5da:	bf00      	nop

0800d5dc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b084      	sub	sp, #16
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d5e6:	2300      	movs	r3, #0
 800d5e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	781b      	ldrb	r3, [r3, #0]
 800d5ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d5f2:	2b40      	cmp	r3, #64	@ 0x40
 800d5f4:	d005      	beq.n	800d602 <USBD_StdItfReq+0x26>
 800d5f6:	2b40      	cmp	r3, #64	@ 0x40
 800d5f8:	d82f      	bhi.n	800d65a <USBD_StdItfReq+0x7e>
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d001      	beq.n	800d602 <USBD_StdItfReq+0x26>
 800d5fe:	2b20      	cmp	r3, #32
 800d600:	d12b      	bne.n	800d65a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	3b01      	subs	r3, #1
 800d60c:	2b02      	cmp	r3, #2
 800d60e:	d81d      	bhi.n	800d64c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d610:	683b      	ldr	r3, [r7, #0]
 800d612:	889b      	ldrh	r3, [r3, #4]
 800d614:	b2db      	uxtb	r3, r3
 800d616:	2b01      	cmp	r3, #1
 800d618:	d813      	bhi.n	800d642 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d620:	689b      	ldr	r3, [r3, #8]
 800d622:	6839      	ldr	r1, [r7, #0]
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	4798      	blx	r3
 800d628:	4603      	mov	r3, r0
 800d62a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d62c:	683b      	ldr	r3, [r7, #0]
 800d62e:	88db      	ldrh	r3, [r3, #6]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d110      	bne.n	800d656 <USBD_StdItfReq+0x7a>
 800d634:	7bfb      	ldrb	r3, [r7, #15]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d10d      	bne.n	800d656 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f000 fd9d 	bl	800e17a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d640:	e009      	b.n	800d656 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d642:	6839      	ldr	r1, [r7, #0]
 800d644:	6878      	ldr	r0, [r7, #4]
 800d646:	f000 fccd 	bl	800dfe4 <USBD_CtlError>
          break;
 800d64a:	e004      	b.n	800d656 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d64c:	6839      	ldr	r1, [r7, #0]
 800d64e:	6878      	ldr	r0, [r7, #4]
 800d650:	f000 fcc8 	bl	800dfe4 <USBD_CtlError>
          break;
 800d654:	e000      	b.n	800d658 <USBD_StdItfReq+0x7c>
          break;
 800d656:	bf00      	nop
      }
      break;
 800d658:	e004      	b.n	800d664 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d65a:	6839      	ldr	r1, [r7, #0]
 800d65c:	6878      	ldr	r0, [r7, #4]
 800d65e:	f000 fcc1 	bl	800dfe4 <USBD_CtlError>
      break;
 800d662:	bf00      	nop
  }

  return ret;
 800d664:	7bfb      	ldrb	r3, [r7, #15]
}
 800d666:	4618      	mov	r0, r3
 800d668:	3710      	adds	r7, #16
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d66e:	b580      	push	{r7, lr}
 800d670:	b084      	sub	sp, #16
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
 800d676:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d678:	2300      	movs	r3, #0
 800d67a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	889b      	ldrh	r3, [r3, #4]
 800d680:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d682:	683b      	ldr	r3, [r7, #0]
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d68a:	2b40      	cmp	r3, #64	@ 0x40
 800d68c:	d007      	beq.n	800d69e <USBD_StdEPReq+0x30>
 800d68e:	2b40      	cmp	r3, #64	@ 0x40
 800d690:	f200 8145 	bhi.w	800d91e <USBD_StdEPReq+0x2b0>
 800d694:	2b00      	cmp	r3, #0
 800d696:	d00c      	beq.n	800d6b2 <USBD_StdEPReq+0x44>
 800d698:	2b20      	cmp	r3, #32
 800d69a:	f040 8140 	bne.w	800d91e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d6a4:	689b      	ldr	r3, [r3, #8]
 800d6a6:	6839      	ldr	r1, [r7, #0]
 800d6a8:	6878      	ldr	r0, [r7, #4]
 800d6aa:	4798      	blx	r3
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	73fb      	strb	r3, [r7, #15]
      break;
 800d6b0:	e13a      	b.n	800d928 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d6b2:	683b      	ldr	r3, [r7, #0]
 800d6b4:	785b      	ldrb	r3, [r3, #1]
 800d6b6:	2b03      	cmp	r3, #3
 800d6b8:	d007      	beq.n	800d6ca <USBD_StdEPReq+0x5c>
 800d6ba:	2b03      	cmp	r3, #3
 800d6bc:	f300 8129 	bgt.w	800d912 <USBD_StdEPReq+0x2a4>
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d07f      	beq.n	800d7c4 <USBD_StdEPReq+0x156>
 800d6c4:	2b01      	cmp	r3, #1
 800d6c6:	d03c      	beq.n	800d742 <USBD_StdEPReq+0xd4>
 800d6c8:	e123      	b.n	800d912 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6d0:	b2db      	uxtb	r3, r3
 800d6d2:	2b02      	cmp	r3, #2
 800d6d4:	d002      	beq.n	800d6dc <USBD_StdEPReq+0x6e>
 800d6d6:	2b03      	cmp	r3, #3
 800d6d8:	d016      	beq.n	800d708 <USBD_StdEPReq+0x9a>
 800d6da:	e02c      	b.n	800d736 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d6dc:	7bbb      	ldrb	r3, [r7, #14]
 800d6de:	2b00      	cmp	r3, #0
 800d6e0:	d00d      	beq.n	800d6fe <USBD_StdEPReq+0x90>
 800d6e2:	7bbb      	ldrb	r3, [r7, #14]
 800d6e4:	2b80      	cmp	r3, #128	@ 0x80
 800d6e6:	d00a      	beq.n	800d6fe <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d6e8:	7bbb      	ldrb	r3, [r7, #14]
 800d6ea:	4619      	mov	r1, r3
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f001 f8f1 	bl	800e8d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d6f2:	2180      	movs	r1, #128	@ 0x80
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	f001 f8ed 	bl	800e8d4 <USBD_LL_StallEP>
 800d6fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d6fc:	e020      	b.n	800d740 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d6fe:	6839      	ldr	r1, [r7, #0]
 800d700:	6878      	ldr	r0, [r7, #4]
 800d702:	f000 fc6f 	bl	800dfe4 <USBD_CtlError>
              break;
 800d706:	e01b      	b.n	800d740 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	885b      	ldrh	r3, [r3, #2]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d10e      	bne.n	800d72e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d710:	7bbb      	ldrb	r3, [r7, #14]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d00b      	beq.n	800d72e <USBD_StdEPReq+0xc0>
 800d716:	7bbb      	ldrb	r3, [r7, #14]
 800d718:	2b80      	cmp	r3, #128	@ 0x80
 800d71a:	d008      	beq.n	800d72e <USBD_StdEPReq+0xc0>
 800d71c:	683b      	ldr	r3, [r7, #0]
 800d71e:	88db      	ldrh	r3, [r3, #6]
 800d720:	2b00      	cmp	r3, #0
 800d722:	d104      	bne.n	800d72e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d724:	7bbb      	ldrb	r3, [r7, #14]
 800d726:	4619      	mov	r1, r3
 800d728:	6878      	ldr	r0, [r7, #4]
 800d72a:	f001 f8d3 	bl	800e8d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 fd23 	bl	800e17a <USBD_CtlSendStatus>

              break;
 800d734:	e004      	b.n	800d740 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d736:	6839      	ldr	r1, [r7, #0]
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f000 fc53 	bl	800dfe4 <USBD_CtlError>
              break;
 800d73e:	bf00      	nop
          }
          break;
 800d740:	e0ec      	b.n	800d91c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d748:	b2db      	uxtb	r3, r3
 800d74a:	2b02      	cmp	r3, #2
 800d74c:	d002      	beq.n	800d754 <USBD_StdEPReq+0xe6>
 800d74e:	2b03      	cmp	r3, #3
 800d750:	d016      	beq.n	800d780 <USBD_StdEPReq+0x112>
 800d752:	e030      	b.n	800d7b6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d754:	7bbb      	ldrb	r3, [r7, #14]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d00d      	beq.n	800d776 <USBD_StdEPReq+0x108>
 800d75a:	7bbb      	ldrb	r3, [r7, #14]
 800d75c:	2b80      	cmp	r3, #128	@ 0x80
 800d75e:	d00a      	beq.n	800d776 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d760:	7bbb      	ldrb	r3, [r7, #14]
 800d762:	4619      	mov	r1, r3
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f001 f8b5 	bl	800e8d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d76a:	2180      	movs	r1, #128	@ 0x80
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f001 f8b1 	bl	800e8d4 <USBD_LL_StallEP>
 800d772:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d774:	e025      	b.n	800d7c2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d776:	6839      	ldr	r1, [r7, #0]
 800d778:	6878      	ldr	r0, [r7, #4]
 800d77a:	f000 fc33 	bl	800dfe4 <USBD_CtlError>
              break;
 800d77e:	e020      	b.n	800d7c2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	885b      	ldrh	r3, [r3, #2]
 800d784:	2b00      	cmp	r3, #0
 800d786:	d11b      	bne.n	800d7c0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d788:	7bbb      	ldrb	r3, [r7, #14]
 800d78a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d004      	beq.n	800d79c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d792:	7bbb      	ldrb	r3, [r7, #14]
 800d794:	4619      	mov	r1, r3
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f001 f8bb 	bl	800e912 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f000 fcec 	bl	800e17a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7a8:	689b      	ldr	r3, [r3, #8]
 800d7aa:	6839      	ldr	r1, [r7, #0]
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	4798      	blx	r3
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d7b4:	e004      	b.n	800d7c0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d7b6:	6839      	ldr	r1, [r7, #0]
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f000 fc13 	bl	800dfe4 <USBD_CtlError>
              break;
 800d7be:	e000      	b.n	800d7c2 <USBD_StdEPReq+0x154>
              break;
 800d7c0:	bf00      	nop
          }
          break;
 800d7c2:	e0ab      	b.n	800d91c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7ca:	b2db      	uxtb	r3, r3
 800d7cc:	2b02      	cmp	r3, #2
 800d7ce:	d002      	beq.n	800d7d6 <USBD_StdEPReq+0x168>
 800d7d0:	2b03      	cmp	r3, #3
 800d7d2:	d032      	beq.n	800d83a <USBD_StdEPReq+0x1cc>
 800d7d4:	e097      	b.n	800d906 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d7d6:	7bbb      	ldrb	r3, [r7, #14]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d007      	beq.n	800d7ec <USBD_StdEPReq+0x17e>
 800d7dc:	7bbb      	ldrb	r3, [r7, #14]
 800d7de:	2b80      	cmp	r3, #128	@ 0x80
 800d7e0:	d004      	beq.n	800d7ec <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d7e2:	6839      	ldr	r1, [r7, #0]
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f000 fbfd 	bl	800dfe4 <USBD_CtlError>
                break;
 800d7ea:	e091      	b.n	800d910 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d7ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	da0b      	bge.n	800d80c <USBD_StdEPReq+0x19e>
 800d7f4:	7bbb      	ldrb	r3, [r7, #14]
 800d7f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d7fa:	4613      	mov	r3, r2
 800d7fc:	009b      	lsls	r3, r3, #2
 800d7fe:	4413      	add	r3, r2
 800d800:	009b      	lsls	r3, r3, #2
 800d802:	3310      	adds	r3, #16
 800d804:	687a      	ldr	r2, [r7, #4]
 800d806:	4413      	add	r3, r2
 800d808:	3304      	adds	r3, #4
 800d80a:	e00b      	b.n	800d824 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d80c:	7bbb      	ldrb	r3, [r7, #14]
 800d80e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d812:	4613      	mov	r3, r2
 800d814:	009b      	lsls	r3, r3, #2
 800d816:	4413      	add	r3, r2
 800d818:	009b      	lsls	r3, r3, #2
 800d81a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d81e:	687a      	ldr	r2, [r7, #4]
 800d820:	4413      	add	r3, r2
 800d822:	3304      	adds	r3, #4
 800d824:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	2200      	movs	r2, #0
 800d82a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	2202      	movs	r2, #2
 800d830:	4619      	mov	r1, r3
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f000 fc47 	bl	800e0c6 <USBD_CtlSendData>
              break;
 800d838:	e06a      	b.n	800d910 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d83a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	da11      	bge.n	800d866 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d842:	7bbb      	ldrb	r3, [r7, #14]
 800d844:	f003 020f 	and.w	r2, r3, #15
 800d848:	6879      	ldr	r1, [r7, #4]
 800d84a:	4613      	mov	r3, r2
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	4413      	add	r3, r2
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	440b      	add	r3, r1
 800d854:	3324      	adds	r3, #36	@ 0x24
 800d856:	881b      	ldrh	r3, [r3, #0]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d117      	bne.n	800d88c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d85c:	6839      	ldr	r1, [r7, #0]
 800d85e:	6878      	ldr	r0, [r7, #4]
 800d860:	f000 fbc0 	bl	800dfe4 <USBD_CtlError>
                  break;
 800d864:	e054      	b.n	800d910 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d866:	7bbb      	ldrb	r3, [r7, #14]
 800d868:	f003 020f 	and.w	r2, r3, #15
 800d86c:	6879      	ldr	r1, [r7, #4]
 800d86e:	4613      	mov	r3, r2
 800d870:	009b      	lsls	r3, r3, #2
 800d872:	4413      	add	r3, r2
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	440b      	add	r3, r1
 800d878:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d87c:	881b      	ldrh	r3, [r3, #0]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d104      	bne.n	800d88c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d882:	6839      	ldr	r1, [r7, #0]
 800d884:	6878      	ldr	r0, [r7, #4]
 800d886:	f000 fbad 	bl	800dfe4 <USBD_CtlError>
                  break;
 800d88a:	e041      	b.n	800d910 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d88c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d890:	2b00      	cmp	r3, #0
 800d892:	da0b      	bge.n	800d8ac <USBD_StdEPReq+0x23e>
 800d894:	7bbb      	ldrb	r3, [r7, #14]
 800d896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d89a:	4613      	mov	r3, r2
 800d89c:	009b      	lsls	r3, r3, #2
 800d89e:	4413      	add	r3, r2
 800d8a0:	009b      	lsls	r3, r3, #2
 800d8a2:	3310      	adds	r3, #16
 800d8a4:	687a      	ldr	r2, [r7, #4]
 800d8a6:	4413      	add	r3, r2
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	e00b      	b.n	800d8c4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d8ac:	7bbb      	ldrb	r3, [r7, #14]
 800d8ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d8b2:	4613      	mov	r3, r2
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	4413      	add	r3, r2
 800d8b8:	009b      	lsls	r3, r3, #2
 800d8ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d8be:	687a      	ldr	r2, [r7, #4]
 800d8c0:	4413      	add	r3, r2
 800d8c2:	3304      	adds	r3, #4
 800d8c4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d8c6:	7bbb      	ldrb	r3, [r7, #14]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d002      	beq.n	800d8d2 <USBD_StdEPReq+0x264>
 800d8cc:	7bbb      	ldrb	r3, [r7, #14]
 800d8ce:	2b80      	cmp	r3, #128	@ 0x80
 800d8d0:	d103      	bne.n	800d8da <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d8d2:	68bb      	ldr	r3, [r7, #8]
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	601a      	str	r2, [r3, #0]
 800d8d8:	e00e      	b.n	800d8f8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d8da:	7bbb      	ldrb	r3, [r7, #14]
 800d8dc:	4619      	mov	r1, r3
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f001 f836 	bl	800e950 <USBD_LL_IsStallEP>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d003      	beq.n	800d8f2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	2201      	movs	r2, #1
 800d8ee:	601a      	str	r2, [r3, #0]
 800d8f0:	e002      	b.n	800d8f8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d8f2:	68bb      	ldr	r3, [r7, #8]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	2202      	movs	r2, #2
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 fbe1 	bl	800e0c6 <USBD_CtlSendData>
              break;
 800d904:	e004      	b.n	800d910 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d906:	6839      	ldr	r1, [r7, #0]
 800d908:	6878      	ldr	r0, [r7, #4]
 800d90a:	f000 fb6b 	bl	800dfe4 <USBD_CtlError>
              break;
 800d90e:	bf00      	nop
          }
          break;
 800d910:	e004      	b.n	800d91c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d912:	6839      	ldr	r1, [r7, #0]
 800d914:	6878      	ldr	r0, [r7, #4]
 800d916:	f000 fb65 	bl	800dfe4 <USBD_CtlError>
          break;
 800d91a:	bf00      	nop
      }
      break;
 800d91c:	e004      	b.n	800d928 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d91e:	6839      	ldr	r1, [r7, #0]
 800d920:	6878      	ldr	r0, [r7, #4]
 800d922:	f000 fb5f 	bl	800dfe4 <USBD_CtlError>
      break;
 800d926:	bf00      	nop
  }

  return ret;
 800d928:	7bfb      	ldrb	r3, [r7, #15]
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3710      	adds	r7, #16
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
	...

0800d934 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b084      	sub	sp, #16
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
 800d93c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d93e:	2300      	movs	r3, #0
 800d940:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d942:	2300      	movs	r3, #0
 800d944:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d946:	2300      	movs	r3, #0
 800d948:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	885b      	ldrh	r3, [r3, #2]
 800d94e:	0a1b      	lsrs	r3, r3, #8
 800d950:	b29b      	uxth	r3, r3
 800d952:	3b01      	subs	r3, #1
 800d954:	2b0e      	cmp	r3, #14
 800d956:	f200 8152 	bhi.w	800dbfe <USBD_GetDescriptor+0x2ca>
 800d95a:	a201      	add	r2, pc, #4	@ (adr r2, 800d960 <USBD_GetDescriptor+0x2c>)
 800d95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d960:	0800d9d1 	.word	0x0800d9d1
 800d964:	0800d9e9 	.word	0x0800d9e9
 800d968:	0800da29 	.word	0x0800da29
 800d96c:	0800dbff 	.word	0x0800dbff
 800d970:	0800dbff 	.word	0x0800dbff
 800d974:	0800db9f 	.word	0x0800db9f
 800d978:	0800dbcb 	.word	0x0800dbcb
 800d97c:	0800dbff 	.word	0x0800dbff
 800d980:	0800dbff 	.word	0x0800dbff
 800d984:	0800dbff 	.word	0x0800dbff
 800d988:	0800dbff 	.word	0x0800dbff
 800d98c:	0800dbff 	.word	0x0800dbff
 800d990:	0800dbff 	.word	0x0800dbff
 800d994:	0800dbff 	.word	0x0800dbff
 800d998:	0800d99d 	.word	0x0800d99d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9a2:	69db      	ldr	r3, [r3, #28]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d00b      	beq.n	800d9c0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9ae:	69db      	ldr	r3, [r3, #28]
 800d9b0:	687a      	ldr	r2, [r7, #4]
 800d9b2:	7c12      	ldrb	r2, [r2, #16]
 800d9b4:	f107 0108 	add.w	r1, r7, #8
 800d9b8:	4610      	mov	r0, r2
 800d9ba:	4798      	blx	r3
 800d9bc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d9be:	e126      	b.n	800dc0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d9c0:	6839      	ldr	r1, [r7, #0]
 800d9c2:	6878      	ldr	r0, [r7, #4]
 800d9c4:	f000 fb0e 	bl	800dfe4 <USBD_CtlError>
        err++;
 800d9c8:	7afb      	ldrb	r3, [r7, #11]
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	72fb      	strb	r3, [r7, #11]
      break;
 800d9ce:	e11e      	b.n	800dc0e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	687a      	ldr	r2, [r7, #4]
 800d9da:	7c12      	ldrb	r2, [r2, #16]
 800d9dc:	f107 0108 	add.w	r1, r7, #8
 800d9e0:	4610      	mov	r0, r2
 800d9e2:	4798      	blx	r3
 800d9e4:	60f8      	str	r0, [r7, #12]
      break;
 800d9e6:	e112      	b.n	800dc0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	7c1b      	ldrb	r3, [r3, #16]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d10d      	bne.n	800da0c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9f8:	f107 0208 	add.w	r2, r7, #8
 800d9fc:	4610      	mov	r0, r2
 800d9fe:	4798      	blx	r3
 800da00:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	3301      	adds	r3, #1
 800da06:	2202      	movs	r2, #2
 800da08:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800da0a:	e100      	b.n	800dc0e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da14:	f107 0208 	add.w	r2, r7, #8
 800da18:	4610      	mov	r0, r2
 800da1a:	4798      	blx	r3
 800da1c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	3301      	adds	r3, #1
 800da22:	2202      	movs	r2, #2
 800da24:	701a      	strb	r2, [r3, #0]
      break;
 800da26:	e0f2      	b.n	800dc0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	885b      	ldrh	r3, [r3, #2]
 800da2c:	b2db      	uxtb	r3, r3
 800da2e:	2b05      	cmp	r3, #5
 800da30:	f200 80ac 	bhi.w	800db8c <USBD_GetDescriptor+0x258>
 800da34:	a201      	add	r2, pc, #4	@ (adr r2, 800da3c <USBD_GetDescriptor+0x108>)
 800da36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da3a:	bf00      	nop
 800da3c:	0800da55 	.word	0x0800da55
 800da40:	0800da89 	.word	0x0800da89
 800da44:	0800dabd 	.word	0x0800dabd
 800da48:	0800daf1 	.word	0x0800daf1
 800da4c:	0800db25 	.word	0x0800db25
 800da50:	0800db59 	.word	0x0800db59
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da5a:	685b      	ldr	r3, [r3, #4]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d00b      	beq.n	800da78 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da66:	685b      	ldr	r3, [r3, #4]
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	7c12      	ldrb	r2, [r2, #16]
 800da6c:	f107 0108 	add.w	r1, r7, #8
 800da70:	4610      	mov	r0, r2
 800da72:	4798      	blx	r3
 800da74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800da76:	e091      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800da78:	6839      	ldr	r1, [r7, #0]
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f000 fab2 	bl	800dfe4 <USBD_CtlError>
            err++;
 800da80:	7afb      	ldrb	r3, [r7, #11]
 800da82:	3301      	adds	r3, #1
 800da84:	72fb      	strb	r3, [r7, #11]
          break;
 800da86:	e089      	b.n	800db9c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da8e:	689b      	ldr	r3, [r3, #8]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d00b      	beq.n	800daac <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800da9a:	689b      	ldr	r3, [r3, #8]
 800da9c:	687a      	ldr	r2, [r7, #4]
 800da9e:	7c12      	ldrb	r2, [r2, #16]
 800daa0:	f107 0108 	add.w	r1, r7, #8
 800daa4:	4610      	mov	r0, r2
 800daa6:	4798      	blx	r3
 800daa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800daaa:	e077      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800daac:	6839      	ldr	r1, [r7, #0]
 800daae:	6878      	ldr	r0, [r7, #4]
 800dab0:	f000 fa98 	bl	800dfe4 <USBD_CtlError>
            err++;
 800dab4:	7afb      	ldrb	r3, [r7, #11]
 800dab6:	3301      	adds	r3, #1
 800dab8:	72fb      	strb	r3, [r7, #11]
          break;
 800daba:	e06f      	b.n	800db9c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d00b      	beq.n	800dae0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dace:	68db      	ldr	r3, [r3, #12]
 800dad0:	687a      	ldr	r2, [r7, #4]
 800dad2:	7c12      	ldrb	r2, [r2, #16]
 800dad4:	f107 0108 	add.w	r1, r7, #8
 800dad8:	4610      	mov	r0, r2
 800dada:	4798      	blx	r3
 800dadc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dade:	e05d      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dae0:	6839      	ldr	r1, [r7, #0]
 800dae2:	6878      	ldr	r0, [r7, #4]
 800dae4:	f000 fa7e 	bl	800dfe4 <USBD_CtlError>
            err++;
 800dae8:	7afb      	ldrb	r3, [r7, #11]
 800daea:	3301      	adds	r3, #1
 800daec:	72fb      	strb	r3, [r7, #11]
          break;
 800daee:	e055      	b.n	800db9c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800daf6:	691b      	ldr	r3, [r3, #16]
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d00b      	beq.n	800db14 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db02:	691b      	ldr	r3, [r3, #16]
 800db04:	687a      	ldr	r2, [r7, #4]
 800db06:	7c12      	ldrb	r2, [r2, #16]
 800db08:	f107 0108 	add.w	r1, r7, #8
 800db0c:	4610      	mov	r0, r2
 800db0e:	4798      	blx	r3
 800db10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db12:	e043      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db14:	6839      	ldr	r1, [r7, #0]
 800db16:	6878      	ldr	r0, [r7, #4]
 800db18:	f000 fa64 	bl	800dfe4 <USBD_CtlError>
            err++;
 800db1c:	7afb      	ldrb	r3, [r7, #11]
 800db1e:	3301      	adds	r3, #1
 800db20:	72fb      	strb	r3, [r7, #11]
          break;
 800db22:	e03b      	b.n	800db9c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db2a:	695b      	ldr	r3, [r3, #20]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d00b      	beq.n	800db48 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db36:	695b      	ldr	r3, [r3, #20]
 800db38:	687a      	ldr	r2, [r7, #4]
 800db3a:	7c12      	ldrb	r2, [r2, #16]
 800db3c:	f107 0108 	add.w	r1, r7, #8
 800db40:	4610      	mov	r0, r2
 800db42:	4798      	blx	r3
 800db44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db46:	e029      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db48:	6839      	ldr	r1, [r7, #0]
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f000 fa4a 	bl	800dfe4 <USBD_CtlError>
            err++;
 800db50:	7afb      	ldrb	r3, [r7, #11]
 800db52:	3301      	adds	r3, #1
 800db54:	72fb      	strb	r3, [r7, #11]
          break;
 800db56:	e021      	b.n	800db9c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db5e:	699b      	ldr	r3, [r3, #24]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d00b      	beq.n	800db7c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800db6a:	699b      	ldr	r3, [r3, #24]
 800db6c:	687a      	ldr	r2, [r7, #4]
 800db6e:	7c12      	ldrb	r2, [r2, #16]
 800db70:	f107 0108 	add.w	r1, r7, #8
 800db74:	4610      	mov	r0, r2
 800db76:	4798      	blx	r3
 800db78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800db7a:	e00f      	b.n	800db9c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800db7c:	6839      	ldr	r1, [r7, #0]
 800db7e:	6878      	ldr	r0, [r7, #4]
 800db80:	f000 fa30 	bl	800dfe4 <USBD_CtlError>
            err++;
 800db84:	7afb      	ldrb	r3, [r7, #11]
 800db86:	3301      	adds	r3, #1
 800db88:	72fb      	strb	r3, [r7, #11]
          break;
 800db8a:	e007      	b.n	800db9c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800db8c:	6839      	ldr	r1, [r7, #0]
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f000 fa28 	bl	800dfe4 <USBD_CtlError>
          err++;
 800db94:	7afb      	ldrb	r3, [r7, #11]
 800db96:	3301      	adds	r3, #1
 800db98:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800db9a:	bf00      	nop
      }
      break;
 800db9c:	e037      	b.n	800dc0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	7c1b      	ldrb	r3, [r3, #16]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d109      	bne.n	800dbba <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dbae:	f107 0208 	add.w	r2, r7, #8
 800dbb2:	4610      	mov	r0, r2
 800dbb4:	4798      	blx	r3
 800dbb6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dbb8:	e029      	b.n	800dc0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dbba:	6839      	ldr	r1, [r7, #0]
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 fa11 	bl	800dfe4 <USBD_CtlError>
        err++;
 800dbc2:	7afb      	ldrb	r3, [r7, #11]
 800dbc4:	3301      	adds	r3, #1
 800dbc6:	72fb      	strb	r3, [r7, #11]
      break;
 800dbc8:	e021      	b.n	800dc0e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	7c1b      	ldrb	r3, [r3, #16]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d10d      	bne.n	800dbee <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbda:	f107 0208 	add.w	r2, r7, #8
 800dbde:	4610      	mov	r0, r2
 800dbe0:	4798      	blx	r3
 800dbe2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	3301      	adds	r3, #1
 800dbe8:	2207      	movs	r2, #7
 800dbea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dbec:	e00f      	b.n	800dc0e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dbee:	6839      	ldr	r1, [r7, #0]
 800dbf0:	6878      	ldr	r0, [r7, #4]
 800dbf2:	f000 f9f7 	bl	800dfe4 <USBD_CtlError>
        err++;
 800dbf6:	7afb      	ldrb	r3, [r7, #11]
 800dbf8:	3301      	adds	r3, #1
 800dbfa:	72fb      	strb	r3, [r7, #11]
      break;
 800dbfc:	e007      	b.n	800dc0e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800dbfe:	6839      	ldr	r1, [r7, #0]
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 f9ef 	bl	800dfe4 <USBD_CtlError>
      err++;
 800dc06:	7afb      	ldrb	r3, [r7, #11]
 800dc08:	3301      	adds	r3, #1
 800dc0a:	72fb      	strb	r3, [r7, #11]
      break;
 800dc0c:	bf00      	nop
  }

  if (err != 0U)
 800dc0e:	7afb      	ldrb	r3, [r7, #11]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d11e      	bne.n	800dc52 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800dc14:	683b      	ldr	r3, [r7, #0]
 800dc16:	88db      	ldrh	r3, [r3, #6]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d016      	beq.n	800dc4a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800dc1c:	893b      	ldrh	r3, [r7, #8]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d00e      	beq.n	800dc40 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	88da      	ldrh	r2, [r3, #6]
 800dc26:	893b      	ldrh	r3, [r7, #8]
 800dc28:	4293      	cmp	r3, r2
 800dc2a:	bf28      	it	cs
 800dc2c:	4613      	movcs	r3, r2
 800dc2e:	b29b      	uxth	r3, r3
 800dc30:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dc32:	893b      	ldrh	r3, [r7, #8]
 800dc34:	461a      	mov	r2, r3
 800dc36:	68f9      	ldr	r1, [r7, #12]
 800dc38:	6878      	ldr	r0, [r7, #4]
 800dc3a:	f000 fa44 	bl	800e0c6 <USBD_CtlSendData>
 800dc3e:	e009      	b.n	800dc54 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f9ce 	bl	800dfe4 <USBD_CtlError>
 800dc48:	e004      	b.n	800dc54 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dc4a:	6878      	ldr	r0, [r7, #4]
 800dc4c:	f000 fa95 	bl	800e17a <USBD_CtlSendStatus>
 800dc50:	e000      	b.n	800dc54 <USBD_GetDescriptor+0x320>
    return;
 800dc52:	bf00      	nop
  }
}
 800dc54:	3710      	adds	r7, #16
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}
 800dc5a:	bf00      	nop

0800dc5c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc5c:	b580      	push	{r7, lr}
 800dc5e:	b084      	sub	sp, #16
 800dc60:	af00      	add	r7, sp, #0
 800dc62:	6078      	str	r0, [r7, #4]
 800dc64:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	889b      	ldrh	r3, [r3, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d131      	bne.n	800dcd2 <USBD_SetAddress+0x76>
 800dc6e:	683b      	ldr	r3, [r7, #0]
 800dc70:	88db      	ldrh	r3, [r3, #6]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d12d      	bne.n	800dcd2 <USBD_SetAddress+0x76>
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	885b      	ldrh	r3, [r3, #2]
 800dc7a:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc7c:	d829      	bhi.n	800dcd2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	885b      	ldrh	r3, [r3, #2]
 800dc82:	b2db      	uxtb	r3, r3
 800dc84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc88:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc90:	b2db      	uxtb	r3, r3
 800dc92:	2b03      	cmp	r3, #3
 800dc94:	d104      	bne.n	800dca0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800dc96:	6839      	ldr	r1, [r7, #0]
 800dc98:	6878      	ldr	r0, [r7, #4]
 800dc9a:	f000 f9a3 	bl	800dfe4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc9e:	e01d      	b.n	800dcdc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	7bfa      	ldrb	r2, [r7, #15]
 800dca4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800dca8:	7bfb      	ldrb	r3, [r7, #15]
 800dcaa:	4619      	mov	r1, r3
 800dcac:	6878      	ldr	r0, [r7, #4]
 800dcae:	f000 fe7b 	bl	800e9a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800dcb2:	6878      	ldr	r0, [r7, #4]
 800dcb4:	f000 fa61 	bl	800e17a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800dcb8:	7bfb      	ldrb	r3, [r7, #15]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d004      	beq.n	800dcc8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	2202      	movs	r2, #2
 800dcc2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcc6:	e009      	b.n	800dcdc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	2201      	movs	r2, #1
 800dccc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcd0:	e004      	b.n	800dcdc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800dcd2:	6839      	ldr	r1, [r7, #0]
 800dcd4:	6878      	ldr	r0, [r7, #4]
 800dcd6:	f000 f985 	bl	800dfe4 <USBD_CtlError>
  }
}
 800dcda:	bf00      	nop
 800dcdc:	bf00      	nop
 800dcde:	3710      	adds	r7, #16
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}

0800dce4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b084      	sub	sp, #16
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
 800dcec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dcee:	2300      	movs	r3, #0
 800dcf0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	885b      	ldrh	r3, [r3, #2]
 800dcf6:	b2da      	uxtb	r2, r3
 800dcf8:	4b4c      	ldr	r3, [pc, #304]	@ (800de2c <USBD_SetConfig+0x148>)
 800dcfa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800dcfc:	4b4b      	ldr	r3, [pc, #300]	@ (800de2c <USBD_SetConfig+0x148>)
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	2b01      	cmp	r3, #1
 800dd02:	d905      	bls.n	800dd10 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800dd04:	6839      	ldr	r1, [r7, #0]
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f000 f96c 	bl	800dfe4 <USBD_CtlError>
    return USBD_FAIL;
 800dd0c:	2303      	movs	r3, #3
 800dd0e:	e088      	b.n	800de22 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd16:	b2db      	uxtb	r3, r3
 800dd18:	2b02      	cmp	r3, #2
 800dd1a:	d002      	beq.n	800dd22 <USBD_SetConfig+0x3e>
 800dd1c:	2b03      	cmp	r3, #3
 800dd1e:	d025      	beq.n	800dd6c <USBD_SetConfig+0x88>
 800dd20:	e071      	b.n	800de06 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800dd22:	4b42      	ldr	r3, [pc, #264]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd24:	781b      	ldrb	r3, [r3, #0]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	d01c      	beq.n	800dd64 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800dd2a:	4b40      	ldr	r3, [pc, #256]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	461a      	mov	r2, r3
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dd34:	4b3d      	ldr	r3, [pc, #244]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd36:	781b      	ldrb	r3, [r3, #0]
 800dd38:	4619      	mov	r1, r3
 800dd3a:	6878      	ldr	r0, [r7, #4]
 800dd3c:	f7ff f990 	bl	800d060 <USBD_SetClassConfig>
 800dd40:	4603      	mov	r3, r0
 800dd42:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800dd44:	7bfb      	ldrb	r3, [r7, #15]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d004      	beq.n	800dd54 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800dd4a:	6839      	ldr	r1, [r7, #0]
 800dd4c:	6878      	ldr	r0, [r7, #4]
 800dd4e:	f000 f949 	bl	800dfe4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dd52:	e065      	b.n	800de20 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800dd54:	6878      	ldr	r0, [r7, #4]
 800dd56:	f000 fa10 	bl	800e17a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	2203      	movs	r2, #3
 800dd5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800dd62:	e05d      	b.n	800de20 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800dd64:	6878      	ldr	r0, [r7, #4]
 800dd66:	f000 fa08 	bl	800e17a <USBD_CtlSendStatus>
      break;
 800dd6a:	e059      	b.n	800de20 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800dd6c:	4b2f      	ldr	r3, [pc, #188]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd6e:	781b      	ldrb	r3, [r3, #0]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d112      	bne.n	800dd9a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2202      	movs	r2, #2
 800dd78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800dd7c:	4b2b      	ldr	r3, [pc, #172]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd7e:	781b      	ldrb	r3, [r3, #0]
 800dd80:	461a      	mov	r2, r3
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800dd86:	4b29      	ldr	r3, [pc, #164]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	4619      	mov	r1, r3
 800dd8c:	6878      	ldr	r0, [r7, #4]
 800dd8e:	f7ff f983 	bl	800d098 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f000 f9f1 	bl	800e17a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800dd98:	e042      	b.n	800de20 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800dd9a:	4b24      	ldr	r3, [pc, #144]	@ (800de2c <USBD_SetConfig+0x148>)
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	461a      	mov	r2, r3
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	429a      	cmp	r2, r3
 800dda6:	d02a      	beq.n	800ddfe <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	685b      	ldr	r3, [r3, #4]
 800ddac:	b2db      	uxtb	r3, r3
 800ddae:	4619      	mov	r1, r3
 800ddb0:	6878      	ldr	r0, [r7, #4]
 800ddb2:	f7ff f971 	bl	800d098 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ddb6:	4b1d      	ldr	r3, [pc, #116]	@ (800de2c <USBD_SetConfig+0x148>)
 800ddb8:	781b      	ldrb	r3, [r3, #0]
 800ddba:	461a      	mov	r2, r3
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ddc0:	4b1a      	ldr	r3, [pc, #104]	@ (800de2c <USBD_SetConfig+0x148>)
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	4619      	mov	r1, r3
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f7ff f94a 	bl	800d060 <USBD_SetClassConfig>
 800ddcc:	4603      	mov	r3, r0
 800ddce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ddd0:	7bfb      	ldrb	r3, [r7, #15]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d00f      	beq.n	800ddf6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800ddd6:	6839      	ldr	r1, [r7, #0]
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f000 f903 	bl	800dfe4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	685b      	ldr	r3, [r3, #4]
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	4619      	mov	r1, r3
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f7ff f956 	bl	800d098 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	2202      	movs	r2, #2
 800ddf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ddf4:	e014      	b.n	800de20 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f000 f9bf 	bl	800e17a <USBD_CtlSendStatus>
      break;
 800ddfc:	e010      	b.n	800de20 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 f9bb 	bl	800e17a <USBD_CtlSendStatus>
      break;
 800de04:	e00c      	b.n	800de20 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800de06:	6839      	ldr	r1, [r7, #0]
 800de08:	6878      	ldr	r0, [r7, #4]
 800de0a:	f000 f8eb 	bl	800dfe4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800de0e:	4b07      	ldr	r3, [pc, #28]	@ (800de2c <USBD_SetConfig+0x148>)
 800de10:	781b      	ldrb	r3, [r3, #0]
 800de12:	4619      	mov	r1, r3
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f7ff f93f 	bl	800d098 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800de1a:	2303      	movs	r3, #3
 800de1c:	73fb      	strb	r3, [r7, #15]
      break;
 800de1e:	bf00      	nop
  }

  return ret;
 800de20:	7bfb      	ldrb	r3, [r7, #15]
}
 800de22:	4618      	mov	r0, r3
 800de24:	3710      	adds	r7, #16
 800de26:	46bd      	mov	sp, r7
 800de28:	bd80      	pop	{r7, pc}
 800de2a:	bf00      	nop
 800de2c:	200006cc 	.word	0x200006cc

0800de30 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
 800de38:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	88db      	ldrh	r3, [r3, #6]
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d004      	beq.n	800de4c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800de42:	6839      	ldr	r1, [r7, #0]
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f000 f8cd 	bl	800dfe4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800de4a:	e023      	b.n	800de94 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de52:	b2db      	uxtb	r3, r3
 800de54:	2b02      	cmp	r3, #2
 800de56:	dc02      	bgt.n	800de5e <USBD_GetConfig+0x2e>
 800de58:	2b00      	cmp	r3, #0
 800de5a:	dc03      	bgt.n	800de64 <USBD_GetConfig+0x34>
 800de5c:	e015      	b.n	800de8a <USBD_GetConfig+0x5a>
 800de5e:	2b03      	cmp	r3, #3
 800de60:	d00b      	beq.n	800de7a <USBD_GetConfig+0x4a>
 800de62:	e012      	b.n	800de8a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2200      	movs	r2, #0
 800de68:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	3308      	adds	r3, #8
 800de6e:	2201      	movs	r2, #1
 800de70:	4619      	mov	r1, r3
 800de72:	6878      	ldr	r0, [r7, #4]
 800de74:	f000 f927 	bl	800e0c6 <USBD_CtlSendData>
        break;
 800de78:	e00c      	b.n	800de94 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	3304      	adds	r3, #4
 800de7e:	2201      	movs	r2, #1
 800de80:	4619      	mov	r1, r3
 800de82:	6878      	ldr	r0, [r7, #4]
 800de84:	f000 f91f 	bl	800e0c6 <USBD_CtlSendData>
        break;
 800de88:	e004      	b.n	800de94 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800de8a:	6839      	ldr	r1, [r7, #0]
 800de8c:	6878      	ldr	r0, [r7, #4]
 800de8e:	f000 f8a9 	bl	800dfe4 <USBD_CtlError>
        break;
 800de92:	bf00      	nop
}
 800de94:	bf00      	nop
 800de96:	3708      	adds	r7, #8
 800de98:	46bd      	mov	sp, r7
 800de9a:	bd80      	pop	{r7, pc}

0800de9c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b082      	sub	sp, #8
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
 800dea4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800deac:	b2db      	uxtb	r3, r3
 800deae:	3b01      	subs	r3, #1
 800deb0:	2b02      	cmp	r3, #2
 800deb2:	d81e      	bhi.n	800def2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	88db      	ldrh	r3, [r3, #6]
 800deb8:	2b02      	cmp	r3, #2
 800deba:	d004      	beq.n	800dec6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800debc:	6839      	ldr	r1, [r7, #0]
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	f000 f890 	bl	800dfe4 <USBD_CtlError>
        break;
 800dec4:	e01a      	b.n	800defc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2201      	movs	r2, #1
 800deca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d005      	beq.n	800dee2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	68db      	ldr	r3, [r3, #12]
 800deda:	f043 0202 	orr.w	r2, r3, #2
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	330c      	adds	r3, #12
 800dee6:	2202      	movs	r2, #2
 800dee8:	4619      	mov	r1, r3
 800deea:	6878      	ldr	r0, [r7, #4]
 800deec:	f000 f8eb 	bl	800e0c6 <USBD_CtlSendData>
      break;
 800def0:	e004      	b.n	800defc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800def2:	6839      	ldr	r1, [r7, #0]
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f000 f875 	bl	800dfe4 <USBD_CtlError>
      break;
 800defa:	bf00      	nop
  }
}
 800defc:	bf00      	nop
 800defe:	3708      	adds	r7, #8
 800df00:	46bd      	mov	sp, r7
 800df02:	bd80      	pop	{r7, pc}

0800df04 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df04:	b580      	push	{r7, lr}
 800df06:	b082      	sub	sp, #8
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
 800df0c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	885b      	ldrh	r3, [r3, #2]
 800df12:	2b01      	cmp	r3, #1
 800df14:	d106      	bne.n	800df24 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2201      	movs	r2, #1
 800df1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f000 f92b 	bl	800e17a <USBD_CtlSendStatus>
  }
}
 800df24:	bf00      	nop
 800df26:	3708      	adds	r7, #8
 800df28:	46bd      	mov	sp, r7
 800df2a:	bd80      	pop	{r7, pc}

0800df2c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b082      	sub	sp, #8
 800df30:	af00      	add	r7, sp, #0
 800df32:	6078      	str	r0, [r7, #4]
 800df34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df3c:	b2db      	uxtb	r3, r3
 800df3e:	3b01      	subs	r3, #1
 800df40:	2b02      	cmp	r3, #2
 800df42:	d80b      	bhi.n	800df5c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	885b      	ldrh	r3, [r3, #2]
 800df48:	2b01      	cmp	r3, #1
 800df4a:	d10c      	bne.n	800df66 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	2200      	movs	r2, #0
 800df50:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800df54:	6878      	ldr	r0, [r7, #4]
 800df56:	f000 f910 	bl	800e17a <USBD_CtlSendStatus>
      }
      break;
 800df5a:	e004      	b.n	800df66 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800df5c:	6839      	ldr	r1, [r7, #0]
 800df5e:	6878      	ldr	r0, [r7, #4]
 800df60:	f000 f840 	bl	800dfe4 <USBD_CtlError>
      break;
 800df64:	e000      	b.n	800df68 <USBD_ClrFeature+0x3c>
      break;
 800df66:	bf00      	nop
  }
}
 800df68:	bf00      	nop
 800df6a:	3708      	adds	r7, #8
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bd80      	pop	{r7, pc}

0800df70 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b084      	sub	sp, #16
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
 800df78:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	781a      	ldrb	r2, [r3, #0]
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	3301      	adds	r3, #1
 800df8a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	781a      	ldrb	r2, [r3, #0]
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	3301      	adds	r3, #1
 800df98:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800df9a:	68f8      	ldr	r0, [r7, #12]
 800df9c:	f7ff fa90 	bl	800d4c0 <SWAPBYTE>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	461a      	mov	r2, r3
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f7ff fa83 	bl	800d4c0 <SWAPBYTE>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	461a      	mov	r2, r3
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dfce:	68f8      	ldr	r0, [r7, #12]
 800dfd0:	f7ff fa76 	bl	800d4c0 <SWAPBYTE>
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	461a      	mov	r2, r3
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	80da      	strh	r2, [r3, #6]
}
 800dfdc:	bf00      	nop
 800dfde:	3710      	adds	r7, #16
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}

0800dfe4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b082      	sub	sp, #8
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
 800dfec:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dfee:	2180      	movs	r1, #128	@ 0x80
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f000 fc6f 	bl	800e8d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dff6:	2100      	movs	r1, #0
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f000 fc6b 	bl	800e8d4 <USBD_LL_StallEP>
}
 800dffe:	bf00      	nop
 800e000:	3708      	adds	r7, #8
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}

0800e006 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e006:	b580      	push	{r7, lr}
 800e008:	b086      	sub	sp, #24
 800e00a:	af00      	add	r7, sp, #0
 800e00c:	60f8      	str	r0, [r7, #12]
 800e00e:	60b9      	str	r1, [r7, #8]
 800e010:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e012:	2300      	movs	r3, #0
 800e014:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	2b00      	cmp	r3, #0
 800e01a:	d036      	beq.n	800e08a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e020:	6938      	ldr	r0, [r7, #16]
 800e022:	f000 f836 	bl	800e092 <USBD_GetLen>
 800e026:	4603      	mov	r3, r0
 800e028:	3301      	adds	r3, #1
 800e02a:	b29b      	uxth	r3, r3
 800e02c:	005b      	lsls	r3, r3, #1
 800e02e:	b29a      	uxth	r2, r3
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e034:	7dfb      	ldrb	r3, [r7, #23]
 800e036:	68ba      	ldr	r2, [r7, #8]
 800e038:	4413      	add	r3, r2
 800e03a:	687a      	ldr	r2, [r7, #4]
 800e03c:	7812      	ldrb	r2, [r2, #0]
 800e03e:	701a      	strb	r2, [r3, #0]
  idx++;
 800e040:	7dfb      	ldrb	r3, [r7, #23]
 800e042:	3301      	adds	r3, #1
 800e044:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e046:	7dfb      	ldrb	r3, [r7, #23]
 800e048:	68ba      	ldr	r2, [r7, #8]
 800e04a:	4413      	add	r3, r2
 800e04c:	2203      	movs	r2, #3
 800e04e:	701a      	strb	r2, [r3, #0]
  idx++;
 800e050:	7dfb      	ldrb	r3, [r7, #23]
 800e052:	3301      	adds	r3, #1
 800e054:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e056:	e013      	b.n	800e080 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e058:	7dfb      	ldrb	r3, [r7, #23]
 800e05a:	68ba      	ldr	r2, [r7, #8]
 800e05c:	4413      	add	r3, r2
 800e05e:	693a      	ldr	r2, [r7, #16]
 800e060:	7812      	ldrb	r2, [r2, #0]
 800e062:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e064:	693b      	ldr	r3, [r7, #16]
 800e066:	3301      	adds	r3, #1
 800e068:	613b      	str	r3, [r7, #16]
    idx++;
 800e06a:	7dfb      	ldrb	r3, [r7, #23]
 800e06c:	3301      	adds	r3, #1
 800e06e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e070:	7dfb      	ldrb	r3, [r7, #23]
 800e072:	68ba      	ldr	r2, [r7, #8]
 800e074:	4413      	add	r3, r2
 800e076:	2200      	movs	r2, #0
 800e078:	701a      	strb	r2, [r3, #0]
    idx++;
 800e07a:	7dfb      	ldrb	r3, [r7, #23]
 800e07c:	3301      	adds	r3, #1
 800e07e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e080:	693b      	ldr	r3, [r7, #16]
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d1e7      	bne.n	800e058 <USBD_GetString+0x52>
 800e088:	e000      	b.n	800e08c <USBD_GetString+0x86>
    return;
 800e08a:	bf00      	nop
  }
}
 800e08c:	3718      	adds	r7, #24
 800e08e:	46bd      	mov	sp, r7
 800e090:	bd80      	pop	{r7, pc}

0800e092 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e092:	b480      	push	{r7}
 800e094:	b085      	sub	sp, #20
 800e096:	af00      	add	r7, sp, #0
 800e098:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e09a:	2300      	movs	r3, #0
 800e09c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e0a2:	e005      	b.n	800e0b0 <USBD_GetLen+0x1e>
  {
    len++;
 800e0a4:	7bfb      	ldrb	r3, [r7, #15]
 800e0a6:	3301      	adds	r3, #1
 800e0a8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e0aa:	68bb      	ldr	r3, [r7, #8]
 800e0ac:	3301      	adds	r3, #1
 800e0ae:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e0b0:	68bb      	ldr	r3, [r7, #8]
 800e0b2:	781b      	ldrb	r3, [r3, #0]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d1f5      	bne.n	800e0a4 <USBD_GetLen+0x12>
  }

  return len;
 800e0b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	3714      	adds	r7, #20
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c4:	4770      	bx	lr

0800e0c6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e0c6:	b580      	push	{r7, lr}
 800e0c8:	b084      	sub	sp, #16
 800e0ca:	af00      	add	r7, sp, #0
 800e0cc:	60f8      	str	r0, [r7, #12]
 800e0ce:	60b9      	str	r1, [r7, #8]
 800e0d0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	2202      	movs	r2, #2
 800e0d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	687a      	ldr	r2, [r7, #4]
 800e0de:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	68ba      	ldr	r2, [r7, #8]
 800e0ea:	2100      	movs	r1, #0
 800e0ec:	68f8      	ldr	r0, [r7, #12]
 800e0ee:	f000 fc7a 	bl	800e9e6 <USBD_LL_Transmit>

  return USBD_OK;
 800e0f2:	2300      	movs	r3, #0
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	3710      	adds	r7, #16
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	bd80      	pop	{r7, pc}

0800e0fc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b084      	sub	sp, #16
 800e100:	af00      	add	r7, sp, #0
 800e102:	60f8      	str	r0, [r7, #12]
 800e104:	60b9      	str	r1, [r7, #8]
 800e106:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	68ba      	ldr	r2, [r7, #8]
 800e10c:	2100      	movs	r1, #0
 800e10e:	68f8      	ldr	r0, [r7, #12]
 800e110:	f000 fc69 	bl	800e9e6 <USBD_LL_Transmit>

  return USBD_OK;
 800e114:	2300      	movs	r3, #0
}
 800e116:	4618      	mov	r0, r3
 800e118:	3710      	adds	r7, #16
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e11e:	b580      	push	{r7, lr}
 800e120:	b084      	sub	sp, #16
 800e122:	af00      	add	r7, sp, #0
 800e124:	60f8      	str	r0, [r7, #12]
 800e126:	60b9      	str	r1, [r7, #8]
 800e128:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e12a:	68fb      	ldr	r3, [r7, #12]
 800e12c:	2203      	movs	r2, #3
 800e12e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	687a      	ldr	r2, [r7, #4]
 800e136:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	687a      	ldr	r2, [r7, #4]
 800e13e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	68ba      	ldr	r2, [r7, #8]
 800e146:	2100      	movs	r1, #0
 800e148:	68f8      	ldr	r0, [r7, #12]
 800e14a:	f000 fc6d 	bl	800ea28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e14e:	2300      	movs	r3, #0
}
 800e150:	4618      	mov	r0, r3
 800e152:	3710      	adds	r7, #16
 800e154:	46bd      	mov	sp, r7
 800e156:	bd80      	pop	{r7, pc}

0800e158 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b084      	sub	sp, #16
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	60f8      	str	r0, [r7, #12]
 800e160:	60b9      	str	r1, [r7, #8]
 800e162:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	68ba      	ldr	r2, [r7, #8]
 800e168:	2100      	movs	r1, #0
 800e16a:	68f8      	ldr	r0, [r7, #12]
 800e16c:	f000 fc5c 	bl	800ea28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e170:	2300      	movs	r3, #0
}
 800e172:	4618      	mov	r0, r3
 800e174:	3710      	adds	r7, #16
 800e176:	46bd      	mov	sp, r7
 800e178:	bd80      	pop	{r7, pc}

0800e17a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e17a:	b580      	push	{r7, lr}
 800e17c:	b082      	sub	sp, #8
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2204      	movs	r2, #4
 800e186:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e18a:	2300      	movs	r3, #0
 800e18c:	2200      	movs	r2, #0
 800e18e:	2100      	movs	r1, #0
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f000 fc28 	bl	800e9e6 <USBD_LL_Transmit>

  return USBD_OK;
 800e196:	2300      	movs	r3, #0
}
 800e198:	4618      	mov	r0, r3
 800e19a:	3708      	adds	r7, #8
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}

0800e1a0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b082      	sub	sp, #8
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	2205      	movs	r2, #5
 800e1ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	2100      	movs	r1, #0
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f000 fc36 	bl	800ea28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e1bc:	2300      	movs	r3, #0
}
 800e1be:	4618      	mov	r0, r3
 800e1c0:	3708      	adds	r7, #8
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	bd80      	pop	{r7, pc}
	...

0800e1c8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800e1c8:	b580      	push	{r7, lr}
 800e1ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	4912      	ldr	r1, [pc, #72]	@ (800e218 <MX_USB_Device_Init+0x50>)
 800e1d0:	4812      	ldr	r0, [pc, #72]	@ (800e21c <MX_USB_Device_Init+0x54>)
 800e1d2:	f7fe fed7 	bl	800cf84 <USBD_Init>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d001      	beq.n	800e1e0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800e1dc:	f7f3 f916 	bl	800140c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800e1e0:	490f      	ldr	r1, [pc, #60]	@ (800e220 <MX_USB_Device_Init+0x58>)
 800e1e2:	480e      	ldr	r0, [pc, #56]	@ (800e21c <MX_USB_Device_Init+0x54>)
 800e1e4:	f7fe fefe 	bl	800cfe4 <USBD_RegisterClass>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d001      	beq.n	800e1f2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800e1ee:	f7f3 f90d 	bl	800140c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800e1f2:	490c      	ldr	r1, [pc, #48]	@ (800e224 <MX_USB_Device_Init+0x5c>)
 800e1f4:	4809      	ldr	r0, [pc, #36]	@ (800e21c <MX_USB_Device_Init+0x54>)
 800e1f6:	f7fe fe4f 	bl	800ce98 <USBD_CDC_RegisterInterface>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d001      	beq.n	800e204 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800e200:	f7f3 f904 	bl	800140c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800e204:	4805      	ldr	r0, [pc, #20]	@ (800e21c <MX_USB_Device_Init+0x54>)
 800e206:	f7fe ff14 	bl	800d032 <USBD_Start>
 800e20a:	4603      	mov	r3, r0
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d001      	beq.n	800e214 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800e210:	f7f3 f8fc 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800e214:	bf00      	nop
 800e216:	bd80      	pop	{r7, pc}
 800e218:	20000130 	.word	0x20000130
 800e21c:	200006d0 	.word	0x200006d0
 800e220:	20000018 	.word	0x20000018
 800e224:	2000011c 	.word	0x2000011c

0800e228 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e22c:	2200      	movs	r2, #0
 800e22e:	4905      	ldr	r1, [pc, #20]	@ (800e244 <CDC_Init_FS+0x1c>)
 800e230:	4805      	ldr	r0, [pc, #20]	@ (800e248 <CDC_Init_FS+0x20>)
 800e232:	f7fe fe46 	bl	800cec2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e236:	4905      	ldr	r1, [pc, #20]	@ (800e24c <CDC_Init_FS+0x24>)
 800e238:	4803      	ldr	r0, [pc, #12]	@ (800e248 <CDC_Init_FS+0x20>)
 800e23a:	f7fe fe60 	bl	800cefe <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e23e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e240:	4618      	mov	r0, r3
 800e242:	bd80      	pop	{r7, pc}
 800e244:	20000da0 	.word	0x20000da0
 800e248:	200006d0 	.word	0x200006d0
 800e24c:	200009a0 	.word	0x200009a0

0800e250 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e250:	b480      	push	{r7}
 800e252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e254:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e256:	4618      	mov	r0, r3
 800e258:	46bd      	mov	sp, r7
 800e25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25e:	4770      	bx	lr

0800e260 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e260:	b480      	push	{r7}
 800e262:	b083      	sub	sp, #12
 800e264:	af00      	add	r7, sp, #0
 800e266:	4603      	mov	r3, r0
 800e268:	6039      	str	r1, [r7, #0]
 800e26a:	71fb      	strb	r3, [r7, #7]
 800e26c:	4613      	mov	r3, r2
 800e26e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e270:	79fb      	ldrb	r3, [r7, #7]
 800e272:	2b23      	cmp	r3, #35	@ 0x23
 800e274:	d84a      	bhi.n	800e30c <CDC_Control_FS+0xac>
 800e276:	a201      	add	r2, pc, #4	@ (adr r2, 800e27c <CDC_Control_FS+0x1c>)
 800e278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e27c:	0800e30d 	.word	0x0800e30d
 800e280:	0800e30d 	.word	0x0800e30d
 800e284:	0800e30d 	.word	0x0800e30d
 800e288:	0800e30d 	.word	0x0800e30d
 800e28c:	0800e30d 	.word	0x0800e30d
 800e290:	0800e30d 	.word	0x0800e30d
 800e294:	0800e30d 	.word	0x0800e30d
 800e298:	0800e30d 	.word	0x0800e30d
 800e29c:	0800e30d 	.word	0x0800e30d
 800e2a0:	0800e30d 	.word	0x0800e30d
 800e2a4:	0800e30d 	.word	0x0800e30d
 800e2a8:	0800e30d 	.word	0x0800e30d
 800e2ac:	0800e30d 	.word	0x0800e30d
 800e2b0:	0800e30d 	.word	0x0800e30d
 800e2b4:	0800e30d 	.word	0x0800e30d
 800e2b8:	0800e30d 	.word	0x0800e30d
 800e2bc:	0800e30d 	.word	0x0800e30d
 800e2c0:	0800e30d 	.word	0x0800e30d
 800e2c4:	0800e30d 	.word	0x0800e30d
 800e2c8:	0800e30d 	.word	0x0800e30d
 800e2cc:	0800e30d 	.word	0x0800e30d
 800e2d0:	0800e30d 	.word	0x0800e30d
 800e2d4:	0800e30d 	.word	0x0800e30d
 800e2d8:	0800e30d 	.word	0x0800e30d
 800e2dc:	0800e30d 	.word	0x0800e30d
 800e2e0:	0800e30d 	.word	0x0800e30d
 800e2e4:	0800e30d 	.word	0x0800e30d
 800e2e8:	0800e30d 	.word	0x0800e30d
 800e2ec:	0800e30d 	.word	0x0800e30d
 800e2f0:	0800e30d 	.word	0x0800e30d
 800e2f4:	0800e30d 	.word	0x0800e30d
 800e2f8:	0800e30d 	.word	0x0800e30d
 800e2fc:	0800e30d 	.word	0x0800e30d
 800e300:	0800e30d 	.word	0x0800e30d
 800e304:	0800e30d 	.word	0x0800e30d
 800e308:	0800e30d 	.word	0x0800e30d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e30c:	bf00      	nop
  }

  return (USBD_OK);
 800e30e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e310:	4618      	mov	r0, r3
 800e312:	370c      	adds	r7, #12
 800e314:	46bd      	mov	sp, r7
 800e316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31a:	4770      	bx	lr

0800e31c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b082      	sub	sp, #8
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
 800e324:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e326:	6879      	ldr	r1, [r7, #4]
 800e328:	4805      	ldr	r0, [pc, #20]	@ (800e340 <CDC_Receive_FS+0x24>)
 800e32a:	f7fe fde8 	bl	800cefe <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e32e:	4804      	ldr	r0, [pc, #16]	@ (800e340 <CDC_Receive_FS+0x24>)
 800e330:	f7fe fdfe 	bl	800cf30 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e334:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e336:	4618      	mov	r0, r3
 800e338:	3708      	adds	r7, #8
 800e33a:	46bd      	mov	sp, r7
 800e33c:	bd80      	pop	{r7, pc}
 800e33e:	bf00      	nop
 800e340:	200006d0 	.word	0x200006d0

0800e344 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e344:	b480      	push	{r7}
 800e346:	b087      	sub	sp, #28
 800e348:	af00      	add	r7, sp, #0
 800e34a:	60f8      	str	r0, [r7, #12]
 800e34c:	60b9      	str	r1, [r7, #8]
 800e34e:	4613      	mov	r3, r2
 800e350:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e352:	2300      	movs	r3, #0
 800e354:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e356:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e35a:	4618      	mov	r0, r3
 800e35c:	371c      	adds	r7, #28
 800e35e:	46bd      	mov	sp, r7
 800e360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e364:	4770      	bx	lr
	...

0800e368 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e368:	b480      	push	{r7}
 800e36a:	b083      	sub	sp, #12
 800e36c:	af00      	add	r7, sp, #0
 800e36e:	4603      	mov	r3, r0
 800e370:	6039      	str	r1, [r7, #0]
 800e372:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	2212      	movs	r2, #18
 800e378:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800e37a:	4b03      	ldr	r3, [pc, #12]	@ (800e388 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr
 800e388:	20000150 	.word	0x20000150

0800e38c <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e38c:	b480      	push	{r7}
 800e38e:	b083      	sub	sp, #12
 800e390:	af00      	add	r7, sp, #0
 800e392:	4603      	mov	r3, r0
 800e394:	6039      	str	r1, [r7, #0]
 800e396:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e398:	683b      	ldr	r3, [r7, #0]
 800e39a:	2204      	movs	r2, #4
 800e39c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e39e:	4b03      	ldr	r3, [pc, #12]	@ (800e3ac <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	370c      	adds	r7, #12
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr
 800e3ac:	20000164 	.word	0x20000164

0800e3b0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b082      	sub	sp, #8
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	4603      	mov	r3, r0
 800e3b8:	6039      	str	r1, [r7, #0]
 800e3ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e3bc:	79fb      	ldrb	r3, [r7, #7]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d105      	bne.n	800e3ce <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e3c2:	683a      	ldr	r2, [r7, #0]
 800e3c4:	4907      	ldr	r1, [pc, #28]	@ (800e3e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e3c6:	4808      	ldr	r0, [pc, #32]	@ (800e3e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e3c8:	f7ff fe1d 	bl	800e006 <USBD_GetString>
 800e3cc:	e004      	b.n	800e3d8 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800e3ce:	683a      	ldr	r2, [r7, #0]
 800e3d0:	4904      	ldr	r1, [pc, #16]	@ (800e3e4 <USBD_CDC_ProductStrDescriptor+0x34>)
 800e3d2:	4805      	ldr	r0, [pc, #20]	@ (800e3e8 <USBD_CDC_ProductStrDescriptor+0x38>)
 800e3d4:	f7ff fe17 	bl	800e006 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e3d8:	4b02      	ldr	r3, [pc, #8]	@ (800e3e4 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	3708      	adds	r7, #8
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bd80      	pop	{r7, pc}
 800e3e2:	bf00      	nop
 800e3e4:	200011a0 	.word	0x200011a0
 800e3e8:	0800fce8 	.word	0x0800fce8

0800e3ec <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b082      	sub	sp, #8
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	6039      	str	r1, [r7, #0]
 800e3f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e3f8:	683a      	ldr	r2, [r7, #0]
 800e3fa:	4904      	ldr	r1, [pc, #16]	@ (800e40c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800e3fc:	4804      	ldr	r0, [pc, #16]	@ (800e410 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800e3fe:	f7ff fe02 	bl	800e006 <USBD_GetString>
  return USBD_StrDesc;
 800e402:	4b02      	ldr	r3, [pc, #8]	@ (800e40c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800e404:	4618      	mov	r0, r3
 800e406:	3708      	adds	r7, #8
 800e408:	46bd      	mov	sp, r7
 800e40a:	bd80      	pop	{r7, pc}
 800e40c:	200011a0 	.word	0x200011a0
 800e410:	0800fd00 	.word	0x0800fd00

0800e414 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e414:	b580      	push	{r7, lr}
 800e416:	b082      	sub	sp, #8
 800e418:	af00      	add	r7, sp, #0
 800e41a:	4603      	mov	r3, r0
 800e41c:	6039      	str	r1, [r7, #0]
 800e41e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e420:	683b      	ldr	r3, [r7, #0]
 800e422:	221a      	movs	r2, #26
 800e424:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e426:	f000 f843 	bl	800e4b0 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800e42a:	4b02      	ldr	r3, [pc, #8]	@ (800e434 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3708      	adds	r7, #8
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}
 800e434:	20000168 	.word	0x20000168

0800e438 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b082      	sub	sp, #8
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	4603      	mov	r3, r0
 800e440:	6039      	str	r1, [r7, #0]
 800e442:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e444:	79fb      	ldrb	r3, [r7, #7]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d105      	bne.n	800e456 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e44a:	683a      	ldr	r2, [r7, #0]
 800e44c:	4907      	ldr	r1, [pc, #28]	@ (800e46c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e44e:	4808      	ldr	r0, [pc, #32]	@ (800e470 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e450:	f7ff fdd9 	bl	800e006 <USBD_GetString>
 800e454:	e004      	b.n	800e460 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800e456:	683a      	ldr	r2, [r7, #0]
 800e458:	4904      	ldr	r1, [pc, #16]	@ (800e46c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800e45a:	4805      	ldr	r0, [pc, #20]	@ (800e470 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800e45c:	f7ff fdd3 	bl	800e006 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e460:	4b02      	ldr	r3, [pc, #8]	@ (800e46c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800e462:	4618      	mov	r0, r3
 800e464:	3708      	adds	r7, #8
 800e466:	46bd      	mov	sp, r7
 800e468:	bd80      	pop	{r7, pc}
 800e46a:	bf00      	nop
 800e46c:	200011a0 	.word	0x200011a0
 800e470:	0800fd14 	.word	0x0800fd14

0800e474 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b082      	sub	sp, #8
 800e478:	af00      	add	r7, sp, #0
 800e47a:	4603      	mov	r3, r0
 800e47c:	6039      	str	r1, [r7, #0]
 800e47e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e480:	79fb      	ldrb	r3, [r7, #7]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d105      	bne.n	800e492 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e486:	683a      	ldr	r2, [r7, #0]
 800e488:	4907      	ldr	r1, [pc, #28]	@ (800e4a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e48a:	4808      	ldr	r0, [pc, #32]	@ (800e4ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e48c:	f7ff fdbb 	bl	800e006 <USBD_GetString>
 800e490:	e004      	b.n	800e49c <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800e492:	683a      	ldr	r2, [r7, #0]
 800e494:	4904      	ldr	r1, [pc, #16]	@ (800e4a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800e496:	4805      	ldr	r0, [pc, #20]	@ (800e4ac <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800e498:	f7ff fdb5 	bl	800e006 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e49c:	4b02      	ldr	r3, [pc, #8]	@ (800e4a8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800e49e:	4618      	mov	r0, r3
 800e4a0:	3708      	adds	r7, #8
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}
 800e4a6:	bf00      	nop
 800e4a8:	200011a0 	.word	0x200011a0
 800e4ac:	0800fd20 	.word	0x0800fd20

0800e4b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b084      	sub	sp, #16
 800e4b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e4b6:	4b0f      	ldr	r3, [pc, #60]	@ (800e4f4 <Get_SerialNum+0x44>)
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e4bc:	4b0e      	ldr	r3, [pc, #56]	@ (800e4f8 <Get_SerialNum+0x48>)
 800e4be:	681b      	ldr	r3, [r3, #0]
 800e4c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e4c2:	4b0e      	ldr	r3, [pc, #56]	@ (800e4fc <Get_SerialNum+0x4c>)
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e4c8:	68fa      	ldr	r2, [r7, #12]
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	4413      	add	r3, r2
 800e4ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d009      	beq.n	800e4ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e4d6:	2208      	movs	r2, #8
 800e4d8:	4909      	ldr	r1, [pc, #36]	@ (800e500 <Get_SerialNum+0x50>)
 800e4da:	68f8      	ldr	r0, [r7, #12]
 800e4dc:	f000 f814 	bl	800e508 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e4e0:	2204      	movs	r2, #4
 800e4e2:	4908      	ldr	r1, [pc, #32]	@ (800e504 <Get_SerialNum+0x54>)
 800e4e4:	68b8      	ldr	r0, [r7, #8]
 800e4e6:	f000 f80f 	bl	800e508 <IntToUnicode>
  }
}
 800e4ea:	bf00      	nop
 800e4ec:	3710      	adds	r7, #16
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	bd80      	pop	{r7, pc}
 800e4f2:	bf00      	nop
 800e4f4:	1fff7590 	.word	0x1fff7590
 800e4f8:	1fff7594 	.word	0x1fff7594
 800e4fc:	1fff7598 	.word	0x1fff7598
 800e500:	2000016a 	.word	0x2000016a
 800e504:	2000017a 	.word	0x2000017a

0800e508 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e508:	b480      	push	{r7}
 800e50a:	b087      	sub	sp, #28
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	60f8      	str	r0, [r7, #12]
 800e510:	60b9      	str	r1, [r7, #8]
 800e512:	4613      	mov	r3, r2
 800e514:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e516:	2300      	movs	r3, #0
 800e518:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e51a:	2300      	movs	r3, #0
 800e51c:	75fb      	strb	r3, [r7, #23]
 800e51e:	e027      	b.n	800e570 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	0f1b      	lsrs	r3, r3, #28
 800e524:	2b09      	cmp	r3, #9
 800e526:	d80b      	bhi.n	800e540 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e528:	68fb      	ldr	r3, [r7, #12]
 800e52a:	0f1b      	lsrs	r3, r3, #28
 800e52c:	b2da      	uxtb	r2, r3
 800e52e:	7dfb      	ldrb	r3, [r7, #23]
 800e530:	005b      	lsls	r3, r3, #1
 800e532:	4619      	mov	r1, r3
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	440b      	add	r3, r1
 800e538:	3230      	adds	r2, #48	@ 0x30
 800e53a:	b2d2      	uxtb	r2, r2
 800e53c:	701a      	strb	r2, [r3, #0]
 800e53e:	e00a      	b.n	800e556 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	0f1b      	lsrs	r3, r3, #28
 800e544:	b2da      	uxtb	r2, r3
 800e546:	7dfb      	ldrb	r3, [r7, #23]
 800e548:	005b      	lsls	r3, r3, #1
 800e54a:	4619      	mov	r1, r3
 800e54c:	68bb      	ldr	r3, [r7, #8]
 800e54e:	440b      	add	r3, r1
 800e550:	3237      	adds	r2, #55	@ 0x37
 800e552:	b2d2      	uxtb	r2, r2
 800e554:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	011b      	lsls	r3, r3, #4
 800e55a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e55c:	7dfb      	ldrb	r3, [r7, #23]
 800e55e:	005b      	lsls	r3, r3, #1
 800e560:	3301      	adds	r3, #1
 800e562:	68ba      	ldr	r2, [r7, #8]
 800e564:	4413      	add	r3, r2
 800e566:	2200      	movs	r2, #0
 800e568:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e56a:	7dfb      	ldrb	r3, [r7, #23]
 800e56c:	3301      	adds	r3, #1
 800e56e:	75fb      	strb	r3, [r7, #23]
 800e570:	7dfa      	ldrb	r2, [r7, #23]
 800e572:	79fb      	ldrb	r3, [r7, #7]
 800e574:	429a      	cmp	r2, r3
 800e576:	d3d3      	bcc.n	800e520 <IntToUnicode+0x18>
  }
}
 800e578:	bf00      	nop
 800e57a:	bf00      	nop
 800e57c:	371c      	adds	r7, #28
 800e57e:	46bd      	mov	sp, r7
 800e580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e584:	4770      	bx	lr
	...

0800e588 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b094      	sub	sp, #80	@ 0x50
 800e58c:	af00      	add	r7, sp, #0
 800e58e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e590:	f107 030c 	add.w	r3, r7, #12
 800e594:	2244      	movs	r2, #68	@ 0x44
 800e596:	2100      	movs	r1, #0
 800e598:	4618      	mov	r0, r3
 800e59a:	f000 fd03 	bl	800efa4 <memset>
  if(pcdHandle->Instance==USB)
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	681b      	ldr	r3, [r3, #0]
 800e5a2:	4a15      	ldr	r2, [pc, #84]	@ (800e5f8 <HAL_PCD_MspInit+0x70>)
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d122      	bne.n	800e5ee <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e5a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e5ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e5b2:	f107 030c 	add.w	r3, r7, #12
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f7fa fea2 	bl	8009300 <HAL_RCCEx_PeriphCLKConfig>
 800e5bc:	4603      	mov	r3, r0
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d001      	beq.n	800e5c6 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800e5c2:	f7f2 ff23 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e5c6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5fc <HAL_PCD_MspInit+0x74>)
 800e5c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5ca:	4a0c      	ldr	r2, [pc, #48]	@ (800e5fc <HAL_PCD_MspInit+0x74>)
 800e5cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e5d0:	6593      	str	r3, [r2, #88]	@ 0x58
 800e5d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e5fc <HAL_PCD_MspInit+0x74>)
 800e5d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e5d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e5da:	60bb      	str	r3, [r7, #8]
 800e5dc:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800e5de:	2200      	movs	r2, #0
 800e5e0:	2100      	movs	r1, #0
 800e5e2:	2014      	movs	r0, #20
 800e5e4:	f7f6 fcd7 	bl	8004f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800e5e8:	2014      	movs	r0, #20
 800e5ea:	f7f6 fcee 	bl	8004fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e5ee:	bf00      	nop
 800e5f0:	3750      	adds	r7, #80	@ 0x50
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}
 800e5f6:	bf00      	nop
 800e5f8:	40005c00 	.word	0x40005c00
 800e5fc:	40021000 	.word	0x40021000

0800e600 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b082      	sub	sp, #8
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800e614:	4619      	mov	r1, r3
 800e616:	4610      	mov	r0, r2
 800e618:	f7fe fd56 	bl	800d0c8 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800e61c:	bf00      	nop
 800e61e:	3708      	adds	r7, #8
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e624:	b580      	push	{r7, lr}
 800e626:	b082      	sub	sp, #8
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
 800e62c:	460b      	mov	r3, r1
 800e62e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e636:	78fa      	ldrb	r2, [r7, #3]
 800e638:	6879      	ldr	r1, [r7, #4]
 800e63a:	4613      	mov	r3, r2
 800e63c:	009b      	lsls	r3, r3, #2
 800e63e:	4413      	add	r3, r2
 800e640:	00db      	lsls	r3, r3, #3
 800e642:	440b      	add	r3, r1
 800e644:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e648:	681a      	ldr	r2, [r3, #0]
 800e64a:	78fb      	ldrb	r3, [r7, #3]
 800e64c:	4619      	mov	r1, r3
 800e64e:	f7fe fd90 	bl	800d172 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e652:	bf00      	nop
 800e654:	3708      	adds	r7, #8
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b082      	sub	sp, #8
 800e65e:	af00      	add	r7, sp, #0
 800e660:	6078      	str	r0, [r7, #4]
 800e662:	460b      	mov	r3, r1
 800e664:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e66c:	78fa      	ldrb	r2, [r7, #3]
 800e66e:	6879      	ldr	r1, [r7, #4]
 800e670:	4613      	mov	r3, r2
 800e672:	009b      	lsls	r3, r3, #2
 800e674:	4413      	add	r3, r2
 800e676:	00db      	lsls	r3, r3, #3
 800e678:	440b      	add	r3, r1
 800e67a:	3324      	adds	r3, #36	@ 0x24
 800e67c:	681a      	ldr	r2, [r3, #0]
 800e67e:	78fb      	ldrb	r3, [r7, #3]
 800e680:	4619      	mov	r1, r3
 800e682:	f7fe fdd9 	bl	800d238 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e686:	bf00      	nop
 800e688:	3708      	adds	r7, #8
 800e68a:	46bd      	mov	sp, r7
 800e68c:	bd80      	pop	{r7, pc}

0800e68e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e68e:	b580      	push	{r7, lr}
 800e690:	b082      	sub	sp, #8
 800e692:	af00      	add	r7, sp, #0
 800e694:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e69c:	4618      	mov	r0, r3
 800e69e:	f7fe feed 	bl	800d47c <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e6a2:	bf00      	nop
 800e6a4:	3708      	adds	r7, #8
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}

0800e6aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6aa:	b580      	push	{r7, lr}
 800e6ac:	b084      	sub	sp, #16
 800e6ae:	af00      	add	r7, sp, #0
 800e6b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e6b2:	2301      	movs	r3, #1
 800e6b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	795b      	ldrb	r3, [r3, #5]
 800e6ba:	2b02      	cmp	r3, #2
 800e6bc:	d001      	beq.n	800e6c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e6be:	f7f2 fea5 	bl	800140c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e6c8:	7bfa      	ldrb	r2, [r7, #15]
 800e6ca:	4611      	mov	r1, r2
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f7fe fe97 	bl	800d400 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e6d8:	4618      	mov	r0, r3
 800e6da:	f7fe fe43 	bl	800d364 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e6de:	bf00      	nop
 800e6e0:	3710      	adds	r7, #16
 800e6e2:	46bd      	mov	sp, r7
 800e6e4:	bd80      	pop	{r7, pc}
	...

0800e6e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e6e8:	b580      	push	{r7, lr}
 800e6ea:	b082      	sub	sp, #8
 800e6ec:	af00      	add	r7, sp, #0
 800e6ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e6f6:	4618      	mov	r0, r3
 800e6f8:	f7fe fe92 	bl	800d420 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	7a5b      	ldrb	r3, [r3, #9]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d005      	beq.n	800e710 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e704:	4b04      	ldr	r3, [pc, #16]	@ (800e718 <HAL_PCD_SuspendCallback+0x30>)
 800e706:	691b      	ldr	r3, [r3, #16]
 800e708:	4a03      	ldr	r2, [pc, #12]	@ (800e718 <HAL_PCD_SuspendCallback+0x30>)
 800e70a:	f043 0306 	orr.w	r3, r3, #6
 800e70e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e710:	bf00      	nop
 800e712:	3708      	adds	r7, #8
 800e714:	46bd      	mov	sp, r7
 800e716:	bd80      	pop	{r7, pc}
 800e718:	e000ed00 	.word	0xe000ed00

0800e71c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b082      	sub	sp, #8
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	7a5b      	ldrb	r3, [r3, #9]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d007      	beq.n	800e73c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e72c:	4b08      	ldr	r3, [pc, #32]	@ (800e750 <HAL_PCD_ResumeCallback+0x34>)
 800e72e:	691b      	ldr	r3, [r3, #16]
 800e730:	4a07      	ldr	r2, [pc, #28]	@ (800e750 <HAL_PCD_ResumeCallback+0x34>)
 800e732:	f023 0306 	bic.w	r3, r3, #6
 800e736:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e738:	f000 f9f8 	bl	800eb2c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e742:	4618      	mov	r0, r3
 800e744:	f7fe fe82 	bl	800d44c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e748:	bf00      	nop
 800e74a:	3708      	adds	r7, #8
 800e74c:	46bd      	mov	sp, r7
 800e74e:	bd80      	pop	{r7, pc}
 800e750:	e000ed00 	.word	0xe000ed00

0800e754 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	b082      	sub	sp, #8
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e75c:	4a2b      	ldr	r2, [pc, #172]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	4a29      	ldr	r2, [pc, #164]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e768:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e76c:	4b27      	ldr	r3, [pc, #156]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e76e:	4a28      	ldr	r2, [pc, #160]	@ (800e810 <USBD_LL_Init+0xbc>)
 800e770:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e772:	4b26      	ldr	r3, [pc, #152]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e774:	2208      	movs	r2, #8
 800e776:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e778:	4b24      	ldr	r3, [pc, #144]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e77a:	2202      	movs	r2, #2
 800e77c:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e77e:	4b23      	ldr	r3, [pc, #140]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e780:	2202      	movs	r2, #2
 800e782:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e784:	4b21      	ldr	r3, [pc, #132]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e786:	2200      	movs	r2, #0
 800e788:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e78a:	4b20      	ldr	r3, [pc, #128]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e78c:	2200      	movs	r2, #0
 800e78e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e790:	4b1e      	ldr	r3, [pc, #120]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e792:	2200      	movs	r2, #0
 800e794:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e796:	4b1d      	ldr	r3, [pc, #116]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e798:	2200      	movs	r2, #0
 800e79a:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e79c:	481b      	ldr	r0, [pc, #108]	@ (800e80c <USBD_LL_Init+0xb8>)
 800e79e:	f7f8 facb 	bl	8006d38 <HAL_PCD_Init>
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d001      	beq.n	800e7ac <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e7a8:	f7f2 fe30 	bl	800140c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e7b2:	2318      	movs	r3, #24
 800e7b4:	2200      	movs	r2, #0
 800e7b6:	2100      	movs	r1, #0
 800e7b8:	f7f9 ff52 	bl	8008660 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e7c2:	2358      	movs	r3, #88	@ 0x58
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	2180      	movs	r1, #128	@ 0x80
 800e7c8:	f7f9 ff4a 	bl	8008660 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e7d2:	23c0      	movs	r3, #192	@ 0xc0
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	2181      	movs	r1, #129	@ 0x81
 800e7d8:	f7f9 ff42 	bl	8008660 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e7e2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	2101      	movs	r1, #1
 800e7ea:	f7f9 ff39 	bl	8008660 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e7f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	2182      	movs	r1, #130	@ 0x82
 800e7fc:	f7f9 ff30 	bl	8008660 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e800:	2300      	movs	r3, #0
}
 800e802:	4618      	mov	r0, r3
 800e804:	3708      	adds	r7, #8
 800e806:	46bd      	mov	sp, r7
 800e808:	bd80      	pop	{r7, pc}
 800e80a:	bf00      	nop
 800e80c:	200013a0 	.word	0x200013a0
 800e810:	40005c00 	.word	0x40005c00

0800e814 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e814:	b580      	push	{r7, lr}
 800e816:	b084      	sub	sp, #16
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e81c:	2300      	movs	r3, #0
 800e81e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e820:	2300      	movs	r3, #0
 800e822:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e82a:	4618      	mov	r0, r3
 800e82c:	f7f8 fb52 	bl	8006ed4 <HAL_PCD_Start>
 800e830:	4603      	mov	r3, r0
 800e832:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e834:	7bfb      	ldrb	r3, [r7, #15]
 800e836:	4618      	mov	r0, r3
 800e838:	f000 f97e 	bl	800eb38 <USBD_Get_USB_Status>
 800e83c:	4603      	mov	r3, r0
 800e83e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e840:	7bbb      	ldrb	r3, [r7, #14]
}
 800e842:	4618      	mov	r0, r3
 800e844:	3710      	adds	r7, #16
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}

0800e84a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e84a:	b580      	push	{r7, lr}
 800e84c:	b084      	sub	sp, #16
 800e84e:	af00      	add	r7, sp, #0
 800e850:	6078      	str	r0, [r7, #4]
 800e852:	4608      	mov	r0, r1
 800e854:	4611      	mov	r1, r2
 800e856:	461a      	mov	r2, r3
 800e858:	4603      	mov	r3, r0
 800e85a:	70fb      	strb	r3, [r7, #3]
 800e85c:	460b      	mov	r3, r1
 800e85e:	70bb      	strb	r3, [r7, #2]
 800e860:	4613      	mov	r3, r2
 800e862:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e864:	2300      	movs	r3, #0
 800e866:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e868:	2300      	movs	r3, #0
 800e86a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e872:	78bb      	ldrb	r3, [r7, #2]
 800e874:	883a      	ldrh	r2, [r7, #0]
 800e876:	78f9      	ldrb	r1, [r7, #3]
 800e878:	f7f8 fc99 	bl	80071ae <HAL_PCD_EP_Open>
 800e87c:	4603      	mov	r3, r0
 800e87e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e880:	7bfb      	ldrb	r3, [r7, #15]
 800e882:	4618      	mov	r0, r3
 800e884:	f000 f958 	bl	800eb38 <USBD_Get_USB_Status>
 800e888:	4603      	mov	r3, r0
 800e88a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e88c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e88e:	4618      	mov	r0, r3
 800e890:	3710      	adds	r7, #16
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}

0800e896 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e896:	b580      	push	{r7, lr}
 800e898:	b084      	sub	sp, #16
 800e89a:	af00      	add	r7, sp, #0
 800e89c:	6078      	str	r0, [r7, #4]
 800e89e:	460b      	mov	r3, r1
 800e8a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e8b0:	78fa      	ldrb	r2, [r7, #3]
 800e8b2:	4611      	mov	r1, r2
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f7f8 fcd9 	bl	800726c <HAL_PCD_EP_Close>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8be:	7bfb      	ldrb	r3, [r7, #15]
 800e8c0:	4618      	mov	r0, r3
 800e8c2:	f000 f939 	bl	800eb38 <USBD_Get_USB_Status>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e8ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800e8cc:	4618      	mov	r0, r3
 800e8ce:	3710      	adds	r7, #16
 800e8d0:	46bd      	mov	sp, r7
 800e8d2:	bd80      	pop	{r7, pc}

0800e8d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b084      	sub	sp, #16
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	6078      	str	r0, [r7, #4]
 800e8dc:	460b      	mov	r3, r1
 800e8de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e8ee:	78fa      	ldrb	r2, [r7, #3]
 800e8f0:	4611      	mov	r1, r2
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	f7f8 fd82 	bl	80073fc <HAL_PCD_EP_SetStall>
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8fc:	7bfb      	ldrb	r3, [r7, #15]
 800e8fe:	4618      	mov	r0, r3
 800e900:	f000 f91a 	bl	800eb38 <USBD_Get_USB_Status>
 800e904:	4603      	mov	r3, r0
 800e906:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e908:	7bbb      	ldrb	r3, [r7, #14]
}
 800e90a:	4618      	mov	r0, r3
 800e90c:	3710      	adds	r7, #16
 800e90e:	46bd      	mov	sp, r7
 800e910:	bd80      	pop	{r7, pc}

0800e912 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e912:	b580      	push	{r7, lr}
 800e914:	b084      	sub	sp, #16
 800e916:	af00      	add	r7, sp, #0
 800e918:	6078      	str	r0, [r7, #4]
 800e91a:	460b      	mov	r3, r1
 800e91c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e91e:	2300      	movs	r3, #0
 800e920:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e922:	2300      	movs	r3, #0
 800e924:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e92c:	78fa      	ldrb	r2, [r7, #3]
 800e92e:	4611      	mov	r1, r2
 800e930:	4618      	mov	r0, r3
 800e932:	f7f8 fdb5 	bl	80074a0 <HAL_PCD_EP_ClrStall>
 800e936:	4603      	mov	r3, r0
 800e938:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e93a:	7bfb      	ldrb	r3, [r7, #15]
 800e93c:	4618      	mov	r0, r3
 800e93e:	f000 f8fb 	bl	800eb38 <USBD_Get_USB_Status>
 800e942:	4603      	mov	r3, r0
 800e944:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e946:	7bbb      	ldrb	r3, [r7, #14]
}
 800e948:	4618      	mov	r0, r3
 800e94a:	3710      	adds	r7, #16
 800e94c:	46bd      	mov	sp, r7
 800e94e:	bd80      	pop	{r7, pc}

0800e950 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e950:	b480      	push	{r7}
 800e952:	b085      	sub	sp, #20
 800e954:	af00      	add	r7, sp, #0
 800e956:	6078      	str	r0, [r7, #4]
 800e958:	460b      	mov	r3, r1
 800e95a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e962:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e964:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	da0b      	bge.n	800e984 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e96c:	78fb      	ldrb	r3, [r7, #3]
 800e96e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e972:	68f9      	ldr	r1, [r7, #12]
 800e974:	4613      	mov	r3, r2
 800e976:	009b      	lsls	r3, r3, #2
 800e978:	4413      	add	r3, r2
 800e97a:	00db      	lsls	r3, r3, #3
 800e97c:	440b      	add	r3, r1
 800e97e:	3312      	adds	r3, #18
 800e980:	781b      	ldrb	r3, [r3, #0]
 800e982:	e00b      	b.n	800e99c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e984:	78fb      	ldrb	r3, [r7, #3]
 800e986:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e98a:	68f9      	ldr	r1, [r7, #12]
 800e98c:	4613      	mov	r3, r2
 800e98e:	009b      	lsls	r3, r3, #2
 800e990:	4413      	add	r3, r2
 800e992:	00db      	lsls	r3, r3, #3
 800e994:	440b      	add	r3, r1
 800e996:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e99a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e99c:	4618      	mov	r0, r3
 800e99e:	3714      	adds	r7, #20
 800e9a0:	46bd      	mov	sp, r7
 800e9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a6:	4770      	bx	lr

0800e9a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	460b      	mov	r3, r1
 800e9b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e9c2:	78fa      	ldrb	r2, [r7, #3]
 800e9c4:	4611      	mov	r1, r2
 800e9c6:	4618      	mov	r0, r3
 800e9c8:	f7f8 fbcd 	bl	8007166 <HAL_PCD_SetAddress>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e9d0:	7bfb      	ldrb	r3, [r7, #15]
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f000 f8b0 	bl	800eb38 <USBD_Get_USB_Status>
 800e9d8:	4603      	mov	r3, r0
 800e9da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e9dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	3710      	adds	r7, #16
 800e9e2:	46bd      	mov	sp, r7
 800e9e4:	bd80      	pop	{r7, pc}

0800e9e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e9e6:	b580      	push	{r7, lr}
 800e9e8:	b086      	sub	sp, #24
 800e9ea:	af00      	add	r7, sp, #0
 800e9ec:	60f8      	str	r0, [r7, #12]
 800e9ee:	607a      	str	r2, [r7, #4]
 800e9f0:	603b      	str	r3, [r7, #0]
 800e9f2:	460b      	mov	r3, r1
 800e9f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ea04:	7af9      	ldrb	r1, [r7, #11]
 800ea06:	683b      	ldr	r3, [r7, #0]
 800ea08:	687a      	ldr	r2, [r7, #4]
 800ea0a:	f7f8 fcc0 	bl	800738e <HAL_PCD_EP_Transmit>
 800ea0e:	4603      	mov	r3, r0
 800ea10:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea12:	7dfb      	ldrb	r3, [r7, #23]
 800ea14:	4618      	mov	r0, r3
 800ea16:	f000 f88f 	bl	800eb38 <USBD_Get_USB_Status>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea1e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3718      	adds	r7, #24
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b086      	sub	sp, #24
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	60f8      	str	r0, [r7, #12]
 800ea30:	607a      	str	r2, [r7, #4]
 800ea32:	603b      	str	r3, [r7, #0]
 800ea34:	460b      	mov	r3, r1
 800ea36:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ea38:	2300      	movs	r3, #0
 800ea3a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800ea46:	7af9      	ldrb	r1, [r7, #11]
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	687a      	ldr	r2, [r7, #4]
 800ea4c:	f7f8 fc56 	bl	80072fc <HAL_PCD_EP_Receive>
 800ea50:	4603      	mov	r3, r0
 800ea52:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ea54:	7dfb      	ldrb	r3, [r7, #23]
 800ea56:	4618      	mov	r0, r3
 800ea58:	f000 f86e 	bl	800eb38 <USBD_Get_USB_Status>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ea60:	7dbb      	ldrb	r3, [r7, #22]
}
 800ea62:	4618      	mov	r0, r3
 800ea64:	3718      	adds	r7, #24
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bd80      	pop	{r7, pc}

0800ea6a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ea6a:	b580      	push	{r7, lr}
 800ea6c:	b082      	sub	sp, #8
 800ea6e:	af00      	add	r7, sp, #0
 800ea70:	6078      	str	r0, [r7, #4]
 800ea72:	460b      	mov	r3, r1
 800ea74:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800ea7c:	78fa      	ldrb	r2, [r7, #3]
 800ea7e:	4611      	mov	r1, r2
 800ea80:	4618      	mov	r0, r3
 800ea82:	f7f8 fc6c 	bl	800735e <HAL_PCD_EP_GetRxCount>
 800ea86:	4603      	mov	r3, r0
}
 800ea88:	4618      	mov	r0, r3
 800ea8a:	3708      	adds	r7, #8
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	bd80      	pop	{r7, pc}

0800ea90 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b082      	sub	sp, #8
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
 800ea98:	460b      	mov	r3, r1
 800ea9a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800ea9c:	78fb      	ldrb	r3, [r7, #3]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d002      	beq.n	800eaa8 <HAL_PCDEx_LPM_Callback+0x18>
 800eaa2:	2b01      	cmp	r3, #1
 800eaa4:	d013      	beq.n	800eace <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800eaa6:	e023      	b.n	800eaf0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	7a5b      	ldrb	r3, [r3, #9]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d007      	beq.n	800eac0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800eab0:	f000 f83c 	bl	800eb2c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eab4:	4b10      	ldr	r3, [pc, #64]	@ (800eaf8 <HAL_PCDEx_LPM_Callback+0x68>)
 800eab6:	691b      	ldr	r3, [r3, #16]
 800eab8:	4a0f      	ldr	r2, [pc, #60]	@ (800eaf8 <HAL_PCDEx_LPM_Callback+0x68>)
 800eaba:	f023 0306 	bic.w	r3, r3, #6
 800eabe:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800eac6:	4618      	mov	r0, r3
 800eac8:	f7fe fcc0 	bl	800d44c <USBD_LL_Resume>
    break;
 800eacc:	e010      	b.n	800eaf0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ead4:	4618      	mov	r0, r3
 800ead6:	f7fe fca3 	bl	800d420 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	7a5b      	ldrb	r3, [r3, #9]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d005      	beq.n	800eaee <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eae2:	4b05      	ldr	r3, [pc, #20]	@ (800eaf8 <HAL_PCDEx_LPM_Callback+0x68>)
 800eae4:	691b      	ldr	r3, [r3, #16]
 800eae6:	4a04      	ldr	r2, [pc, #16]	@ (800eaf8 <HAL_PCDEx_LPM_Callback+0x68>)
 800eae8:	f043 0306 	orr.w	r3, r3, #6
 800eaec:	6113      	str	r3, [r2, #16]
    break;
 800eaee:	bf00      	nop
}
 800eaf0:	bf00      	nop
 800eaf2:	3708      	adds	r7, #8
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}
 800eaf8:	e000ed00 	.word	0xe000ed00

0800eafc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800eafc:	b480      	push	{r7}
 800eafe:	b083      	sub	sp, #12
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800eb04:	4b03      	ldr	r3, [pc, #12]	@ (800eb14 <USBD_static_malloc+0x18>)
}
 800eb06:	4618      	mov	r0, r3
 800eb08:	370c      	adds	r7, #12
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb10:	4770      	bx	lr
 800eb12:	bf00      	nop
 800eb14:	2000167c 	.word	0x2000167c

0800eb18 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]

}
 800eb20:	bf00      	nop
 800eb22:	370c      	adds	r7, #12
 800eb24:	46bd      	mov	sp, r7
 800eb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2a:	4770      	bx	lr

0800eb2c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800eb2c:	b580      	push	{r7, lr}
 800eb2e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800eb30:	f7f1 ffb8 	bl	8000aa4 <SystemClock_Config>
}
 800eb34:	bf00      	nop
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800eb38:	b480      	push	{r7}
 800eb3a:	b085      	sub	sp, #20
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	4603      	mov	r3, r0
 800eb40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eb42:	2300      	movs	r3, #0
 800eb44:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800eb46:	79fb      	ldrb	r3, [r7, #7]
 800eb48:	2b03      	cmp	r3, #3
 800eb4a:	d817      	bhi.n	800eb7c <USBD_Get_USB_Status+0x44>
 800eb4c:	a201      	add	r2, pc, #4	@ (adr r2, 800eb54 <USBD_Get_USB_Status+0x1c>)
 800eb4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb52:	bf00      	nop
 800eb54:	0800eb65 	.word	0x0800eb65
 800eb58:	0800eb6b 	.word	0x0800eb6b
 800eb5c:	0800eb71 	.word	0x0800eb71
 800eb60:	0800eb77 	.word	0x0800eb77
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800eb64:	2300      	movs	r3, #0
 800eb66:	73fb      	strb	r3, [r7, #15]
    break;
 800eb68:	e00b      	b.n	800eb82 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eb6a:	2303      	movs	r3, #3
 800eb6c:	73fb      	strb	r3, [r7, #15]
    break;
 800eb6e:	e008      	b.n	800eb82 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eb70:	2301      	movs	r3, #1
 800eb72:	73fb      	strb	r3, [r7, #15]
    break;
 800eb74:	e005      	b.n	800eb82 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eb76:	2303      	movs	r3, #3
 800eb78:	73fb      	strb	r3, [r7, #15]
    break;
 800eb7a:	e002      	b.n	800eb82 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800eb7c:	2303      	movs	r3, #3
 800eb7e:	73fb      	strb	r3, [r7, #15]
    break;
 800eb80:	bf00      	nop
  }
  return usb_status;
 800eb82:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3714      	adds	r7, #20
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8e:	4770      	bx	lr

0800eb90 <std>:
 800eb90:	2300      	movs	r3, #0
 800eb92:	b510      	push	{r4, lr}
 800eb94:	4604      	mov	r4, r0
 800eb96:	e9c0 3300 	strd	r3, r3, [r0]
 800eb9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb9e:	6083      	str	r3, [r0, #8]
 800eba0:	8181      	strh	r1, [r0, #12]
 800eba2:	6643      	str	r3, [r0, #100]	@ 0x64
 800eba4:	81c2      	strh	r2, [r0, #14]
 800eba6:	6183      	str	r3, [r0, #24]
 800eba8:	4619      	mov	r1, r3
 800ebaa:	2208      	movs	r2, #8
 800ebac:	305c      	adds	r0, #92	@ 0x5c
 800ebae:	f000 f9f9 	bl	800efa4 <memset>
 800ebb2:	4b0d      	ldr	r3, [pc, #52]	@ (800ebe8 <std+0x58>)
 800ebb4:	6263      	str	r3, [r4, #36]	@ 0x24
 800ebb6:	4b0d      	ldr	r3, [pc, #52]	@ (800ebec <std+0x5c>)
 800ebb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ebba:	4b0d      	ldr	r3, [pc, #52]	@ (800ebf0 <std+0x60>)
 800ebbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ebbe:	4b0d      	ldr	r3, [pc, #52]	@ (800ebf4 <std+0x64>)
 800ebc0:	6323      	str	r3, [r4, #48]	@ 0x30
 800ebc2:	4b0d      	ldr	r3, [pc, #52]	@ (800ebf8 <std+0x68>)
 800ebc4:	6224      	str	r4, [r4, #32]
 800ebc6:	429c      	cmp	r4, r3
 800ebc8:	d006      	beq.n	800ebd8 <std+0x48>
 800ebca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ebce:	4294      	cmp	r4, r2
 800ebd0:	d002      	beq.n	800ebd8 <std+0x48>
 800ebd2:	33d0      	adds	r3, #208	@ 0xd0
 800ebd4:	429c      	cmp	r4, r3
 800ebd6:	d105      	bne.n	800ebe4 <std+0x54>
 800ebd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ebdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebe0:	f000 ba58 	b.w	800f094 <__retarget_lock_init_recursive>
 800ebe4:	bd10      	pop	{r4, pc}
 800ebe6:	bf00      	nop
 800ebe8:	0800edf5 	.word	0x0800edf5
 800ebec:	0800ee17 	.word	0x0800ee17
 800ebf0:	0800ee4f 	.word	0x0800ee4f
 800ebf4:	0800ee73 	.word	0x0800ee73
 800ebf8:	2000189c 	.word	0x2000189c

0800ebfc <stdio_exit_handler>:
 800ebfc:	4a02      	ldr	r2, [pc, #8]	@ (800ec08 <stdio_exit_handler+0xc>)
 800ebfe:	4903      	ldr	r1, [pc, #12]	@ (800ec0c <stdio_exit_handler+0x10>)
 800ec00:	4803      	ldr	r0, [pc, #12]	@ (800ec10 <stdio_exit_handler+0x14>)
 800ec02:	f000 b869 	b.w	800ecd8 <_fwalk_sglue>
 800ec06:	bf00      	nop
 800ec08:	20000184 	.word	0x20000184
 800ec0c:	0800f931 	.word	0x0800f931
 800ec10:	20000194 	.word	0x20000194

0800ec14 <cleanup_stdio>:
 800ec14:	6841      	ldr	r1, [r0, #4]
 800ec16:	4b0c      	ldr	r3, [pc, #48]	@ (800ec48 <cleanup_stdio+0x34>)
 800ec18:	4299      	cmp	r1, r3
 800ec1a:	b510      	push	{r4, lr}
 800ec1c:	4604      	mov	r4, r0
 800ec1e:	d001      	beq.n	800ec24 <cleanup_stdio+0x10>
 800ec20:	f000 fe86 	bl	800f930 <_fflush_r>
 800ec24:	68a1      	ldr	r1, [r4, #8]
 800ec26:	4b09      	ldr	r3, [pc, #36]	@ (800ec4c <cleanup_stdio+0x38>)
 800ec28:	4299      	cmp	r1, r3
 800ec2a:	d002      	beq.n	800ec32 <cleanup_stdio+0x1e>
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	f000 fe7f 	bl	800f930 <_fflush_r>
 800ec32:	68e1      	ldr	r1, [r4, #12]
 800ec34:	4b06      	ldr	r3, [pc, #24]	@ (800ec50 <cleanup_stdio+0x3c>)
 800ec36:	4299      	cmp	r1, r3
 800ec38:	d004      	beq.n	800ec44 <cleanup_stdio+0x30>
 800ec3a:	4620      	mov	r0, r4
 800ec3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec40:	f000 be76 	b.w	800f930 <_fflush_r>
 800ec44:	bd10      	pop	{r4, pc}
 800ec46:	bf00      	nop
 800ec48:	2000189c 	.word	0x2000189c
 800ec4c:	20001904 	.word	0x20001904
 800ec50:	2000196c 	.word	0x2000196c

0800ec54 <global_stdio_init.part.0>:
 800ec54:	b510      	push	{r4, lr}
 800ec56:	4b0b      	ldr	r3, [pc, #44]	@ (800ec84 <global_stdio_init.part.0+0x30>)
 800ec58:	4c0b      	ldr	r4, [pc, #44]	@ (800ec88 <global_stdio_init.part.0+0x34>)
 800ec5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ec8c <global_stdio_init.part.0+0x38>)
 800ec5c:	601a      	str	r2, [r3, #0]
 800ec5e:	4620      	mov	r0, r4
 800ec60:	2200      	movs	r2, #0
 800ec62:	2104      	movs	r1, #4
 800ec64:	f7ff ff94 	bl	800eb90 <std>
 800ec68:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ec6c:	2201      	movs	r2, #1
 800ec6e:	2109      	movs	r1, #9
 800ec70:	f7ff ff8e 	bl	800eb90 <std>
 800ec74:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ec78:	2202      	movs	r2, #2
 800ec7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec7e:	2112      	movs	r1, #18
 800ec80:	f7ff bf86 	b.w	800eb90 <std>
 800ec84:	200019d4 	.word	0x200019d4
 800ec88:	2000189c 	.word	0x2000189c
 800ec8c:	0800ebfd 	.word	0x0800ebfd

0800ec90 <__sfp_lock_acquire>:
 800ec90:	4801      	ldr	r0, [pc, #4]	@ (800ec98 <__sfp_lock_acquire+0x8>)
 800ec92:	f000 ba00 	b.w	800f096 <__retarget_lock_acquire_recursive>
 800ec96:	bf00      	nop
 800ec98:	200019dd 	.word	0x200019dd

0800ec9c <__sfp_lock_release>:
 800ec9c:	4801      	ldr	r0, [pc, #4]	@ (800eca4 <__sfp_lock_release+0x8>)
 800ec9e:	f000 b9fb 	b.w	800f098 <__retarget_lock_release_recursive>
 800eca2:	bf00      	nop
 800eca4:	200019dd 	.word	0x200019dd

0800eca8 <__sinit>:
 800eca8:	b510      	push	{r4, lr}
 800ecaa:	4604      	mov	r4, r0
 800ecac:	f7ff fff0 	bl	800ec90 <__sfp_lock_acquire>
 800ecb0:	6a23      	ldr	r3, [r4, #32]
 800ecb2:	b11b      	cbz	r3, 800ecbc <__sinit+0x14>
 800ecb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ecb8:	f7ff bff0 	b.w	800ec9c <__sfp_lock_release>
 800ecbc:	4b04      	ldr	r3, [pc, #16]	@ (800ecd0 <__sinit+0x28>)
 800ecbe:	6223      	str	r3, [r4, #32]
 800ecc0:	4b04      	ldr	r3, [pc, #16]	@ (800ecd4 <__sinit+0x2c>)
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d1f5      	bne.n	800ecb4 <__sinit+0xc>
 800ecc8:	f7ff ffc4 	bl	800ec54 <global_stdio_init.part.0>
 800eccc:	e7f2      	b.n	800ecb4 <__sinit+0xc>
 800ecce:	bf00      	nop
 800ecd0:	0800ec15 	.word	0x0800ec15
 800ecd4:	200019d4 	.word	0x200019d4

0800ecd8 <_fwalk_sglue>:
 800ecd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecdc:	4607      	mov	r7, r0
 800ecde:	4688      	mov	r8, r1
 800ece0:	4614      	mov	r4, r2
 800ece2:	2600      	movs	r6, #0
 800ece4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ece8:	f1b9 0901 	subs.w	r9, r9, #1
 800ecec:	d505      	bpl.n	800ecfa <_fwalk_sglue+0x22>
 800ecee:	6824      	ldr	r4, [r4, #0]
 800ecf0:	2c00      	cmp	r4, #0
 800ecf2:	d1f7      	bne.n	800ece4 <_fwalk_sglue+0xc>
 800ecf4:	4630      	mov	r0, r6
 800ecf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecfa:	89ab      	ldrh	r3, [r5, #12]
 800ecfc:	2b01      	cmp	r3, #1
 800ecfe:	d907      	bls.n	800ed10 <_fwalk_sglue+0x38>
 800ed00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ed04:	3301      	adds	r3, #1
 800ed06:	d003      	beq.n	800ed10 <_fwalk_sglue+0x38>
 800ed08:	4629      	mov	r1, r5
 800ed0a:	4638      	mov	r0, r7
 800ed0c:	47c0      	blx	r8
 800ed0e:	4306      	orrs	r6, r0
 800ed10:	3568      	adds	r5, #104	@ 0x68
 800ed12:	e7e9      	b.n	800ece8 <_fwalk_sglue+0x10>

0800ed14 <iprintf>:
 800ed14:	b40f      	push	{r0, r1, r2, r3}
 800ed16:	b507      	push	{r0, r1, r2, lr}
 800ed18:	4906      	ldr	r1, [pc, #24]	@ (800ed34 <iprintf+0x20>)
 800ed1a:	ab04      	add	r3, sp, #16
 800ed1c:	6808      	ldr	r0, [r1, #0]
 800ed1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed22:	6881      	ldr	r1, [r0, #8]
 800ed24:	9301      	str	r3, [sp, #4]
 800ed26:	f000 fadb 	bl	800f2e0 <_vfiprintf_r>
 800ed2a:	b003      	add	sp, #12
 800ed2c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed30:	b004      	add	sp, #16
 800ed32:	4770      	bx	lr
 800ed34:	20000190 	.word	0x20000190

0800ed38 <_puts_r>:
 800ed38:	6a03      	ldr	r3, [r0, #32]
 800ed3a:	b570      	push	{r4, r5, r6, lr}
 800ed3c:	6884      	ldr	r4, [r0, #8]
 800ed3e:	4605      	mov	r5, r0
 800ed40:	460e      	mov	r6, r1
 800ed42:	b90b      	cbnz	r3, 800ed48 <_puts_r+0x10>
 800ed44:	f7ff ffb0 	bl	800eca8 <__sinit>
 800ed48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed4a:	07db      	lsls	r3, r3, #31
 800ed4c:	d405      	bmi.n	800ed5a <_puts_r+0x22>
 800ed4e:	89a3      	ldrh	r3, [r4, #12]
 800ed50:	0598      	lsls	r0, r3, #22
 800ed52:	d402      	bmi.n	800ed5a <_puts_r+0x22>
 800ed54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed56:	f000 f99e 	bl	800f096 <__retarget_lock_acquire_recursive>
 800ed5a:	89a3      	ldrh	r3, [r4, #12]
 800ed5c:	0719      	lsls	r1, r3, #28
 800ed5e:	d502      	bpl.n	800ed66 <_puts_r+0x2e>
 800ed60:	6923      	ldr	r3, [r4, #16]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d135      	bne.n	800edd2 <_puts_r+0x9a>
 800ed66:	4621      	mov	r1, r4
 800ed68:	4628      	mov	r0, r5
 800ed6a:	f000 f8c5 	bl	800eef8 <__swsetup_r>
 800ed6e:	b380      	cbz	r0, 800edd2 <_puts_r+0x9a>
 800ed70:	f04f 35ff 	mov.w	r5, #4294967295
 800ed74:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed76:	07da      	lsls	r2, r3, #31
 800ed78:	d405      	bmi.n	800ed86 <_puts_r+0x4e>
 800ed7a:	89a3      	ldrh	r3, [r4, #12]
 800ed7c:	059b      	lsls	r3, r3, #22
 800ed7e:	d402      	bmi.n	800ed86 <_puts_r+0x4e>
 800ed80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed82:	f000 f989 	bl	800f098 <__retarget_lock_release_recursive>
 800ed86:	4628      	mov	r0, r5
 800ed88:	bd70      	pop	{r4, r5, r6, pc}
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	da04      	bge.n	800ed98 <_puts_r+0x60>
 800ed8e:	69a2      	ldr	r2, [r4, #24]
 800ed90:	429a      	cmp	r2, r3
 800ed92:	dc17      	bgt.n	800edc4 <_puts_r+0x8c>
 800ed94:	290a      	cmp	r1, #10
 800ed96:	d015      	beq.n	800edc4 <_puts_r+0x8c>
 800ed98:	6823      	ldr	r3, [r4, #0]
 800ed9a:	1c5a      	adds	r2, r3, #1
 800ed9c:	6022      	str	r2, [r4, #0]
 800ed9e:	7019      	strb	r1, [r3, #0]
 800eda0:	68a3      	ldr	r3, [r4, #8]
 800eda2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800eda6:	3b01      	subs	r3, #1
 800eda8:	60a3      	str	r3, [r4, #8]
 800edaa:	2900      	cmp	r1, #0
 800edac:	d1ed      	bne.n	800ed8a <_puts_r+0x52>
 800edae:	2b00      	cmp	r3, #0
 800edb0:	da11      	bge.n	800edd6 <_puts_r+0x9e>
 800edb2:	4622      	mov	r2, r4
 800edb4:	210a      	movs	r1, #10
 800edb6:	4628      	mov	r0, r5
 800edb8:	f000 f85f 	bl	800ee7a <__swbuf_r>
 800edbc:	3001      	adds	r0, #1
 800edbe:	d0d7      	beq.n	800ed70 <_puts_r+0x38>
 800edc0:	250a      	movs	r5, #10
 800edc2:	e7d7      	b.n	800ed74 <_puts_r+0x3c>
 800edc4:	4622      	mov	r2, r4
 800edc6:	4628      	mov	r0, r5
 800edc8:	f000 f857 	bl	800ee7a <__swbuf_r>
 800edcc:	3001      	adds	r0, #1
 800edce:	d1e7      	bne.n	800eda0 <_puts_r+0x68>
 800edd0:	e7ce      	b.n	800ed70 <_puts_r+0x38>
 800edd2:	3e01      	subs	r6, #1
 800edd4:	e7e4      	b.n	800eda0 <_puts_r+0x68>
 800edd6:	6823      	ldr	r3, [r4, #0]
 800edd8:	1c5a      	adds	r2, r3, #1
 800edda:	6022      	str	r2, [r4, #0]
 800eddc:	220a      	movs	r2, #10
 800edde:	701a      	strb	r2, [r3, #0]
 800ede0:	e7ee      	b.n	800edc0 <_puts_r+0x88>
	...

0800ede4 <puts>:
 800ede4:	4b02      	ldr	r3, [pc, #8]	@ (800edf0 <puts+0xc>)
 800ede6:	4601      	mov	r1, r0
 800ede8:	6818      	ldr	r0, [r3, #0]
 800edea:	f7ff bfa5 	b.w	800ed38 <_puts_r>
 800edee:	bf00      	nop
 800edf0:	20000190 	.word	0x20000190

0800edf4 <__sread>:
 800edf4:	b510      	push	{r4, lr}
 800edf6:	460c      	mov	r4, r1
 800edf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800edfc:	f000 f8fc 	bl	800eff8 <_read_r>
 800ee00:	2800      	cmp	r0, #0
 800ee02:	bfab      	itete	ge
 800ee04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ee06:	89a3      	ldrhlt	r3, [r4, #12]
 800ee08:	181b      	addge	r3, r3, r0
 800ee0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ee0e:	bfac      	ite	ge
 800ee10:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ee12:	81a3      	strhlt	r3, [r4, #12]
 800ee14:	bd10      	pop	{r4, pc}

0800ee16 <__swrite>:
 800ee16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee1a:	461f      	mov	r7, r3
 800ee1c:	898b      	ldrh	r3, [r1, #12]
 800ee1e:	05db      	lsls	r3, r3, #23
 800ee20:	4605      	mov	r5, r0
 800ee22:	460c      	mov	r4, r1
 800ee24:	4616      	mov	r6, r2
 800ee26:	d505      	bpl.n	800ee34 <__swrite+0x1e>
 800ee28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee2c:	2302      	movs	r3, #2
 800ee2e:	2200      	movs	r2, #0
 800ee30:	f000 f8d0 	bl	800efd4 <_lseek_r>
 800ee34:	89a3      	ldrh	r3, [r4, #12]
 800ee36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ee3e:	81a3      	strh	r3, [r4, #12]
 800ee40:	4632      	mov	r2, r6
 800ee42:	463b      	mov	r3, r7
 800ee44:	4628      	mov	r0, r5
 800ee46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee4a:	f000 b8e7 	b.w	800f01c <_write_r>

0800ee4e <__sseek>:
 800ee4e:	b510      	push	{r4, lr}
 800ee50:	460c      	mov	r4, r1
 800ee52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee56:	f000 f8bd 	bl	800efd4 <_lseek_r>
 800ee5a:	1c43      	adds	r3, r0, #1
 800ee5c:	89a3      	ldrh	r3, [r4, #12]
 800ee5e:	bf15      	itete	ne
 800ee60:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ee62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ee66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ee6a:	81a3      	strheq	r3, [r4, #12]
 800ee6c:	bf18      	it	ne
 800ee6e:	81a3      	strhne	r3, [r4, #12]
 800ee70:	bd10      	pop	{r4, pc}

0800ee72 <__sclose>:
 800ee72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee76:	f000 b89d 	b.w	800efb4 <_close_r>

0800ee7a <__swbuf_r>:
 800ee7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee7c:	460e      	mov	r6, r1
 800ee7e:	4614      	mov	r4, r2
 800ee80:	4605      	mov	r5, r0
 800ee82:	b118      	cbz	r0, 800ee8c <__swbuf_r+0x12>
 800ee84:	6a03      	ldr	r3, [r0, #32]
 800ee86:	b90b      	cbnz	r3, 800ee8c <__swbuf_r+0x12>
 800ee88:	f7ff ff0e 	bl	800eca8 <__sinit>
 800ee8c:	69a3      	ldr	r3, [r4, #24]
 800ee8e:	60a3      	str	r3, [r4, #8]
 800ee90:	89a3      	ldrh	r3, [r4, #12]
 800ee92:	071a      	lsls	r2, r3, #28
 800ee94:	d501      	bpl.n	800ee9a <__swbuf_r+0x20>
 800ee96:	6923      	ldr	r3, [r4, #16]
 800ee98:	b943      	cbnz	r3, 800eeac <__swbuf_r+0x32>
 800ee9a:	4621      	mov	r1, r4
 800ee9c:	4628      	mov	r0, r5
 800ee9e:	f000 f82b 	bl	800eef8 <__swsetup_r>
 800eea2:	b118      	cbz	r0, 800eeac <__swbuf_r+0x32>
 800eea4:	f04f 37ff 	mov.w	r7, #4294967295
 800eea8:	4638      	mov	r0, r7
 800eeaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeac:	6823      	ldr	r3, [r4, #0]
 800eeae:	6922      	ldr	r2, [r4, #16]
 800eeb0:	1a98      	subs	r0, r3, r2
 800eeb2:	6963      	ldr	r3, [r4, #20]
 800eeb4:	b2f6      	uxtb	r6, r6
 800eeb6:	4283      	cmp	r3, r0
 800eeb8:	4637      	mov	r7, r6
 800eeba:	dc05      	bgt.n	800eec8 <__swbuf_r+0x4e>
 800eebc:	4621      	mov	r1, r4
 800eebe:	4628      	mov	r0, r5
 800eec0:	f000 fd36 	bl	800f930 <_fflush_r>
 800eec4:	2800      	cmp	r0, #0
 800eec6:	d1ed      	bne.n	800eea4 <__swbuf_r+0x2a>
 800eec8:	68a3      	ldr	r3, [r4, #8]
 800eeca:	3b01      	subs	r3, #1
 800eecc:	60a3      	str	r3, [r4, #8]
 800eece:	6823      	ldr	r3, [r4, #0]
 800eed0:	1c5a      	adds	r2, r3, #1
 800eed2:	6022      	str	r2, [r4, #0]
 800eed4:	701e      	strb	r6, [r3, #0]
 800eed6:	6962      	ldr	r2, [r4, #20]
 800eed8:	1c43      	adds	r3, r0, #1
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d004      	beq.n	800eee8 <__swbuf_r+0x6e>
 800eede:	89a3      	ldrh	r3, [r4, #12]
 800eee0:	07db      	lsls	r3, r3, #31
 800eee2:	d5e1      	bpl.n	800eea8 <__swbuf_r+0x2e>
 800eee4:	2e0a      	cmp	r6, #10
 800eee6:	d1df      	bne.n	800eea8 <__swbuf_r+0x2e>
 800eee8:	4621      	mov	r1, r4
 800eeea:	4628      	mov	r0, r5
 800eeec:	f000 fd20 	bl	800f930 <_fflush_r>
 800eef0:	2800      	cmp	r0, #0
 800eef2:	d0d9      	beq.n	800eea8 <__swbuf_r+0x2e>
 800eef4:	e7d6      	b.n	800eea4 <__swbuf_r+0x2a>
	...

0800eef8 <__swsetup_r>:
 800eef8:	b538      	push	{r3, r4, r5, lr}
 800eefa:	4b29      	ldr	r3, [pc, #164]	@ (800efa0 <__swsetup_r+0xa8>)
 800eefc:	4605      	mov	r5, r0
 800eefe:	6818      	ldr	r0, [r3, #0]
 800ef00:	460c      	mov	r4, r1
 800ef02:	b118      	cbz	r0, 800ef0c <__swsetup_r+0x14>
 800ef04:	6a03      	ldr	r3, [r0, #32]
 800ef06:	b90b      	cbnz	r3, 800ef0c <__swsetup_r+0x14>
 800ef08:	f7ff fece 	bl	800eca8 <__sinit>
 800ef0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef10:	0719      	lsls	r1, r3, #28
 800ef12:	d422      	bmi.n	800ef5a <__swsetup_r+0x62>
 800ef14:	06da      	lsls	r2, r3, #27
 800ef16:	d407      	bmi.n	800ef28 <__swsetup_r+0x30>
 800ef18:	2209      	movs	r2, #9
 800ef1a:	602a      	str	r2, [r5, #0]
 800ef1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef20:	81a3      	strh	r3, [r4, #12]
 800ef22:	f04f 30ff 	mov.w	r0, #4294967295
 800ef26:	e033      	b.n	800ef90 <__swsetup_r+0x98>
 800ef28:	0758      	lsls	r0, r3, #29
 800ef2a:	d512      	bpl.n	800ef52 <__swsetup_r+0x5a>
 800ef2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef2e:	b141      	cbz	r1, 800ef42 <__swsetup_r+0x4a>
 800ef30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ef34:	4299      	cmp	r1, r3
 800ef36:	d002      	beq.n	800ef3e <__swsetup_r+0x46>
 800ef38:	4628      	mov	r0, r5
 800ef3a:	f000 f8af 	bl	800f09c <_free_r>
 800ef3e:	2300      	movs	r3, #0
 800ef40:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef42:	89a3      	ldrh	r3, [r4, #12]
 800ef44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ef48:	81a3      	strh	r3, [r4, #12]
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	6063      	str	r3, [r4, #4]
 800ef4e:	6923      	ldr	r3, [r4, #16]
 800ef50:	6023      	str	r3, [r4, #0]
 800ef52:	89a3      	ldrh	r3, [r4, #12]
 800ef54:	f043 0308 	orr.w	r3, r3, #8
 800ef58:	81a3      	strh	r3, [r4, #12]
 800ef5a:	6923      	ldr	r3, [r4, #16]
 800ef5c:	b94b      	cbnz	r3, 800ef72 <__swsetup_r+0x7a>
 800ef5e:	89a3      	ldrh	r3, [r4, #12]
 800ef60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ef64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef68:	d003      	beq.n	800ef72 <__swsetup_r+0x7a>
 800ef6a:	4621      	mov	r1, r4
 800ef6c:	4628      	mov	r0, r5
 800ef6e:	f000 fd2d 	bl	800f9cc <__smakebuf_r>
 800ef72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef76:	f013 0201 	ands.w	r2, r3, #1
 800ef7a:	d00a      	beq.n	800ef92 <__swsetup_r+0x9a>
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	60a2      	str	r2, [r4, #8]
 800ef80:	6962      	ldr	r2, [r4, #20]
 800ef82:	4252      	negs	r2, r2
 800ef84:	61a2      	str	r2, [r4, #24]
 800ef86:	6922      	ldr	r2, [r4, #16]
 800ef88:	b942      	cbnz	r2, 800ef9c <__swsetup_r+0xa4>
 800ef8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ef8e:	d1c5      	bne.n	800ef1c <__swsetup_r+0x24>
 800ef90:	bd38      	pop	{r3, r4, r5, pc}
 800ef92:	0799      	lsls	r1, r3, #30
 800ef94:	bf58      	it	pl
 800ef96:	6962      	ldrpl	r2, [r4, #20]
 800ef98:	60a2      	str	r2, [r4, #8]
 800ef9a:	e7f4      	b.n	800ef86 <__swsetup_r+0x8e>
 800ef9c:	2000      	movs	r0, #0
 800ef9e:	e7f7      	b.n	800ef90 <__swsetup_r+0x98>
 800efa0:	20000190 	.word	0x20000190

0800efa4 <memset>:
 800efa4:	4402      	add	r2, r0
 800efa6:	4603      	mov	r3, r0
 800efa8:	4293      	cmp	r3, r2
 800efaa:	d100      	bne.n	800efae <memset+0xa>
 800efac:	4770      	bx	lr
 800efae:	f803 1b01 	strb.w	r1, [r3], #1
 800efb2:	e7f9      	b.n	800efa8 <memset+0x4>

0800efb4 <_close_r>:
 800efb4:	b538      	push	{r3, r4, r5, lr}
 800efb6:	4d06      	ldr	r5, [pc, #24]	@ (800efd0 <_close_r+0x1c>)
 800efb8:	2300      	movs	r3, #0
 800efba:	4604      	mov	r4, r0
 800efbc:	4608      	mov	r0, r1
 800efbe:	602b      	str	r3, [r5, #0]
 800efc0:	f7f2 fe2d 	bl	8001c1e <_close>
 800efc4:	1c43      	adds	r3, r0, #1
 800efc6:	d102      	bne.n	800efce <_close_r+0x1a>
 800efc8:	682b      	ldr	r3, [r5, #0]
 800efca:	b103      	cbz	r3, 800efce <_close_r+0x1a>
 800efcc:	6023      	str	r3, [r4, #0]
 800efce:	bd38      	pop	{r3, r4, r5, pc}
 800efd0:	200019d8 	.word	0x200019d8

0800efd4 <_lseek_r>:
 800efd4:	b538      	push	{r3, r4, r5, lr}
 800efd6:	4d07      	ldr	r5, [pc, #28]	@ (800eff4 <_lseek_r+0x20>)
 800efd8:	4604      	mov	r4, r0
 800efda:	4608      	mov	r0, r1
 800efdc:	4611      	mov	r1, r2
 800efde:	2200      	movs	r2, #0
 800efe0:	602a      	str	r2, [r5, #0]
 800efe2:	461a      	mov	r2, r3
 800efe4:	f7f2 fe42 	bl	8001c6c <_lseek>
 800efe8:	1c43      	adds	r3, r0, #1
 800efea:	d102      	bne.n	800eff2 <_lseek_r+0x1e>
 800efec:	682b      	ldr	r3, [r5, #0]
 800efee:	b103      	cbz	r3, 800eff2 <_lseek_r+0x1e>
 800eff0:	6023      	str	r3, [r4, #0]
 800eff2:	bd38      	pop	{r3, r4, r5, pc}
 800eff4:	200019d8 	.word	0x200019d8

0800eff8 <_read_r>:
 800eff8:	b538      	push	{r3, r4, r5, lr}
 800effa:	4d07      	ldr	r5, [pc, #28]	@ (800f018 <_read_r+0x20>)
 800effc:	4604      	mov	r4, r0
 800effe:	4608      	mov	r0, r1
 800f000:	4611      	mov	r1, r2
 800f002:	2200      	movs	r2, #0
 800f004:	602a      	str	r2, [r5, #0]
 800f006:	461a      	mov	r2, r3
 800f008:	f7f2 fdd0 	bl	8001bac <_read>
 800f00c:	1c43      	adds	r3, r0, #1
 800f00e:	d102      	bne.n	800f016 <_read_r+0x1e>
 800f010:	682b      	ldr	r3, [r5, #0]
 800f012:	b103      	cbz	r3, 800f016 <_read_r+0x1e>
 800f014:	6023      	str	r3, [r4, #0]
 800f016:	bd38      	pop	{r3, r4, r5, pc}
 800f018:	200019d8 	.word	0x200019d8

0800f01c <_write_r>:
 800f01c:	b538      	push	{r3, r4, r5, lr}
 800f01e:	4d07      	ldr	r5, [pc, #28]	@ (800f03c <_write_r+0x20>)
 800f020:	4604      	mov	r4, r0
 800f022:	4608      	mov	r0, r1
 800f024:	4611      	mov	r1, r2
 800f026:	2200      	movs	r2, #0
 800f028:	602a      	str	r2, [r5, #0]
 800f02a:	461a      	mov	r2, r3
 800f02c:	f7f2 fddb 	bl	8001be6 <_write>
 800f030:	1c43      	adds	r3, r0, #1
 800f032:	d102      	bne.n	800f03a <_write_r+0x1e>
 800f034:	682b      	ldr	r3, [r5, #0]
 800f036:	b103      	cbz	r3, 800f03a <_write_r+0x1e>
 800f038:	6023      	str	r3, [r4, #0]
 800f03a:	bd38      	pop	{r3, r4, r5, pc}
 800f03c:	200019d8 	.word	0x200019d8

0800f040 <__errno>:
 800f040:	4b01      	ldr	r3, [pc, #4]	@ (800f048 <__errno+0x8>)
 800f042:	6818      	ldr	r0, [r3, #0]
 800f044:	4770      	bx	lr
 800f046:	bf00      	nop
 800f048:	20000190 	.word	0x20000190

0800f04c <__libc_init_array>:
 800f04c:	b570      	push	{r4, r5, r6, lr}
 800f04e:	4d0d      	ldr	r5, [pc, #52]	@ (800f084 <__libc_init_array+0x38>)
 800f050:	4c0d      	ldr	r4, [pc, #52]	@ (800f088 <__libc_init_array+0x3c>)
 800f052:	1b64      	subs	r4, r4, r5
 800f054:	10a4      	asrs	r4, r4, #2
 800f056:	2600      	movs	r6, #0
 800f058:	42a6      	cmp	r6, r4
 800f05a:	d109      	bne.n	800f070 <__libc_init_array+0x24>
 800f05c:	4d0b      	ldr	r5, [pc, #44]	@ (800f08c <__libc_init_array+0x40>)
 800f05e:	4c0c      	ldr	r4, [pc, #48]	@ (800f090 <__libc_init_array+0x44>)
 800f060:	f000 fd22 	bl	800faa8 <_init>
 800f064:	1b64      	subs	r4, r4, r5
 800f066:	10a4      	asrs	r4, r4, #2
 800f068:	2600      	movs	r6, #0
 800f06a:	42a6      	cmp	r6, r4
 800f06c:	d105      	bne.n	800f07a <__libc_init_array+0x2e>
 800f06e:	bd70      	pop	{r4, r5, r6, pc}
 800f070:	f855 3b04 	ldr.w	r3, [r5], #4
 800f074:	4798      	blx	r3
 800f076:	3601      	adds	r6, #1
 800f078:	e7ee      	b.n	800f058 <__libc_init_array+0xc>
 800f07a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f07e:	4798      	blx	r3
 800f080:	3601      	adds	r6, #1
 800f082:	e7f2      	b.n	800f06a <__libc_init_array+0x1e>
 800f084:	0800fdac 	.word	0x0800fdac
 800f088:	0800fdac 	.word	0x0800fdac
 800f08c:	0800fdac 	.word	0x0800fdac
 800f090:	0800fdb0 	.word	0x0800fdb0

0800f094 <__retarget_lock_init_recursive>:
 800f094:	4770      	bx	lr

0800f096 <__retarget_lock_acquire_recursive>:
 800f096:	4770      	bx	lr

0800f098 <__retarget_lock_release_recursive>:
 800f098:	4770      	bx	lr
	...

0800f09c <_free_r>:
 800f09c:	b538      	push	{r3, r4, r5, lr}
 800f09e:	4605      	mov	r5, r0
 800f0a0:	2900      	cmp	r1, #0
 800f0a2:	d041      	beq.n	800f128 <_free_r+0x8c>
 800f0a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f0a8:	1f0c      	subs	r4, r1, #4
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	bfb8      	it	lt
 800f0ae:	18e4      	addlt	r4, r4, r3
 800f0b0:	f000 f8e0 	bl	800f274 <__malloc_lock>
 800f0b4:	4a1d      	ldr	r2, [pc, #116]	@ (800f12c <_free_r+0x90>)
 800f0b6:	6813      	ldr	r3, [r2, #0]
 800f0b8:	b933      	cbnz	r3, 800f0c8 <_free_r+0x2c>
 800f0ba:	6063      	str	r3, [r4, #4]
 800f0bc:	6014      	str	r4, [r2, #0]
 800f0be:	4628      	mov	r0, r5
 800f0c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f0c4:	f000 b8dc 	b.w	800f280 <__malloc_unlock>
 800f0c8:	42a3      	cmp	r3, r4
 800f0ca:	d908      	bls.n	800f0de <_free_r+0x42>
 800f0cc:	6820      	ldr	r0, [r4, #0]
 800f0ce:	1821      	adds	r1, r4, r0
 800f0d0:	428b      	cmp	r3, r1
 800f0d2:	bf01      	itttt	eq
 800f0d4:	6819      	ldreq	r1, [r3, #0]
 800f0d6:	685b      	ldreq	r3, [r3, #4]
 800f0d8:	1809      	addeq	r1, r1, r0
 800f0da:	6021      	streq	r1, [r4, #0]
 800f0dc:	e7ed      	b.n	800f0ba <_free_r+0x1e>
 800f0de:	461a      	mov	r2, r3
 800f0e0:	685b      	ldr	r3, [r3, #4]
 800f0e2:	b10b      	cbz	r3, 800f0e8 <_free_r+0x4c>
 800f0e4:	42a3      	cmp	r3, r4
 800f0e6:	d9fa      	bls.n	800f0de <_free_r+0x42>
 800f0e8:	6811      	ldr	r1, [r2, #0]
 800f0ea:	1850      	adds	r0, r2, r1
 800f0ec:	42a0      	cmp	r0, r4
 800f0ee:	d10b      	bne.n	800f108 <_free_r+0x6c>
 800f0f0:	6820      	ldr	r0, [r4, #0]
 800f0f2:	4401      	add	r1, r0
 800f0f4:	1850      	adds	r0, r2, r1
 800f0f6:	4283      	cmp	r3, r0
 800f0f8:	6011      	str	r1, [r2, #0]
 800f0fa:	d1e0      	bne.n	800f0be <_free_r+0x22>
 800f0fc:	6818      	ldr	r0, [r3, #0]
 800f0fe:	685b      	ldr	r3, [r3, #4]
 800f100:	6053      	str	r3, [r2, #4]
 800f102:	4408      	add	r0, r1
 800f104:	6010      	str	r0, [r2, #0]
 800f106:	e7da      	b.n	800f0be <_free_r+0x22>
 800f108:	d902      	bls.n	800f110 <_free_r+0x74>
 800f10a:	230c      	movs	r3, #12
 800f10c:	602b      	str	r3, [r5, #0]
 800f10e:	e7d6      	b.n	800f0be <_free_r+0x22>
 800f110:	6820      	ldr	r0, [r4, #0]
 800f112:	1821      	adds	r1, r4, r0
 800f114:	428b      	cmp	r3, r1
 800f116:	bf04      	itt	eq
 800f118:	6819      	ldreq	r1, [r3, #0]
 800f11a:	685b      	ldreq	r3, [r3, #4]
 800f11c:	6063      	str	r3, [r4, #4]
 800f11e:	bf04      	itt	eq
 800f120:	1809      	addeq	r1, r1, r0
 800f122:	6021      	streq	r1, [r4, #0]
 800f124:	6054      	str	r4, [r2, #4]
 800f126:	e7ca      	b.n	800f0be <_free_r+0x22>
 800f128:	bd38      	pop	{r3, r4, r5, pc}
 800f12a:	bf00      	nop
 800f12c:	200019e4 	.word	0x200019e4

0800f130 <sbrk_aligned>:
 800f130:	b570      	push	{r4, r5, r6, lr}
 800f132:	4e0f      	ldr	r6, [pc, #60]	@ (800f170 <sbrk_aligned+0x40>)
 800f134:	460c      	mov	r4, r1
 800f136:	6831      	ldr	r1, [r6, #0]
 800f138:	4605      	mov	r5, r0
 800f13a:	b911      	cbnz	r1, 800f142 <sbrk_aligned+0x12>
 800f13c:	f000 fca4 	bl	800fa88 <_sbrk_r>
 800f140:	6030      	str	r0, [r6, #0]
 800f142:	4621      	mov	r1, r4
 800f144:	4628      	mov	r0, r5
 800f146:	f000 fc9f 	bl	800fa88 <_sbrk_r>
 800f14a:	1c43      	adds	r3, r0, #1
 800f14c:	d103      	bne.n	800f156 <sbrk_aligned+0x26>
 800f14e:	f04f 34ff 	mov.w	r4, #4294967295
 800f152:	4620      	mov	r0, r4
 800f154:	bd70      	pop	{r4, r5, r6, pc}
 800f156:	1cc4      	adds	r4, r0, #3
 800f158:	f024 0403 	bic.w	r4, r4, #3
 800f15c:	42a0      	cmp	r0, r4
 800f15e:	d0f8      	beq.n	800f152 <sbrk_aligned+0x22>
 800f160:	1a21      	subs	r1, r4, r0
 800f162:	4628      	mov	r0, r5
 800f164:	f000 fc90 	bl	800fa88 <_sbrk_r>
 800f168:	3001      	adds	r0, #1
 800f16a:	d1f2      	bne.n	800f152 <sbrk_aligned+0x22>
 800f16c:	e7ef      	b.n	800f14e <sbrk_aligned+0x1e>
 800f16e:	bf00      	nop
 800f170:	200019e0 	.word	0x200019e0

0800f174 <_malloc_r>:
 800f174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f178:	1ccd      	adds	r5, r1, #3
 800f17a:	f025 0503 	bic.w	r5, r5, #3
 800f17e:	3508      	adds	r5, #8
 800f180:	2d0c      	cmp	r5, #12
 800f182:	bf38      	it	cc
 800f184:	250c      	movcc	r5, #12
 800f186:	2d00      	cmp	r5, #0
 800f188:	4606      	mov	r6, r0
 800f18a:	db01      	blt.n	800f190 <_malloc_r+0x1c>
 800f18c:	42a9      	cmp	r1, r5
 800f18e:	d904      	bls.n	800f19a <_malloc_r+0x26>
 800f190:	230c      	movs	r3, #12
 800f192:	6033      	str	r3, [r6, #0]
 800f194:	2000      	movs	r0, #0
 800f196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f19a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f270 <_malloc_r+0xfc>
 800f19e:	f000 f869 	bl	800f274 <__malloc_lock>
 800f1a2:	f8d8 3000 	ldr.w	r3, [r8]
 800f1a6:	461c      	mov	r4, r3
 800f1a8:	bb44      	cbnz	r4, 800f1fc <_malloc_r+0x88>
 800f1aa:	4629      	mov	r1, r5
 800f1ac:	4630      	mov	r0, r6
 800f1ae:	f7ff ffbf 	bl	800f130 <sbrk_aligned>
 800f1b2:	1c43      	adds	r3, r0, #1
 800f1b4:	4604      	mov	r4, r0
 800f1b6:	d158      	bne.n	800f26a <_malloc_r+0xf6>
 800f1b8:	f8d8 4000 	ldr.w	r4, [r8]
 800f1bc:	4627      	mov	r7, r4
 800f1be:	2f00      	cmp	r7, #0
 800f1c0:	d143      	bne.n	800f24a <_malloc_r+0xd6>
 800f1c2:	2c00      	cmp	r4, #0
 800f1c4:	d04b      	beq.n	800f25e <_malloc_r+0xea>
 800f1c6:	6823      	ldr	r3, [r4, #0]
 800f1c8:	4639      	mov	r1, r7
 800f1ca:	4630      	mov	r0, r6
 800f1cc:	eb04 0903 	add.w	r9, r4, r3
 800f1d0:	f000 fc5a 	bl	800fa88 <_sbrk_r>
 800f1d4:	4581      	cmp	r9, r0
 800f1d6:	d142      	bne.n	800f25e <_malloc_r+0xea>
 800f1d8:	6821      	ldr	r1, [r4, #0]
 800f1da:	1a6d      	subs	r5, r5, r1
 800f1dc:	4629      	mov	r1, r5
 800f1de:	4630      	mov	r0, r6
 800f1e0:	f7ff ffa6 	bl	800f130 <sbrk_aligned>
 800f1e4:	3001      	adds	r0, #1
 800f1e6:	d03a      	beq.n	800f25e <_malloc_r+0xea>
 800f1e8:	6823      	ldr	r3, [r4, #0]
 800f1ea:	442b      	add	r3, r5
 800f1ec:	6023      	str	r3, [r4, #0]
 800f1ee:	f8d8 3000 	ldr.w	r3, [r8]
 800f1f2:	685a      	ldr	r2, [r3, #4]
 800f1f4:	bb62      	cbnz	r2, 800f250 <_malloc_r+0xdc>
 800f1f6:	f8c8 7000 	str.w	r7, [r8]
 800f1fa:	e00f      	b.n	800f21c <_malloc_r+0xa8>
 800f1fc:	6822      	ldr	r2, [r4, #0]
 800f1fe:	1b52      	subs	r2, r2, r5
 800f200:	d420      	bmi.n	800f244 <_malloc_r+0xd0>
 800f202:	2a0b      	cmp	r2, #11
 800f204:	d917      	bls.n	800f236 <_malloc_r+0xc2>
 800f206:	1961      	adds	r1, r4, r5
 800f208:	42a3      	cmp	r3, r4
 800f20a:	6025      	str	r5, [r4, #0]
 800f20c:	bf18      	it	ne
 800f20e:	6059      	strne	r1, [r3, #4]
 800f210:	6863      	ldr	r3, [r4, #4]
 800f212:	bf08      	it	eq
 800f214:	f8c8 1000 	streq.w	r1, [r8]
 800f218:	5162      	str	r2, [r4, r5]
 800f21a:	604b      	str	r3, [r1, #4]
 800f21c:	4630      	mov	r0, r6
 800f21e:	f000 f82f 	bl	800f280 <__malloc_unlock>
 800f222:	f104 000b 	add.w	r0, r4, #11
 800f226:	1d23      	adds	r3, r4, #4
 800f228:	f020 0007 	bic.w	r0, r0, #7
 800f22c:	1ac2      	subs	r2, r0, r3
 800f22e:	bf1c      	itt	ne
 800f230:	1a1b      	subne	r3, r3, r0
 800f232:	50a3      	strne	r3, [r4, r2]
 800f234:	e7af      	b.n	800f196 <_malloc_r+0x22>
 800f236:	6862      	ldr	r2, [r4, #4]
 800f238:	42a3      	cmp	r3, r4
 800f23a:	bf0c      	ite	eq
 800f23c:	f8c8 2000 	streq.w	r2, [r8]
 800f240:	605a      	strne	r2, [r3, #4]
 800f242:	e7eb      	b.n	800f21c <_malloc_r+0xa8>
 800f244:	4623      	mov	r3, r4
 800f246:	6864      	ldr	r4, [r4, #4]
 800f248:	e7ae      	b.n	800f1a8 <_malloc_r+0x34>
 800f24a:	463c      	mov	r4, r7
 800f24c:	687f      	ldr	r7, [r7, #4]
 800f24e:	e7b6      	b.n	800f1be <_malloc_r+0x4a>
 800f250:	461a      	mov	r2, r3
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	42a3      	cmp	r3, r4
 800f256:	d1fb      	bne.n	800f250 <_malloc_r+0xdc>
 800f258:	2300      	movs	r3, #0
 800f25a:	6053      	str	r3, [r2, #4]
 800f25c:	e7de      	b.n	800f21c <_malloc_r+0xa8>
 800f25e:	230c      	movs	r3, #12
 800f260:	6033      	str	r3, [r6, #0]
 800f262:	4630      	mov	r0, r6
 800f264:	f000 f80c 	bl	800f280 <__malloc_unlock>
 800f268:	e794      	b.n	800f194 <_malloc_r+0x20>
 800f26a:	6005      	str	r5, [r0, #0]
 800f26c:	e7d6      	b.n	800f21c <_malloc_r+0xa8>
 800f26e:	bf00      	nop
 800f270:	200019e4 	.word	0x200019e4

0800f274 <__malloc_lock>:
 800f274:	4801      	ldr	r0, [pc, #4]	@ (800f27c <__malloc_lock+0x8>)
 800f276:	f7ff bf0e 	b.w	800f096 <__retarget_lock_acquire_recursive>
 800f27a:	bf00      	nop
 800f27c:	200019dc 	.word	0x200019dc

0800f280 <__malloc_unlock>:
 800f280:	4801      	ldr	r0, [pc, #4]	@ (800f288 <__malloc_unlock+0x8>)
 800f282:	f7ff bf09 	b.w	800f098 <__retarget_lock_release_recursive>
 800f286:	bf00      	nop
 800f288:	200019dc 	.word	0x200019dc

0800f28c <__sfputc_r>:
 800f28c:	6893      	ldr	r3, [r2, #8]
 800f28e:	3b01      	subs	r3, #1
 800f290:	2b00      	cmp	r3, #0
 800f292:	b410      	push	{r4}
 800f294:	6093      	str	r3, [r2, #8]
 800f296:	da08      	bge.n	800f2aa <__sfputc_r+0x1e>
 800f298:	6994      	ldr	r4, [r2, #24]
 800f29a:	42a3      	cmp	r3, r4
 800f29c:	db01      	blt.n	800f2a2 <__sfputc_r+0x16>
 800f29e:	290a      	cmp	r1, #10
 800f2a0:	d103      	bne.n	800f2aa <__sfputc_r+0x1e>
 800f2a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2a6:	f7ff bde8 	b.w	800ee7a <__swbuf_r>
 800f2aa:	6813      	ldr	r3, [r2, #0]
 800f2ac:	1c58      	adds	r0, r3, #1
 800f2ae:	6010      	str	r0, [r2, #0]
 800f2b0:	7019      	strb	r1, [r3, #0]
 800f2b2:	4608      	mov	r0, r1
 800f2b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2b8:	4770      	bx	lr

0800f2ba <__sfputs_r>:
 800f2ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2bc:	4606      	mov	r6, r0
 800f2be:	460f      	mov	r7, r1
 800f2c0:	4614      	mov	r4, r2
 800f2c2:	18d5      	adds	r5, r2, r3
 800f2c4:	42ac      	cmp	r4, r5
 800f2c6:	d101      	bne.n	800f2cc <__sfputs_r+0x12>
 800f2c8:	2000      	movs	r0, #0
 800f2ca:	e007      	b.n	800f2dc <__sfputs_r+0x22>
 800f2cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2d0:	463a      	mov	r2, r7
 800f2d2:	4630      	mov	r0, r6
 800f2d4:	f7ff ffda 	bl	800f28c <__sfputc_r>
 800f2d8:	1c43      	adds	r3, r0, #1
 800f2da:	d1f3      	bne.n	800f2c4 <__sfputs_r+0xa>
 800f2dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f2e0 <_vfiprintf_r>:
 800f2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	460d      	mov	r5, r1
 800f2e6:	b09d      	sub	sp, #116	@ 0x74
 800f2e8:	4614      	mov	r4, r2
 800f2ea:	4698      	mov	r8, r3
 800f2ec:	4606      	mov	r6, r0
 800f2ee:	b118      	cbz	r0, 800f2f8 <_vfiprintf_r+0x18>
 800f2f0:	6a03      	ldr	r3, [r0, #32]
 800f2f2:	b90b      	cbnz	r3, 800f2f8 <_vfiprintf_r+0x18>
 800f2f4:	f7ff fcd8 	bl	800eca8 <__sinit>
 800f2f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f2fa:	07d9      	lsls	r1, r3, #31
 800f2fc:	d405      	bmi.n	800f30a <_vfiprintf_r+0x2a>
 800f2fe:	89ab      	ldrh	r3, [r5, #12]
 800f300:	059a      	lsls	r2, r3, #22
 800f302:	d402      	bmi.n	800f30a <_vfiprintf_r+0x2a>
 800f304:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f306:	f7ff fec6 	bl	800f096 <__retarget_lock_acquire_recursive>
 800f30a:	89ab      	ldrh	r3, [r5, #12]
 800f30c:	071b      	lsls	r3, r3, #28
 800f30e:	d501      	bpl.n	800f314 <_vfiprintf_r+0x34>
 800f310:	692b      	ldr	r3, [r5, #16]
 800f312:	b99b      	cbnz	r3, 800f33c <_vfiprintf_r+0x5c>
 800f314:	4629      	mov	r1, r5
 800f316:	4630      	mov	r0, r6
 800f318:	f7ff fdee 	bl	800eef8 <__swsetup_r>
 800f31c:	b170      	cbz	r0, 800f33c <_vfiprintf_r+0x5c>
 800f31e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f320:	07dc      	lsls	r4, r3, #31
 800f322:	d504      	bpl.n	800f32e <_vfiprintf_r+0x4e>
 800f324:	f04f 30ff 	mov.w	r0, #4294967295
 800f328:	b01d      	add	sp, #116	@ 0x74
 800f32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32e:	89ab      	ldrh	r3, [r5, #12]
 800f330:	0598      	lsls	r0, r3, #22
 800f332:	d4f7      	bmi.n	800f324 <_vfiprintf_r+0x44>
 800f334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f336:	f7ff feaf 	bl	800f098 <__retarget_lock_release_recursive>
 800f33a:	e7f3      	b.n	800f324 <_vfiprintf_r+0x44>
 800f33c:	2300      	movs	r3, #0
 800f33e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f340:	2320      	movs	r3, #32
 800f342:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f346:	f8cd 800c 	str.w	r8, [sp, #12]
 800f34a:	2330      	movs	r3, #48	@ 0x30
 800f34c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f4fc <_vfiprintf_r+0x21c>
 800f350:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f354:	f04f 0901 	mov.w	r9, #1
 800f358:	4623      	mov	r3, r4
 800f35a:	469a      	mov	sl, r3
 800f35c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f360:	b10a      	cbz	r2, 800f366 <_vfiprintf_r+0x86>
 800f362:	2a25      	cmp	r2, #37	@ 0x25
 800f364:	d1f9      	bne.n	800f35a <_vfiprintf_r+0x7a>
 800f366:	ebba 0b04 	subs.w	fp, sl, r4
 800f36a:	d00b      	beq.n	800f384 <_vfiprintf_r+0xa4>
 800f36c:	465b      	mov	r3, fp
 800f36e:	4622      	mov	r2, r4
 800f370:	4629      	mov	r1, r5
 800f372:	4630      	mov	r0, r6
 800f374:	f7ff ffa1 	bl	800f2ba <__sfputs_r>
 800f378:	3001      	adds	r0, #1
 800f37a:	f000 80a7 	beq.w	800f4cc <_vfiprintf_r+0x1ec>
 800f37e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f380:	445a      	add	r2, fp
 800f382:	9209      	str	r2, [sp, #36]	@ 0x24
 800f384:	f89a 3000 	ldrb.w	r3, [sl]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	f000 809f 	beq.w	800f4cc <_vfiprintf_r+0x1ec>
 800f38e:	2300      	movs	r3, #0
 800f390:	f04f 32ff 	mov.w	r2, #4294967295
 800f394:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f398:	f10a 0a01 	add.w	sl, sl, #1
 800f39c:	9304      	str	r3, [sp, #16]
 800f39e:	9307      	str	r3, [sp, #28]
 800f3a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f3a4:	931a      	str	r3, [sp, #104]	@ 0x68
 800f3a6:	4654      	mov	r4, sl
 800f3a8:	2205      	movs	r2, #5
 800f3aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3ae:	4853      	ldr	r0, [pc, #332]	@ (800f4fc <_vfiprintf_r+0x21c>)
 800f3b0:	f7f0 ff36 	bl	8000220 <memchr>
 800f3b4:	9a04      	ldr	r2, [sp, #16]
 800f3b6:	b9d8      	cbnz	r0, 800f3f0 <_vfiprintf_r+0x110>
 800f3b8:	06d1      	lsls	r1, r2, #27
 800f3ba:	bf44      	itt	mi
 800f3bc:	2320      	movmi	r3, #32
 800f3be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f3c2:	0713      	lsls	r3, r2, #28
 800f3c4:	bf44      	itt	mi
 800f3c6:	232b      	movmi	r3, #43	@ 0x2b
 800f3c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f3cc:	f89a 3000 	ldrb.w	r3, [sl]
 800f3d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800f3d2:	d015      	beq.n	800f400 <_vfiprintf_r+0x120>
 800f3d4:	9a07      	ldr	r2, [sp, #28]
 800f3d6:	4654      	mov	r4, sl
 800f3d8:	2000      	movs	r0, #0
 800f3da:	f04f 0c0a 	mov.w	ip, #10
 800f3de:	4621      	mov	r1, r4
 800f3e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3e4:	3b30      	subs	r3, #48	@ 0x30
 800f3e6:	2b09      	cmp	r3, #9
 800f3e8:	d94b      	bls.n	800f482 <_vfiprintf_r+0x1a2>
 800f3ea:	b1b0      	cbz	r0, 800f41a <_vfiprintf_r+0x13a>
 800f3ec:	9207      	str	r2, [sp, #28]
 800f3ee:	e014      	b.n	800f41a <_vfiprintf_r+0x13a>
 800f3f0:	eba0 0308 	sub.w	r3, r0, r8
 800f3f4:	fa09 f303 	lsl.w	r3, r9, r3
 800f3f8:	4313      	orrs	r3, r2
 800f3fa:	9304      	str	r3, [sp, #16]
 800f3fc:	46a2      	mov	sl, r4
 800f3fe:	e7d2      	b.n	800f3a6 <_vfiprintf_r+0xc6>
 800f400:	9b03      	ldr	r3, [sp, #12]
 800f402:	1d19      	adds	r1, r3, #4
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	9103      	str	r1, [sp, #12]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	bfbb      	ittet	lt
 800f40c:	425b      	neglt	r3, r3
 800f40e:	f042 0202 	orrlt.w	r2, r2, #2
 800f412:	9307      	strge	r3, [sp, #28]
 800f414:	9307      	strlt	r3, [sp, #28]
 800f416:	bfb8      	it	lt
 800f418:	9204      	strlt	r2, [sp, #16]
 800f41a:	7823      	ldrb	r3, [r4, #0]
 800f41c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f41e:	d10a      	bne.n	800f436 <_vfiprintf_r+0x156>
 800f420:	7863      	ldrb	r3, [r4, #1]
 800f422:	2b2a      	cmp	r3, #42	@ 0x2a
 800f424:	d132      	bne.n	800f48c <_vfiprintf_r+0x1ac>
 800f426:	9b03      	ldr	r3, [sp, #12]
 800f428:	1d1a      	adds	r2, r3, #4
 800f42a:	681b      	ldr	r3, [r3, #0]
 800f42c:	9203      	str	r2, [sp, #12]
 800f42e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f432:	3402      	adds	r4, #2
 800f434:	9305      	str	r3, [sp, #20]
 800f436:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f50c <_vfiprintf_r+0x22c>
 800f43a:	7821      	ldrb	r1, [r4, #0]
 800f43c:	2203      	movs	r2, #3
 800f43e:	4650      	mov	r0, sl
 800f440:	f7f0 feee 	bl	8000220 <memchr>
 800f444:	b138      	cbz	r0, 800f456 <_vfiprintf_r+0x176>
 800f446:	9b04      	ldr	r3, [sp, #16]
 800f448:	eba0 000a 	sub.w	r0, r0, sl
 800f44c:	2240      	movs	r2, #64	@ 0x40
 800f44e:	4082      	lsls	r2, r0
 800f450:	4313      	orrs	r3, r2
 800f452:	3401      	adds	r4, #1
 800f454:	9304      	str	r3, [sp, #16]
 800f456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f45a:	4829      	ldr	r0, [pc, #164]	@ (800f500 <_vfiprintf_r+0x220>)
 800f45c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f460:	2206      	movs	r2, #6
 800f462:	f7f0 fedd 	bl	8000220 <memchr>
 800f466:	2800      	cmp	r0, #0
 800f468:	d03f      	beq.n	800f4ea <_vfiprintf_r+0x20a>
 800f46a:	4b26      	ldr	r3, [pc, #152]	@ (800f504 <_vfiprintf_r+0x224>)
 800f46c:	bb1b      	cbnz	r3, 800f4b6 <_vfiprintf_r+0x1d6>
 800f46e:	9b03      	ldr	r3, [sp, #12]
 800f470:	3307      	adds	r3, #7
 800f472:	f023 0307 	bic.w	r3, r3, #7
 800f476:	3308      	adds	r3, #8
 800f478:	9303      	str	r3, [sp, #12]
 800f47a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f47c:	443b      	add	r3, r7
 800f47e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f480:	e76a      	b.n	800f358 <_vfiprintf_r+0x78>
 800f482:	fb0c 3202 	mla	r2, ip, r2, r3
 800f486:	460c      	mov	r4, r1
 800f488:	2001      	movs	r0, #1
 800f48a:	e7a8      	b.n	800f3de <_vfiprintf_r+0xfe>
 800f48c:	2300      	movs	r3, #0
 800f48e:	3401      	adds	r4, #1
 800f490:	9305      	str	r3, [sp, #20]
 800f492:	4619      	mov	r1, r3
 800f494:	f04f 0c0a 	mov.w	ip, #10
 800f498:	4620      	mov	r0, r4
 800f49a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f49e:	3a30      	subs	r2, #48	@ 0x30
 800f4a0:	2a09      	cmp	r2, #9
 800f4a2:	d903      	bls.n	800f4ac <_vfiprintf_r+0x1cc>
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d0c6      	beq.n	800f436 <_vfiprintf_r+0x156>
 800f4a8:	9105      	str	r1, [sp, #20]
 800f4aa:	e7c4      	b.n	800f436 <_vfiprintf_r+0x156>
 800f4ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4b0:	4604      	mov	r4, r0
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	e7f0      	b.n	800f498 <_vfiprintf_r+0x1b8>
 800f4b6:	ab03      	add	r3, sp, #12
 800f4b8:	9300      	str	r3, [sp, #0]
 800f4ba:	462a      	mov	r2, r5
 800f4bc:	4b12      	ldr	r3, [pc, #72]	@ (800f508 <_vfiprintf_r+0x228>)
 800f4be:	a904      	add	r1, sp, #16
 800f4c0:	4630      	mov	r0, r6
 800f4c2:	f3af 8000 	nop.w
 800f4c6:	4607      	mov	r7, r0
 800f4c8:	1c78      	adds	r0, r7, #1
 800f4ca:	d1d6      	bne.n	800f47a <_vfiprintf_r+0x19a>
 800f4cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f4ce:	07d9      	lsls	r1, r3, #31
 800f4d0:	d405      	bmi.n	800f4de <_vfiprintf_r+0x1fe>
 800f4d2:	89ab      	ldrh	r3, [r5, #12]
 800f4d4:	059a      	lsls	r2, r3, #22
 800f4d6:	d402      	bmi.n	800f4de <_vfiprintf_r+0x1fe>
 800f4d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f4da:	f7ff fddd 	bl	800f098 <__retarget_lock_release_recursive>
 800f4de:	89ab      	ldrh	r3, [r5, #12]
 800f4e0:	065b      	lsls	r3, r3, #25
 800f4e2:	f53f af1f 	bmi.w	800f324 <_vfiprintf_r+0x44>
 800f4e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4e8:	e71e      	b.n	800f328 <_vfiprintf_r+0x48>
 800f4ea:	ab03      	add	r3, sp, #12
 800f4ec:	9300      	str	r3, [sp, #0]
 800f4ee:	462a      	mov	r2, r5
 800f4f0:	4b05      	ldr	r3, [pc, #20]	@ (800f508 <_vfiprintf_r+0x228>)
 800f4f2:	a904      	add	r1, sp, #16
 800f4f4:	4630      	mov	r0, r6
 800f4f6:	f000 f879 	bl	800f5ec <_printf_i>
 800f4fa:	e7e4      	b.n	800f4c6 <_vfiprintf_r+0x1e6>
 800f4fc:	0800fd70 	.word	0x0800fd70
 800f500:	0800fd7a 	.word	0x0800fd7a
 800f504:	00000000 	.word	0x00000000
 800f508:	0800f2bb 	.word	0x0800f2bb
 800f50c:	0800fd76 	.word	0x0800fd76

0800f510 <_printf_common>:
 800f510:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f514:	4616      	mov	r6, r2
 800f516:	4698      	mov	r8, r3
 800f518:	688a      	ldr	r2, [r1, #8]
 800f51a:	690b      	ldr	r3, [r1, #16]
 800f51c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f520:	4293      	cmp	r3, r2
 800f522:	bfb8      	it	lt
 800f524:	4613      	movlt	r3, r2
 800f526:	6033      	str	r3, [r6, #0]
 800f528:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f52c:	4607      	mov	r7, r0
 800f52e:	460c      	mov	r4, r1
 800f530:	b10a      	cbz	r2, 800f536 <_printf_common+0x26>
 800f532:	3301      	adds	r3, #1
 800f534:	6033      	str	r3, [r6, #0]
 800f536:	6823      	ldr	r3, [r4, #0]
 800f538:	0699      	lsls	r1, r3, #26
 800f53a:	bf42      	ittt	mi
 800f53c:	6833      	ldrmi	r3, [r6, #0]
 800f53e:	3302      	addmi	r3, #2
 800f540:	6033      	strmi	r3, [r6, #0]
 800f542:	6825      	ldr	r5, [r4, #0]
 800f544:	f015 0506 	ands.w	r5, r5, #6
 800f548:	d106      	bne.n	800f558 <_printf_common+0x48>
 800f54a:	f104 0a19 	add.w	sl, r4, #25
 800f54e:	68e3      	ldr	r3, [r4, #12]
 800f550:	6832      	ldr	r2, [r6, #0]
 800f552:	1a9b      	subs	r3, r3, r2
 800f554:	42ab      	cmp	r3, r5
 800f556:	dc26      	bgt.n	800f5a6 <_printf_common+0x96>
 800f558:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f55c:	6822      	ldr	r2, [r4, #0]
 800f55e:	3b00      	subs	r3, #0
 800f560:	bf18      	it	ne
 800f562:	2301      	movne	r3, #1
 800f564:	0692      	lsls	r2, r2, #26
 800f566:	d42b      	bmi.n	800f5c0 <_printf_common+0xb0>
 800f568:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f56c:	4641      	mov	r1, r8
 800f56e:	4638      	mov	r0, r7
 800f570:	47c8      	blx	r9
 800f572:	3001      	adds	r0, #1
 800f574:	d01e      	beq.n	800f5b4 <_printf_common+0xa4>
 800f576:	6823      	ldr	r3, [r4, #0]
 800f578:	6922      	ldr	r2, [r4, #16]
 800f57a:	f003 0306 	and.w	r3, r3, #6
 800f57e:	2b04      	cmp	r3, #4
 800f580:	bf02      	ittt	eq
 800f582:	68e5      	ldreq	r5, [r4, #12]
 800f584:	6833      	ldreq	r3, [r6, #0]
 800f586:	1aed      	subeq	r5, r5, r3
 800f588:	68a3      	ldr	r3, [r4, #8]
 800f58a:	bf0c      	ite	eq
 800f58c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f590:	2500      	movne	r5, #0
 800f592:	4293      	cmp	r3, r2
 800f594:	bfc4      	itt	gt
 800f596:	1a9b      	subgt	r3, r3, r2
 800f598:	18ed      	addgt	r5, r5, r3
 800f59a:	2600      	movs	r6, #0
 800f59c:	341a      	adds	r4, #26
 800f59e:	42b5      	cmp	r5, r6
 800f5a0:	d11a      	bne.n	800f5d8 <_printf_common+0xc8>
 800f5a2:	2000      	movs	r0, #0
 800f5a4:	e008      	b.n	800f5b8 <_printf_common+0xa8>
 800f5a6:	2301      	movs	r3, #1
 800f5a8:	4652      	mov	r2, sl
 800f5aa:	4641      	mov	r1, r8
 800f5ac:	4638      	mov	r0, r7
 800f5ae:	47c8      	blx	r9
 800f5b0:	3001      	adds	r0, #1
 800f5b2:	d103      	bne.n	800f5bc <_printf_common+0xac>
 800f5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5bc:	3501      	adds	r5, #1
 800f5be:	e7c6      	b.n	800f54e <_printf_common+0x3e>
 800f5c0:	18e1      	adds	r1, r4, r3
 800f5c2:	1c5a      	adds	r2, r3, #1
 800f5c4:	2030      	movs	r0, #48	@ 0x30
 800f5c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f5ca:	4422      	add	r2, r4
 800f5cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f5d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f5d4:	3302      	adds	r3, #2
 800f5d6:	e7c7      	b.n	800f568 <_printf_common+0x58>
 800f5d8:	2301      	movs	r3, #1
 800f5da:	4622      	mov	r2, r4
 800f5dc:	4641      	mov	r1, r8
 800f5de:	4638      	mov	r0, r7
 800f5e0:	47c8      	blx	r9
 800f5e2:	3001      	adds	r0, #1
 800f5e4:	d0e6      	beq.n	800f5b4 <_printf_common+0xa4>
 800f5e6:	3601      	adds	r6, #1
 800f5e8:	e7d9      	b.n	800f59e <_printf_common+0x8e>
	...

0800f5ec <_printf_i>:
 800f5ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f5f0:	7e0f      	ldrb	r7, [r1, #24]
 800f5f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f5f4:	2f78      	cmp	r7, #120	@ 0x78
 800f5f6:	4691      	mov	r9, r2
 800f5f8:	4680      	mov	r8, r0
 800f5fa:	460c      	mov	r4, r1
 800f5fc:	469a      	mov	sl, r3
 800f5fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f602:	d807      	bhi.n	800f614 <_printf_i+0x28>
 800f604:	2f62      	cmp	r7, #98	@ 0x62
 800f606:	d80a      	bhi.n	800f61e <_printf_i+0x32>
 800f608:	2f00      	cmp	r7, #0
 800f60a:	f000 80d1 	beq.w	800f7b0 <_printf_i+0x1c4>
 800f60e:	2f58      	cmp	r7, #88	@ 0x58
 800f610:	f000 80b8 	beq.w	800f784 <_printf_i+0x198>
 800f614:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f618:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f61c:	e03a      	b.n	800f694 <_printf_i+0xa8>
 800f61e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f622:	2b15      	cmp	r3, #21
 800f624:	d8f6      	bhi.n	800f614 <_printf_i+0x28>
 800f626:	a101      	add	r1, pc, #4	@ (adr r1, 800f62c <_printf_i+0x40>)
 800f628:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f62c:	0800f685 	.word	0x0800f685
 800f630:	0800f699 	.word	0x0800f699
 800f634:	0800f615 	.word	0x0800f615
 800f638:	0800f615 	.word	0x0800f615
 800f63c:	0800f615 	.word	0x0800f615
 800f640:	0800f615 	.word	0x0800f615
 800f644:	0800f699 	.word	0x0800f699
 800f648:	0800f615 	.word	0x0800f615
 800f64c:	0800f615 	.word	0x0800f615
 800f650:	0800f615 	.word	0x0800f615
 800f654:	0800f615 	.word	0x0800f615
 800f658:	0800f797 	.word	0x0800f797
 800f65c:	0800f6c3 	.word	0x0800f6c3
 800f660:	0800f751 	.word	0x0800f751
 800f664:	0800f615 	.word	0x0800f615
 800f668:	0800f615 	.word	0x0800f615
 800f66c:	0800f7b9 	.word	0x0800f7b9
 800f670:	0800f615 	.word	0x0800f615
 800f674:	0800f6c3 	.word	0x0800f6c3
 800f678:	0800f615 	.word	0x0800f615
 800f67c:	0800f615 	.word	0x0800f615
 800f680:	0800f759 	.word	0x0800f759
 800f684:	6833      	ldr	r3, [r6, #0]
 800f686:	1d1a      	adds	r2, r3, #4
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	6032      	str	r2, [r6, #0]
 800f68c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f690:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f694:	2301      	movs	r3, #1
 800f696:	e09c      	b.n	800f7d2 <_printf_i+0x1e6>
 800f698:	6833      	ldr	r3, [r6, #0]
 800f69a:	6820      	ldr	r0, [r4, #0]
 800f69c:	1d19      	adds	r1, r3, #4
 800f69e:	6031      	str	r1, [r6, #0]
 800f6a0:	0606      	lsls	r6, r0, #24
 800f6a2:	d501      	bpl.n	800f6a8 <_printf_i+0xbc>
 800f6a4:	681d      	ldr	r5, [r3, #0]
 800f6a6:	e003      	b.n	800f6b0 <_printf_i+0xc4>
 800f6a8:	0645      	lsls	r5, r0, #25
 800f6aa:	d5fb      	bpl.n	800f6a4 <_printf_i+0xb8>
 800f6ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f6b0:	2d00      	cmp	r5, #0
 800f6b2:	da03      	bge.n	800f6bc <_printf_i+0xd0>
 800f6b4:	232d      	movs	r3, #45	@ 0x2d
 800f6b6:	426d      	negs	r5, r5
 800f6b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f6bc:	4858      	ldr	r0, [pc, #352]	@ (800f820 <_printf_i+0x234>)
 800f6be:	230a      	movs	r3, #10
 800f6c0:	e011      	b.n	800f6e6 <_printf_i+0xfa>
 800f6c2:	6821      	ldr	r1, [r4, #0]
 800f6c4:	6833      	ldr	r3, [r6, #0]
 800f6c6:	0608      	lsls	r0, r1, #24
 800f6c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f6cc:	d402      	bmi.n	800f6d4 <_printf_i+0xe8>
 800f6ce:	0649      	lsls	r1, r1, #25
 800f6d0:	bf48      	it	mi
 800f6d2:	b2ad      	uxthmi	r5, r5
 800f6d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f6d6:	4852      	ldr	r0, [pc, #328]	@ (800f820 <_printf_i+0x234>)
 800f6d8:	6033      	str	r3, [r6, #0]
 800f6da:	bf14      	ite	ne
 800f6dc:	230a      	movne	r3, #10
 800f6de:	2308      	moveq	r3, #8
 800f6e0:	2100      	movs	r1, #0
 800f6e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f6e6:	6866      	ldr	r6, [r4, #4]
 800f6e8:	60a6      	str	r6, [r4, #8]
 800f6ea:	2e00      	cmp	r6, #0
 800f6ec:	db05      	blt.n	800f6fa <_printf_i+0x10e>
 800f6ee:	6821      	ldr	r1, [r4, #0]
 800f6f0:	432e      	orrs	r6, r5
 800f6f2:	f021 0104 	bic.w	r1, r1, #4
 800f6f6:	6021      	str	r1, [r4, #0]
 800f6f8:	d04b      	beq.n	800f792 <_printf_i+0x1a6>
 800f6fa:	4616      	mov	r6, r2
 800f6fc:	fbb5 f1f3 	udiv	r1, r5, r3
 800f700:	fb03 5711 	mls	r7, r3, r1, r5
 800f704:	5dc7      	ldrb	r7, [r0, r7]
 800f706:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f70a:	462f      	mov	r7, r5
 800f70c:	42bb      	cmp	r3, r7
 800f70e:	460d      	mov	r5, r1
 800f710:	d9f4      	bls.n	800f6fc <_printf_i+0x110>
 800f712:	2b08      	cmp	r3, #8
 800f714:	d10b      	bne.n	800f72e <_printf_i+0x142>
 800f716:	6823      	ldr	r3, [r4, #0]
 800f718:	07df      	lsls	r7, r3, #31
 800f71a:	d508      	bpl.n	800f72e <_printf_i+0x142>
 800f71c:	6923      	ldr	r3, [r4, #16]
 800f71e:	6861      	ldr	r1, [r4, #4]
 800f720:	4299      	cmp	r1, r3
 800f722:	bfde      	ittt	le
 800f724:	2330      	movle	r3, #48	@ 0x30
 800f726:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f72a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f72e:	1b92      	subs	r2, r2, r6
 800f730:	6122      	str	r2, [r4, #16]
 800f732:	f8cd a000 	str.w	sl, [sp]
 800f736:	464b      	mov	r3, r9
 800f738:	aa03      	add	r2, sp, #12
 800f73a:	4621      	mov	r1, r4
 800f73c:	4640      	mov	r0, r8
 800f73e:	f7ff fee7 	bl	800f510 <_printf_common>
 800f742:	3001      	adds	r0, #1
 800f744:	d14a      	bne.n	800f7dc <_printf_i+0x1f0>
 800f746:	f04f 30ff 	mov.w	r0, #4294967295
 800f74a:	b004      	add	sp, #16
 800f74c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f750:	6823      	ldr	r3, [r4, #0]
 800f752:	f043 0320 	orr.w	r3, r3, #32
 800f756:	6023      	str	r3, [r4, #0]
 800f758:	4832      	ldr	r0, [pc, #200]	@ (800f824 <_printf_i+0x238>)
 800f75a:	2778      	movs	r7, #120	@ 0x78
 800f75c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f760:	6823      	ldr	r3, [r4, #0]
 800f762:	6831      	ldr	r1, [r6, #0]
 800f764:	061f      	lsls	r7, r3, #24
 800f766:	f851 5b04 	ldr.w	r5, [r1], #4
 800f76a:	d402      	bmi.n	800f772 <_printf_i+0x186>
 800f76c:	065f      	lsls	r7, r3, #25
 800f76e:	bf48      	it	mi
 800f770:	b2ad      	uxthmi	r5, r5
 800f772:	6031      	str	r1, [r6, #0]
 800f774:	07d9      	lsls	r1, r3, #31
 800f776:	bf44      	itt	mi
 800f778:	f043 0320 	orrmi.w	r3, r3, #32
 800f77c:	6023      	strmi	r3, [r4, #0]
 800f77e:	b11d      	cbz	r5, 800f788 <_printf_i+0x19c>
 800f780:	2310      	movs	r3, #16
 800f782:	e7ad      	b.n	800f6e0 <_printf_i+0xf4>
 800f784:	4826      	ldr	r0, [pc, #152]	@ (800f820 <_printf_i+0x234>)
 800f786:	e7e9      	b.n	800f75c <_printf_i+0x170>
 800f788:	6823      	ldr	r3, [r4, #0]
 800f78a:	f023 0320 	bic.w	r3, r3, #32
 800f78e:	6023      	str	r3, [r4, #0]
 800f790:	e7f6      	b.n	800f780 <_printf_i+0x194>
 800f792:	4616      	mov	r6, r2
 800f794:	e7bd      	b.n	800f712 <_printf_i+0x126>
 800f796:	6833      	ldr	r3, [r6, #0]
 800f798:	6825      	ldr	r5, [r4, #0]
 800f79a:	6961      	ldr	r1, [r4, #20]
 800f79c:	1d18      	adds	r0, r3, #4
 800f79e:	6030      	str	r0, [r6, #0]
 800f7a0:	062e      	lsls	r6, r5, #24
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	d501      	bpl.n	800f7aa <_printf_i+0x1be>
 800f7a6:	6019      	str	r1, [r3, #0]
 800f7a8:	e002      	b.n	800f7b0 <_printf_i+0x1c4>
 800f7aa:	0668      	lsls	r0, r5, #25
 800f7ac:	d5fb      	bpl.n	800f7a6 <_printf_i+0x1ba>
 800f7ae:	8019      	strh	r1, [r3, #0]
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	6123      	str	r3, [r4, #16]
 800f7b4:	4616      	mov	r6, r2
 800f7b6:	e7bc      	b.n	800f732 <_printf_i+0x146>
 800f7b8:	6833      	ldr	r3, [r6, #0]
 800f7ba:	1d1a      	adds	r2, r3, #4
 800f7bc:	6032      	str	r2, [r6, #0]
 800f7be:	681e      	ldr	r6, [r3, #0]
 800f7c0:	6862      	ldr	r2, [r4, #4]
 800f7c2:	2100      	movs	r1, #0
 800f7c4:	4630      	mov	r0, r6
 800f7c6:	f7f0 fd2b 	bl	8000220 <memchr>
 800f7ca:	b108      	cbz	r0, 800f7d0 <_printf_i+0x1e4>
 800f7cc:	1b80      	subs	r0, r0, r6
 800f7ce:	6060      	str	r0, [r4, #4]
 800f7d0:	6863      	ldr	r3, [r4, #4]
 800f7d2:	6123      	str	r3, [r4, #16]
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f7da:	e7aa      	b.n	800f732 <_printf_i+0x146>
 800f7dc:	6923      	ldr	r3, [r4, #16]
 800f7de:	4632      	mov	r2, r6
 800f7e0:	4649      	mov	r1, r9
 800f7e2:	4640      	mov	r0, r8
 800f7e4:	47d0      	blx	sl
 800f7e6:	3001      	adds	r0, #1
 800f7e8:	d0ad      	beq.n	800f746 <_printf_i+0x15a>
 800f7ea:	6823      	ldr	r3, [r4, #0]
 800f7ec:	079b      	lsls	r3, r3, #30
 800f7ee:	d413      	bmi.n	800f818 <_printf_i+0x22c>
 800f7f0:	68e0      	ldr	r0, [r4, #12]
 800f7f2:	9b03      	ldr	r3, [sp, #12]
 800f7f4:	4298      	cmp	r0, r3
 800f7f6:	bfb8      	it	lt
 800f7f8:	4618      	movlt	r0, r3
 800f7fa:	e7a6      	b.n	800f74a <_printf_i+0x15e>
 800f7fc:	2301      	movs	r3, #1
 800f7fe:	4632      	mov	r2, r6
 800f800:	4649      	mov	r1, r9
 800f802:	4640      	mov	r0, r8
 800f804:	47d0      	blx	sl
 800f806:	3001      	adds	r0, #1
 800f808:	d09d      	beq.n	800f746 <_printf_i+0x15a>
 800f80a:	3501      	adds	r5, #1
 800f80c:	68e3      	ldr	r3, [r4, #12]
 800f80e:	9903      	ldr	r1, [sp, #12]
 800f810:	1a5b      	subs	r3, r3, r1
 800f812:	42ab      	cmp	r3, r5
 800f814:	dcf2      	bgt.n	800f7fc <_printf_i+0x210>
 800f816:	e7eb      	b.n	800f7f0 <_printf_i+0x204>
 800f818:	2500      	movs	r5, #0
 800f81a:	f104 0619 	add.w	r6, r4, #25
 800f81e:	e7f5      	b.n	800f80c <_printf_i+0x220>
 800f820:	0800fd81 	.word	0x0800fd81
 800f824:	0800fd92 	.word	0x0800fd92

0800f828 <__sflush_r>:
 800f828:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f82c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f830:	0716      	lsls	r6, r2, #28
 800f832:	4605      	mov	r5, r0
 800f834:	460c      	mov	r4, r1
 800f836:	d454      	bmi.n	800f8e2 <__sflush_r+0xba>
 800f838:	684b      	ldr	r3, [r1, #4]
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	dc02      	bgt.n	800f844 <__sflush_r+0x1c>
 800f83e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f840:	2b00      	cmp	r3, #0
 800f842:	dd48      	ble.n	800f8d6 <__sflush_r+0xae>
 800f844:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f846:	2e00      	cmp	r6, #0
 800f848:	d045      	beq.n	800f8d6 <__sflush_r+0xae>
 800f84a:	2300      	movs	r3, #0
 800f84c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f850:	682f      	ldr	r7, [r5, #0]
 800f852:	6a21      	ldr	r1, [r4, #32]
 800f854:	602b      	str	r3, [r5, #0]
 800f856:	d030      	beq.n	800f8ba <__sflush_r+0x92>
 800f858:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f85a:	89a3      	ldrh	r3, [r4, #12]
 800f85c:	0759      	lsls	r1, r3, #29
 800f85e:	d505      	bpl.n	800f86c <__sflush_r+0x44>
 800f860:	6863      	ldr	r3, [r4, #4]
 800f862:	1ad2      	subs	r2, r2, r3
 800f864:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f866:	b10b      	cbz	r3, 800f86c <__sflush_r+0x44>
 800f868:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f86a:	1ad2      	subs	r2, r2, r3
 800f86c:	2300      	movs	r3, #0
 800f86e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f870:	6a21      	ldr	r1, [r4, #32]
 800f872:	4628      	mov	r0, r5
 800f874:	47b0      	blx	r6
 800f876:	1c43      	adds	r3, r0, #1
 800f878:	89a3      	ldrh	r3, [r4, #12]
 800f87a:	d106      	bne.n	800f88a <__sflush_r+0x62>
 800f87c:	6829      	ldr	r1, [r5, #0]
 800f87e:	291d      	cmp	r1, #29
 800f880:	d82b      	bhi.n	800f8da <__sflush_r+0xb2>
 800f882:	4a2a      	ldr	r2, [pc, #168]	@ (800f92c <__sflush_r+0x104>)
 800f884:	40ca      	lsrs	r2, r1
 800f886:	07d6      	lsls	r6, r2, #31
 800f888:	d527      	bpl.n	800f8da <__sflush_r+0xb2>
 800f88a:	2200      	movs	r2, #0
 800f88c:	6062      	str	r2, [r4, #4]
 800f88e:	04d9      	lsls	r1, r3, #19
 800f890:	6922      	ldr	r2, [r4, #16]
 800f892:	6022      	str	r2, [r4, #0]
 800f894:	d504      	bpl.n	800f8a0 <__sflush_r+0x78>
 800f896:	1c42      	adds	r2, r0, #1
 800f898:	d101      	bne.n	800f89e <__sflush_r+0x76>
 800f89a:	682b      	ldr	r3, [r5, #0]
 800f89c:	b903      	cbnz	r3, 800f8a0 <__sflush_r+0x78>
 800f89e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f8a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f8a2:	602f      	str	r7, [r5, #0]
 800f8a4:	b1b9      	cbz	r1, 800f8d6 <__sflush_r+0xae>
 800f8a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f8aa:	4299      	cmp	r1, r3
 800f8ac:	d002      	beq.n	800f8b4 <__sflush_r+0x8c>
 800f8ae:	4628      	mov	r0, r5
 800f8b0:	f7ff fbf4 	bl	800f09c <_free_r>
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800f8b8:	e00d      	b.n	800f8d6 <__sflush_r+0xae>
 800f8ba:	2301      	movs	r3, #1
 800f8bc:	4628      	mov	r0, r5
 800f8be:	47b0      	blx	r6
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	1c50      	adds	r0, r2, #1
 800f8c4:	d1c9      	bne.n	800f85a <__sflush_r+0x32>
 800f8c6:	682b      	ldr	r3, [r5, #0]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d0c6      	beq.n	800f85a <__sflush_r+0x32>
 800f8cc:	2b1d      	cmp	r3, #29
 800f8ce:	d001      	beq.n	800f8d4 <__sflush_r+0xac>
 800f8d0:	2b16      	cmp	r3, #22
 800f8d2:	d11e      	bne.n	800f912 <__sflush_r+0xea>
 800f8d4:	602f      	str	r7, [r5, #0]
 800f8d6:	2000      	movs	r0, #0
 800f8d8:	e022      	b.n	800f920 <__sflush_r+0xf8>
 800f8da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8de:	b21b      	sxth	r3, r3
 800f8e0:	e01b      	b.n	800f91a <__sflush_r+0xf2>
 800f8e2:	690f      	ldr	r7, [r1, #16]
 800f8e4:	2f00      	cmp	r7, #0
 800f8e6:	d0f6      	beq.n	800f8d6 <__sflush_r+0xae>
 800f8e8:	0793      	lsls	r3, r2, #30
 800f8ea:	680e      	ldr	r6, [r1, #0]
 800f8ec:	bf08      	it	eq
 800f8ee:	694b      	ldreq	r3, [r1, #20]
 800f8f0:	600f      	str	r7, [r1, #0]
 800f8f2:	bf18      	it	ne
 800f8f4:	2300      	movne	r3, #0
 800f8f6:	eba6 0807 	sub.w	r8, r6, r7
 800f8fa:	608b      	str	r3, [r1, #8]
 800f8fc:	f1b8 0f00 	cmp.w	r8, #0
 800f900:	dde9      	ble.n	800f8d6 <__sflush_r+0xae>
 800f902:	6a21      	ldr	r1, [r4, #32]
 800f904:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f906:	4643      	mov	r3, r8
 800f908:	463a      	mov	r2, r7
 800f90a:	4628      	mov	r0, r5
 800f90c:	47b0      	blx	r6
 800f90e:	2800      	cmp	r0, #0
 800f910:	dc08      	bgt.n	800f924 <__sflush_r+0xfc>
 800f912:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f91a:	81a3      	strh	r3, [r4, #12]
 800f91c:	f04f 30ff 	mov.w	r0, #4294967295
 800f920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f924:	4407      	add	r7, r0
 800f926:	eba8 0800 	sub.w	r8, r8, r0
 800f92a:	e7e7      	b.n	800f8fc <__sflush_r+0xd4>
 800f92c:	20400001 	.word	0x20400001

0800f930 <_fflush_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	690b      	ldr	r3, [r1, #16]
 800f934:	4605      	mov	r5, r0
 800f936:	460c      	mov	r4, r1
 800f938:	b913      	cbnz	r3, 800f940 <_fflush_r+0x10>
 800f93a:	2500      	movs	r5, #0
 800f93c:	4628      	mov	r0, r5
 800f93e:	bd38      	pop	{r3, r4, r5, pc}
 800f940:	b118      	cbz	r0, 800f94a <_fflush_r+0x1a>
 800f942:	6a03      	ldr	r3, [r0, #32]
 800f944:	b90b      	cbnz	r3, 800f94a <_fflush_r+0x1a>
 800f946:	f7ff f9af 	bl	800eca8 <__sinit>
 800f94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d0f3      	beq.n	800f93a <_fflush_r+0xa>
 800f952:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f954:	07d0      	lsls	r0, r2, #31
 800f956:	d404      	bmi.n	800f962 <_fflush_r+0x32>
 800f958:	0599      	lsls	r1, r3, #22
 800f95a:	d402      	bmi.n	800f962 <_fflush_r+0x32>
 800f95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f95e:	f7ff fb9a 	bl	800f096 <__retarget_lock_acquire_recursive>
 800f962:	4628      	mov	r0, r5
 800f964:	4621      	mov	r1, r4
 800f966:	f7ff ff5f 	bl	800f828 <__sflush_r>
 800f96a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f96c:	07da      	lsls	r2, r3, #31
 800f96e:	4605      	mov	r5, r0
 800f970:	d4e4      	bmi.n	800f93c <_fflush_r+0xc>
 800f972:	89a3      	ldrh	r3, [r4, #12]
 800f974:	059b      	lsls	r3, r3, #22
 800f976:	d4e1      	bmi.n	800f93c <_fflush_r+0xc>
 800f978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f97a:	f7ff fb8d 	bl	800f098 <__retarget_lock_release_recursive>
 800f97e:	e7dd      	b.n	800f93c <_fflush_r+0xc>

0800f980 <__swhatbuf_r>:
 800f980:	b570      	push	{r4, r5, r6, lr}
 800f982:	460c      	mov	r4, r1
 800f984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f988:	2900      	cmp	r1, #0
 800f98a:	b096      	sub	sp, #88	@ 0x58
 800f98c:	4615      	mov	r5, r2
 800f98e:	461e      	mov	r6, r3
 800f990:	da0d      	bge.n	800f9ae <__swhatbuf_r+0x2e>
 800f992:	89a3      	ldrh	r3, [r4, #12]
 800f994:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f998:	f04f 0100 	mov.w	r1, #0
 800f99c:	bf14      	ite	ne
 800f99e:	2340      	movne	r3, #64	@ 0x40
 800f9a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f9a4:	2000      	movs	r0, #0
 800f9a6:	6031      	str	r1, [r6, #0]
 800f9a8:	602b      	str	r3, [r5, #0]
 800f9aa:	b016      	add	sp, #88	@ 0x58
 800f9ac:	bd70      	pop	{r4, r5, r6, pc}
 800f9ae:	466a      	mov	r2, sp
 800f9b0:	f000 f848 	bl	800fa44 <_fstat_r>
 800f9b4:	2800      	cmp	r0, #0
 800f9b6:	dbec      	blt.n	800f992 <__swhatbuf_r+0x12>
 800f9b8:	9901      	ldr	r1, [sp, #4]
 800f9ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f9be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f9c2:	4259      	negs	r1, r3
 800f9c4:	4159      	adcs	r1, r3
 800f9c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f9ca:	e7eb      	b.n	800f9a4 <__swhatbuf_r+0x24>

0800f9cc <__smakebuf_r>:
 800f9cc:	898b      	ldrh	r3, [r1, #12]
 800f9ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9d0:	079d      	lsls	r5, r3, #30
 800f9d2:	4606      	mov	r6, r0
 800f9d4:	460c      	mov	r4, r1
 800f9d6:	d507      	bpl.n	800f9e8 <__smakebuf_r+0x1c>
 800f9d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f9dc:	6023      	str	r3, [r4, #0]
 800f9de:	6123      	str	r3, [r4, #16]
 800f9e0:	2301      	movs	r3, #1
 800f9e2:	6163      	str	r3, [r4, #20]
 800f9e4:	b003      	add	sp, #12
 800f9e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f9e8:	ab01      	add	r3, sp, #4
 800f9ea:	466a      	mov	r2, sp
 800f9ec:	f7ff ffc8 	bl	800f980 <__swhatbuf_r>
 800f9f0:	9f00      	ldr	r7, [sp, #0]
 800f9f2:	4605      	mov	r5, r0
 800f9f4:	4639      	mov	r1, r7
 800f9f6:	4630      	mov	r0, r6
 800f9f8:	f7ff fbbc 	bl	800f174 <_malloc_r>
 800f9fc:	b948      	cbnz	r0, 800fa12 <__smakebuf_r+0x46>
 800f9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa02:	059a      	lsls	r2, r3, #22
 800fa04:	d4ee      	bmi.n	800f9e4 <__smakebuf_r+0x18>
 800fa06:	f023 0303 	bic.w	r3, r3, #3
 800fa0a:	f043 0302 	orr.w	r3, r3, #2
 800fa0e:	81a3      	strh	r3, [r4, #12]
 800fa10:	e7e2      	b.n	800f9d8 <__smakebuf_r+0xc>
 800fa12:	89a3      	ldrh	r3, [r4, #12]
 800fa14:	6020      	str	r0, [r4, #0]
 800fa16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fa1a:	81a3      	strh	r3, [r4, #12]
 800fa1c:	9b01      	ldr	r3, [sp, #4]
 800fa1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fa22:	b15b      	cbz	r3, 800fa3c <__smakebuf_r+0x70>
 800fa24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa28:	4630      	mov	r0, r6
 800fa2a:	f000 f81d 	bl	800fa68 <_isatty_r>
 800fa2e:	b128      	cbz	r0, 800fa3c <__smakebuf_r+0x70>
 800fa30:	89a3      	ldrh	r3, [r4, #12]
 800fa32:	f023 0303 	bic.w	r3, r3, #3
 800fa36:	f043 0301 	orr.w	r3, r3, #1
 800fa3a:	81a3      	strh	r3, [r4, #12]
 800fa3c:	89a3      	ldrh	r3, [r4, #12]
 800fa3e:	431d      	orrs	r5, r3
 800fa40:	81a5      	strh	r5, [r4, #12]
 800fa42:	e7cf      	b.n	800f9e4 <__smakebuf_r+0x18>

0800fa44 <_fstat_r>:
 800fa44:	b538      	push	{r3, r4, r5, lr}
 800fa46:	4d07      	ldr	r5, [pc, #28]	@ (800fa64 <_fstat_r+0x20>)
 800fa48:	2300      	movs	r3, #0
 800fa4a:	4604      	mov	r4, r0
 800fa4c:	4608      	mov	r0, r1
 800fa4e:	4611      	mov	r1, r2
 800fa50:	602b      	str	r3, [r5, #0]
 800fa52:	f7f2 f8f0 	bl	8001c36 <_fstat>
 800fa56:	1c43      	adds	r3, r0, #1
 800fa58:	d102      	bne.n	800fa60 <_fstat_r+0x1c>
 800fa5a:	682b      	ldr	r3, [r5, #0]
 800fa5c:	b103      	cbz	r3, 800fa60 <_fstat_r+0x1c>
 800fa5e:	6023      	str	r3, [r4, #0]
 800fa60:	bd38      	pop	{r3, r4, r5, pc}
 800fa62:	bf00      	nop
 800fa64:	200019d8 	.word	0x200019d8

0800fa68 <_isatty_r>:
 800fa68:	b538      	push	{r3, r4, r5, lr}
 800fa6a:	4d06      	ldr	r5, [pc, #24]	@ (800fa84 <_isatty_r+0x1c>)
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	4604      	mov	r4, r0
 800fa70:	4608      	mov	r0, r1
 800fa72:	602b      	str	r3, [r5, #0]
 800fa74:	f7f2 f8ef 	bl	8001c56 <_isatty>
 800fa78:	1c43      	adds	r3, r0, #1
 800fa7a:	d102      	bne.n	800fa82 <_isatty_r+0x1a>
 800fa7c:	682b      	ldr	r3, [r5, #0]
 800fa7e:	b103      	cbz	r3, 800fa82 <_isatty_r+0x1a>
 800fa80:	6023      	str	r3, [r4, #0]
 800fa82:	bd38      	pop	{r3, r4, r5, pc}
 800fa84:	200019d8 	.word	0x200019d8

0800fa88 <_sbrk_r>:
 800fa88:	b538      	push	{r3, r4, r5, lr}
 800fa8a:	4d06      	ldr	r5, [pc, #24]	@ (800faa4 <_sbrk_r+0x1c>)
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	4604      	mov	r4, r0
 800fa90:	4608      	mov	r0, r1
 800fa92:	602b      	str	r3, [r5, #0]
 800fa94:	f7f2 f8f8 	bl	8001c88 <_sbrk>
 800fa98:	1c43      	adds	r3, r0, #1
 800fa9a:	d102      	bne.n	800faa2 <_sbrk_r+0x1a>
 800fa9c:	682b      	ldr	r3, [r5, #0]
 800fa9e:	b103      	cbz	r3, 800faa2 <_sbrk_r+0x1a>
 800faa0:	6023      	str	r3, [r4, #0]
 800faa2:	bd38      	pop	{r3, r4, r5, pc}
 800faa4:	200019d8 	.word	0x200019d8

0800faa8 <_init>:
 800faa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800faaa:	bf00      	nop
 800faac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800faae:	bc08      	pop	{r3}
 800fab0:	469e      	mov	lr, r3
 800fab2:	4770      	bx	lr

0800fab4 <_fini>:
 800fab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fab6:	bf00      	nop
 800fab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800faba:	bc08      	pop	{r3}
 800fabc:	469e      	mov	lr, r3
 800fabe:	4770      	bx	lr
