{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "in_latch", "type": "submodule"}, {"id": 7, "content": "arith_stage", "type": "submodule"}, {"id": 8, "content": "res_latch", "type": "submodule"}, {"id": 9, "content": "out_format", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 6, 0, 7, 0, 0, 8, 9], [6, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "subtract", "type": "submodule"}, {"id": 7, "content": "multiply", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 5, 0, 6, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "calculate", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}, {"id": 8, "content": "output_stage", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 5, 0, 6, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "ready", "type": "output port"}, {"id": 7, "content": "fetch", "type": "submodule"}, {"id": 8, "content": "decode", "type": "submodule"}, {"id": 9, "content": "execute", "type": "submodule"}, {"id": 10, "content": "memory", "type": "submodule"}, {"id": 11, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 3, 8, 0, 7, 8, 0, 7, 9, 1, 0, 10, 9, 0, 10, 11, 11], [7, 7, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_data", "type": "input port"}, {"id": 3, "content": "output_data", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "subtract", "type": "submodule"}, {"id": 7, "content": "multiply", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[2, 1, 0, 0, 4, 0, 5, 0, 6, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "opcode", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 3, 6, 0, 5, 7, 0, 0, 8, 9], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "input_stage_inst", "type": "submodule"}, {"id": 7, "content": "decode_stage_inst", "type": "submodule"}, {"id": 8, "content": "execute_stage_inst", "type": "submodule"}, {"id": 9, "content": "post_execute_stage_inst", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 7, 0, 0, 8, 9], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data1", "type": "input port"}, {"id": 3, "content": "data2", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[2, 4, 3], [5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "modify1", "type": "submodule"}, {"id": 6, "content": "modify2", "type": "submodule"}, {"id": 7, "content": "combine", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 4, 0, 5, 0, 6, 5, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "subtract", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 4, 6, 0, 4, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "subtract", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 5, 6, 0, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "valid", "type": "output port"}, {"id": 7, "content": "fetch", "type": "submodule"}, {"id": 8, "content": "decode", "type": "submodule"}, {"id": 9, "content": "execute", "type": "submodule"}, {"id": 10, "content": "memory", "type": "submodule"}, {"id": 11, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 7, 0, 0, 8, 9, 0, 10, 0, 11, 11], [7, 7, 7, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}, {"id": 7, "content": "stage4", "type": "submodule"}, {"id": 8, "content": "stage5", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 8], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector_a", "type": "input port"}, {"id": 3, "content": "vector_b", "type": "input port"}, {"id": 4, "content": "result_vector", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 5, 0, 0, 6, 7, 0, 0, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "pc_initial", "type": "input port"}, {"id": 4, "content": "acc_out", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}, {"id": 10, "content": "pcUpdate", "type": "submodule"}], "connectivity": [[10, 1, 2, 0, 0, 5, 6, 0, 7, 0, 2, 0, 8, 3, 1, 5, 0, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 8, 9, 9, 10, 10, 10, 10, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}], "connectivity": [[2], [3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "operand_A", "type": "input port"}, {"id": 4, "content": "operand_B", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "input_reg", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}], "connectivity": [[0, 4, 1, 2, 3, 0, 6, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in1", "type": "input port"}, {"id": 3, "content": "data_in2", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "FS", "type": "submodule"}, {"id": 7, "content": "DS", "type": "submodule"}, {"id": 8, "content": "ES", "type": "submodule"}, {"id": 9, "content": "MS", "type": "submodule"}, {"id": 10, "content": "WS", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 4, 7, 0, 6, 7, 0, 6, 8, 0, 9, 0, 10], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}, {"id": 9, "content": "stage4", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 7, 0, 9, 0, 8, 9, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 9, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector_a", "type": "input port"}, {"id": 3, "content": "vector_b", "type": "input port"}, {"id": 4, "content": "vector_result", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 0, 5, 6, 0, 7, 0, 0, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_a", "type": "input port"}, {"id": 3, "content": "matrix_b", "type": "input port"}, {"id": 4, "content": "matrix_c", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "mult1", "type": "submodule"}, {"id": 7, "content": "mult2", "type": "submodule"}, {"id": 8, "content": "accumulate", "type": "submodule"}, {"id": 9, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 0, 5, 6, 0, 6, 0, 7, 8, 0, 7, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 8, 8, 9, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "multiply", "type": "submodule"}, {"id": 9, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 3, 0, 6, 0, 6, 0, 6, 0, 8, 7, 9], [5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9, 9, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_input", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "multiply", "type": "submodule"}, {"id": 6, "content": "add", "type": "submodule"}, {"id": 7, "content": "divide", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 5, 0, 6, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "operand_a", "type": "input port"}, {"id": 4, "content": "operand_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "store", "type": "submodule"}, {"id": 10, "content": "output_reg", "type": "submodule"}], "connectivity": [[0, 3, 4, 1, 2, 6, 0, 6, 0, 7, 0, 8, 9, 0, 10, 9, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 9, 9, 10, 10, 10, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in_a", "type": "input port"}, {"id": 3, "content": "data_in_b", "type": "input port"}, {"id": 4, "content": "config_op", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "operate1", "type": "submodule"}, {"id": 8, "content": "operate2", "type": "submodule"}, {"id": 9, "content": "operate3", "type": "submodule"}, {"id": 10, "content": "store", "type": "submodule"}], "connectivity": [[0, 3, 1, 2, 4, 6, 0, 6, 0, 7, 6, 0, 8, 9, 0, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[3, 0, 0, 5, 2, 6, 0, 5, 7, 0, 5, 0, 8, 9], [5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 0, 5, 3, 0, 0, 7, 0, 9], [5, 5, 5, 6, 6, 7, 7, 7, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 7, 6, 0, 7, 9, 0, 8, 9, 0, 8, 10], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "array_a", "type": "input port"}, {"id": 3, "content": "array_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "accumulate", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}, {"id": 9, "content": "output_result", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 5, 0, 6, 0, 7, 0, 0, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "if_stage", "type": "submodule"}, {"id": 5, "content": "id_stage", "type": "submodule"}, {"id": 6, "content": "ex_stage", "type": "submodule"}, {"id": 7, "content": "mem_stage", "type": "submodule"}, {"id": 8, "content": "wb_stage", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 0, 5, 6, 0, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr_mem", "type": "input port"}, {"id": 3, "content": "data_mem", "type": "input port"}, {"id": 4, "content": "alu_result", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 6, 0, 0, 7, 3, 0, 8, 9], [5, 5, 5, 6, 6, 7, 7, 8, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "add", "type": "submodule"}, {"id": 8, "content": "accumulate", "type": "submodule"}, {"id": 9, "content": "output_reg", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5, 0, 0, 6, 8, 0, 7, 0, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "operand_a", "type": "input port"}, {"id": 3, "content": "operand_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "normalize", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5, 0, 6, 0, 0, 7, 8, 0, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "operation", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "multiply", "type": "submodule"}, {"id": 10, "content": "store", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 0, 6, 7, 0, 6, 0, 8, 6, 0, 9, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "out_result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 0, 7, 0, 6, 0, 0, 10, 8, 10, 8], [6, 6, 6, 6, 7, 7, 8, 8, 8, 9, 10, 10, 10, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "opcode", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "ilatch", "type": "submodule"}, {"id": 7, "content": "stage1", "type": "submodule"}, {"id": 8, "content": "stage2", "type": "submodule"}, {"id": 9, "content": "stage3", "type": "submodule"}, {"id": 10, "content": "olatch", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 0, 6, 0, 7, 0, 8, 0, 9, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "output_result", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory_access", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 2, 3, 0, 3, 5, 0, 7, 0, 0, 8, 9], [5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 3, 0, 5, 0, 6, 7, 0, 0, 9, 8], [5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 6, 0, 7, 0, 8, 9, 0, 10, 9, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 9, 9, 10, 10, 10, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "arithmetic", "type": "submodule"}, {"id": 7, "content": "logical", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 5, 0, 5, 0, 6, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "subtract", "type": "submodule"}, {"id": 7, "content": "multiply", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 0, 5, 0, 6, 7], [4, 4, 4, 5, 5, 6, 6, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory_access", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 0, 7, 8, 0, 10, 0, 9, 10, 9], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "fetch", "type": "submodule"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "execute", "type": "submodule"}, {"id": 7, "content": "memory", "type": "submodule"}, {"id": 8, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 2, 1, 4, 0, 0, 5, 0, 6, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "instr_mem", "type": "input port"}, {"id": 3, "content": "data_mem", "type": "input port"}, {"id": 4, "content": "out_data_mem", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "mem_access", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 6, 0, 5, 7, 0, 3, 0, 8, 9], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "control_signal", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory_access", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 0, 5, 0, 6, 7, 0, 8, 0, 9], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "subtract", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 0, 5, 6, 0, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "init_value", "type": "input port"}, {"id": 3, "content": "step_value", "type": "input port"}, {"id": 4, "content": "output_value", "type": "output port"}, {"id": 5, "content": "init", "type": "submodule"}, {"id": 6, "content": "compute", "type": "submodule"}, {"id": 7, "content": "adjust", "type": "submodule"}, {"id": 8, "content": "verify", "type": "submodule"}, {"id": 9, "content": "output_mod", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 0, 3, 0, 6, 7, 0, 0, 8, 9], [5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_input", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "inputSt", "type": "submodule"}, {"id": 5, "content": "addSt", "type": "submodule"}, {"id": 6, "content": "subSt", "type": "submodule"}, {"id": 7, "content": "mulSt", "type": "submodule"}, {"id": 8, "content": "outputSt", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 5, 0, 0, 6, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 0, 6, 0, 7, 8, 0, 0, 9, 10], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "data_c", "type": "input port"}, {"id": 5, "content": "mac_result", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "multiply", "type": "submodule"}, {"id": 8, "content": "accumulate", "type": "submodule"}, {"id": 9, "content": "store", "type": "submodule"}, {"id": 10, "content": "output_st", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 0, 2, 3, 4, 0, 7, 8, 0, 8, 0, 10], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "add", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "subtract", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 0, 5, 6, 0, 7, 0, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "calculate", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[7, 0, 1, 4, 3, 2, 6, 0, 4, 6, 0, 7, 0, 8, 0, 9, 10], [6, 6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 8, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "sum", "type": "output port"}, {"id": 5, "content": "diff", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "add", "type": "submodule"}, {"id": 9, "content": "subtract", "type": "submodule"}, {"id": 10, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 6, 0, 6, 0, 6, 0, 7, 0, 9, 8, 10, 10], [6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 10, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in_a", "type": "input port"}, {"id": 3, "content": "data_in_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "latch", "type": "submodule"}, {"id": 7, "content": "add_sub", "type": "submodule"}, {"id": 8, "content": "multiply", "type": "submodule"}, {"id": 9, "content": "divide", "type": "submodule"}, {"id": 10, "content": "output_stage", "type": "submodule"}], "connectivity": [[0, 3, 1, 4, 2, 4, 0, 6, 0, 6, 0, 6, 9, 0, 7, 8, 10], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 10, 10, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_stream1", "type": "input port"}, {"id": 3, "content": "data_stream2", "type": "input port"}, {"id": 4, "content": "out_stream", "type": "output port"}, {"id": 5, "content": "load1", "type": "submodule"}, {"id": 6, "content": "load2", "type": "submodule"}, {"id": 7, "content": "compute", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}, {"id": 9, "content": "output_mod", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 0, 3, 6, 0, 5, 0, 7, 0, 8, 9], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "execute", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}, {"id": 8, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 4, 5, 0, 6, 0, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec_a", "type": "input port"}, {"id": 3, "content": "vec_b", "type": "input port"}, {"id": 4, "content": "vec_result", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 0, 5, 6, 0, 7, 0, 0, 8, 9], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "memory", "type": "submodule"}, {"id": 9, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 0, 0, 5, 6, 7, 0, 9, 0, 8, 9, 8], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 9, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "inputA", "type": "input port"}, {"id": 4, "content": "inputB", "type": "input port"}, {"id": 5, "content": "outputResult", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 4, 7, 0, 6, 7, 0, 6, 9, 0, 8, 9, 0, 8, 10], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "decode", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "memory", "type": "submodule"}, {"id": 10, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 0, 7, 0, 8, 9, 0, 9], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "fetch", "type": "submodule"}, {"id": 5, "content": "decode", "type": "submodule"}, {"id": 6, "content": "execute", "type": "submodule"}, {"id": 7, "content": "memory", "type": "submodule"}, {"id": 8, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 5, 0, 6, 0, 0, 7, 8], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matA", "type": "input port"}, {"id": 3, "content": "matB", "type": "input port"}, {"id": 4, "content": "result_mat", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "multiply", "type": "submodule"}, {"id": 8, "content": "add", "type": "submodule"}, {"id": 9, "content": "store", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 5, 1, 0, 6, 0, 7, 0, 8, 0, 9], [5, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "control_signals", "type": "output port"}, {"id": 4, "content": "ext_opcode", "type": "submodule"}, {"id": 5, "content": "gen_ctrl", "type": "submodule"}], "connectivity": [[2, 4, 1, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "instruction", "type": "input port"}, {"id": 5, "content": "opcode", "type": "output port"}, {"id": 6, "content": "shifted_operand", "type": "output port"}, {"id": 7, "content": "shifter", "type": "submodule"}], "connectivity": [[4, 0, 2, 1, 3, 4, 7], [7, 7, 7, 7, 7, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "alu_ctrl", "type": "output port"}, {"id": 2, "content": "decoder", "type": "submodule"}], "connectivity": [[0, 2], [2, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "imm_ext", "type": "submodule"}], "connectivity": [[1, 2, 0, 2, 2, 2, 2, 8], [8, 8, 8, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "func_code", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "alu_op", "type": "output port"}, {"id": 5, "content": "fd", "type": "submodule"}, {"id": 6, "content": "od", "type": "submodule"}], "connectivity": [[2, 3, 5, 6], [5, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "instr", "type": "input port"}, {"id": 4, "content": "modified_instr", "type": "output port"}, {"id": 5, "content": "original_instr", "type": "output port"}, {"id": 6, "content": "sp", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 6, 3], [6, 6, 6, 6, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data", "type": "input port"}, {"id": 4, "content": "shift_amt", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "left_shift_inst", "type": "submodule"}, {"id": 7, "content": "right_shift_inst", "type": "submodule"}], "connectivity": [[4, 1, 3, 0, 4, 1, 3, 0, 6, 2, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opcode", "type": "input port"}, {"id": 1, "content": "take_branch", "type": "output port"}, {"id": 2, "content": "branch_type", "type": "output port"}, {"id": 3, "content": "bl", "type": "submodule"}], "connectivity": [[0, 3, 3], [3, 1, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "branch_taken", "type": "input port"}, {"id": 4, "content": "current_pc", "type": "input port"}, {"id": 5, "content": "branch_target", "type": "input port"}, {"id": 6, "content": "next_pc", "type": "output port"}, {"id": 7, "content": "logic_unit", "type": "submodule"}], "connectivity": [[0, 3, 1, 5, 4, 2, 7], [7, 7, 7, 7, 7, 7, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "alu_op", "type": "output port"}, {"id": 4, "content": "mem_read", "type": "output port"}, {"id": 5, "content": "reg_write", "type": "output port"}, {"id": 6, "content": "ad", "type": "submodule"}, {"id": 7, "content": "md", "type": "submodule"}, {"id": 8, "content": "rd", "type": "submodule"}], "connectivity": [[2, 2, 2, 6, 7, 8], [6, 7, 8, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "jump_type", "type": "input port"}, {"id": 4, "content": "pc", "type": "input port"}, {"id": 5, "content": "target", "type": "input port"}, {"id": 6, "content": "new_pc", "type": "output port"}, {"id": 7, "content": "rel_jump", "type": "submodule"}, {"id": 8, "content": "abs_jump", "type": "submodule"}], "connectivity": [[2, 0, 5, 4, 2, 0, 5, 8, 4, 7], [7, 7, 7, 7, 8, 8, 8, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "flag_zero", "type": "input port"}, {"id": 4, "content": "flag_negative", "type": "input port"}, {"id": 5, "content": "branch_taken", "type": "output port"}, {"id": 6, "content": "branch_decider", "type": "submodule"}], "connectivity": [[3, 2, 4, 6], [6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "reg_val1", "type": "input port"}, {"id": 4, "content": "reg_val2", "type": "input port"}, {"id": 5, "content": "branch_taken", "type": "output port"}, {"id": 6, "content": "decoder", "type": "submodule"}, {"id": 7, "content": "comparator", "type": "submodule"}], "connectivity": [[2, 0, 3, 4, 1, 6, 7], [6, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "inst", "type": "input port"}, {"id": 2, "content": "is_branch", "type": "output port"}, {"id": 3, "content": "imm", "type": "output port"}, {"id": 4, "content": "check_opcode", "type": "submodule"}, {"id": 5, "content": "extract_imm", "type": "submodule"}], "connectivity": [[1, 1, 4, 4, 5], [4, 5, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "opcode_mod", "type": "submodule"}, {"id": 10, "content": "rd_mod", "type": "submodule"}, {"id": 11, "content": "funct3_mod", "type": "submodule"}, {"id": 12, "content": "rs1_mod", "type": "submodule"}, {"id": 13, "content": "rs2_mod", "type": "submodule"}, {"id": 14, "content": "imm_mod", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 9, 10, 11, 12, 13, 14], [9, 10, 11, 12, 13, 14, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pc_in", "type": "input port"}, {"id": 3, "content": "inc_en", "type": "input port"}, {"id": 4, "content": "load_en", "type": "input port"}, {"id": 5, "content": "pc_out", "type": "output port"}, {"id": 6, "content": "incr", "type": "submodule"}, {"id": 7, "content": "load", "type": "submodule"}], "connectivity": [[1, 7, 0, 6, 2, 1, 0, 6, 7], [6, 6, 6, 6, 7, 7, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pc", "type": "input port"}, {"id": 3, "content": "offset", "type": "input port"}, {"id": 4, "content": "branch_cond", "type": "input port"}, {"id": 5, "content": "next_pc", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}, {"id": 7, "content": "decision", "type": "submodule"}], "connectivity": [[3, 2, 2, 4, 6, 7], [6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "rs1", "type": "output port"}, {"id": 8, "content": "rs2", "type": "output port"}, {"id": 9, "content": "opcode_dec", "type": "submodule"}, {"id": 10, "content": "funct_dec", "type": "submodule"}], "connectivity": [[2, 2, 9, 10, 10, 2, 2, 2], [9, 10, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "imm_val", "type": "output port"}, {"id": 2, "content": "i_type", "type": "submodule"}, {"id": 3, "content": "s_type", "type": "submodule"}, {"id": 4, "content": "b_type", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 2, 4, 3], [2, 3, 4, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "rd", "type": "output port"}, {"id": 6, "content": "funct3", "type": "output port"}, {"id": 7, "content": "funct7", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}], "connectivity": [[1, 1, 1, 1, 1, 1, 1], [2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "write_en", "type": "input port"}, {"id": 3, "content": "read_en", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "interrupt_en", "type": "output port"}], "connectivity": [[4, 3, 4], [5, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "inst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "funct7", "type": "output port"}, {"id": 5, "content": "opcode_module", "type": "submodule"}, {"id": 6, "content": "funct3_module", "type": "submodule"}, {"id": 7, "content": "funct7_module", "type": "submodule"}], "connectivity": [[1, 1, 1, 5, 6, 7], [5, 6, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "funct3", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "immediate", "type": "output port"}, {"id": 10, "content": "base", "type": "submodule"}, {"id": 11, "content": "fdec", "type": "submodule"}, {"id": 12, "content": "imm_ext", "type": "submodule"}], "connectivity": [[2, 2, 2, 10, 10, 10, 10, 10, 10, 11, 12], [10, 11, 12, 12, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "r_type", "type": "submodule"}, {"id": 9, "content": "i_type", "type": "submodule"}, {"id": 10, "content": "j_type", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 9, 8, 8, 2, 9, 8, 2, 9, 10], [8, 9, 10, 3, 4, 4, 4, 5, 6, 6, 6, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inst", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "src_reg1", "type": "output port"}, {"id": 3, "content": "src_reg2", "type": "output port"}, {"id": 4, "content": "dest_reg", "type": "output port"}, {"id": 5, "content": "immediate", "type": "output port"}, {"id": 6, "content": "op_dec", "type": "submodule"}, {"id": 7, "content": "reg_id", "type": "submodule"}, {"id": 8, "content": "imm_ext", "type": "submodule"}], "connectivity": [[0, 0, 0, 6, 7, 7, 7, 8], [6, 7, 8, 1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "imm", "type": "output port"}, {"id": 9, "content": "imm_gen", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 9], [9, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "immediate_val", "type": "output port"}, {"id": 4, "content": "decoder", "type": "submodule"}], "connectivity": [[2, 1, 0, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "branch_inst_addr", "type": "input port"}, {"id": 4, "content": "new_target_addr", "type": "input port"}, {"id": 5, "content": "predicted_target", "type": "output port"}, {"id": 6, "content": "addr_reg", "type": "submodule"}, {"id": 7, "content": "target_reg", "type": "submodule"}], "connectivity": [[2, 1, 0, 3, 0, 4, 2, 7, 1, 7, 4, 3], [6, 6, 6, 6, 7, 7, 7, 7, 7, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "op_type", "type": "output port"}, {"id": 2, "content": "reg_src1", "type": "output port"}, {"id": 3, "content": "reg_src2", "type": "output port"}, {"id": 4, "content": "reg_dst", "type": "output port"}, {"id": 5, "content": "imm_val", "type": "output port"}, {"id": 6, "content": "decode_opcode", "type": "submodule"}, {"id": 7, "content": "decode_registers", "type": "submodule"}, {"id": 8, "content": "decode_imm", "type": "submodule"}], "connectivity": [[0, 0, 0, 6, 7, 7, 7, 8], [6, 7, 8, 1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "rd_mod", "type": "submodule"}, {"id": 11, "content": "funct3_mod", "type": "submodule"}, {"id": 12, "content": "rs_mod", "type": "submodule"}, {"id": 13, "content": "funct7_mod", "type": "submodule"}, {"id": 14, "content": "imm_mod", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 1, 0, 2, 10, 11, 12, 12, 13, 14], [10, 11, 12, 13, 14, 14, 14, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "core", "type": "submodule"}], "connectivity": [[2, 3, 4, 6], [6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "funct3", "type": "input port"}, {"id": 4, "content": "funct7", "type": "input port"}, {"id": 5, "content": "operation", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "rd", "type": "output port"}, {"id": 9, "content": "op_dec", "type": "submodule"}, {"id": 10, "content": "funct_dec", "type": "submodule"}], "connectivity": [[2, 3, 4, 9, 10, 10, 10], [9, 10, 10, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "rd", "type": "output port"}, {"id": 9, "content": "opcode_unit", "type": "submodule"}, {"id": 10, "content": "funct3_unit", "type": "submodule"}, {"id": 11, "content": "funct7_unit", "type": "submodule"}], "connectivity": [[2, 2, 2, 9, 10, 11, 2, 2, 2], [9, 10, 11, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "is_add", "type": "output port"}, {"id": 2, "content": "is_sub", "type": "output port"}, {"id": 3, "content": "is_and", "type": "output port"}, {"id": 4, "content": "is_or", "type": "output port"}, {"id": 5, "content": "is_xor", "type": "output port"}, {"id": 6, "content": "is_shift", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "func3", "type": "output port"}, {"id": 9, "content": "func7", "type": "output port"}, {"id": 10, "content": "decoders", "type": "submodule"}], "connectivity": [[2, 2, 10, 10, 10, 10, 10, 10], [10, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "format", "type": "input port"}, {"id": 3, "content": "instruction", "type": "input port"}, {"id": 4, "content": "imm_value", "type": "output port"}, {"id": 5, "content": "gen_i", "type": "submodule"}, {"id": 6, "content": "gen_s", "type": "submodule"}, {"id": 7, "content": "gen_b", "type": "submodule"}], "connectivity": [[3, 3, 3, 5, 7, 6], [5, 6, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "instruction", "type": "input port"}, {"id": 4, "content": "current_address", "type": "input port"}, {"id": 5, "content": "flags", "type": "input port"}, {"id": 6, "content": "jump_address", "type": "output port"}, {"id": 7, "content": "take_jump", "type": "output port"}, {"id": 8, "content": "calc", "type": "submodule"}], "connectivity": [[3, 4, 8, 4], [8, 8, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2, 2], [3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "funct3", "type": "output port"}, {"id": 6, "content": "funct7", "type": "output port"}, {"id": 7, "content": "rs1", "type": "output port"}, {"id": 8, "content": "rs2", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "dop", "type": "submodule"}, {"id": 11, "content": "drd", "type": "submodule"}, {"id": 12, "content": "drs1", "type": "submodule"}, {"id": 13, "content": "drs2", "type": "submodule"}, {"id": 14, "content": "df3", "type": "submodule"}, {"id": 15, "content": "df7", "type": "submodule"}, {"id": 16, "content": "dim", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 2, 10, 11, 14, 15, 12, 13, 16], [10, 11, 12, 13, 14, 15, 16, 3, 4, 5, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "inst", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "imm_proc", "type": "submodule"}, {"id": 4, "content": "reg_proc", "type": "submodule"}, {"id": 5, "content": "branch_proc", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 3, 5, 4], [3, 3, 4, 4, 5, 5, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "instr", "type": "input port"}, {"id": 2, "content": "opcode", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "rd", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}, {"id": 7, "content": "funct3", "type": "output port"}, {"id": 8, "content": "funct7", "type": "output port"}, {"id": 9, "content": "opc_dec", "type": "submodule"}, {"id": 10, "content": "f3_dec", "type": "submodule"}, {"id": 11, "content": "f7_dec", "type": "submodule"}], "connectivity": [[1, 1, 1, 9, 1, 1, 1, 1, 10, 11], [9, 10, 11, 2, 3, 4, 5, 6, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "alu_op", "type": "output port"}, {"id": 4, "content": "mem_ctrl", "type": "output port"}, {"id": 5, "content": "branch", "type": "output port"}, {"id": 6, "content": "decoder", "type": "submodule"}], "connectivity": [[2, 6, 6, 6], [6, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "branch_type", "type": "input port"}, {"id": 3, "content": "condition_flags", "type": "input port"}, {"id": 4, "content": "take_branch", "type": "output port"}], "connectivity": [[3], [4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pc", "type": "input port"}, {"id": 3, "content": "branch", "type": "input port"}, {"id": 4, "content": "cond", "type": "input port"}, {"id": 5, "content": "imm", "type": "input port"}, {"id": 6, "content": "next_pc", "type": "output port"}, {"id": 7, "content": "cba", "type": "submodule"}], "connectivity": [[5, 2, 7, 2, 4], [7, 7, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rd", "type": "output port"}, {"id": 5, "content": "rs1", "type": "output port"}, {"id": 6, "content": "rs2", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}], "connectivity": [[2, 2, 2, 2, 2], [3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "funct3", "type": "output port"}, {"id": 5, "content": "funct7", "type": "output port"}, {"id": 6, "content": "rs1", "type": "output port"}, {"id": 7, "content": "rs2", "type": "output port"}, {"id": 8, "content": "rd", "type": "output port"}, {"id": 9, "content": "imm", "type": "output port"}, {"id": 10, "content": "r_type", "type": "submodule"}, {"id": 11, "content": "i_type", "type": "submodule"}, {"id": 12, "content": "s_type", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 11, 10, 11, 12, 10, 12, 10, 11, 10, 2, 12, 11], [10, 11, 12, 3, 4, 5, 5, 5, 6, 6, 6, 7, 7, 8, 8, 9, 9, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "imm_sel", "type": "input port"}, {"id": 2, "content": "imm", "type": "output port"}, {"id": 3, "content": "i_type", "type": "submodule"}, {"id": 4, "content": "s_type", "type": "submodule"}, {"id": 5, "content": "b_type", "type": "submodule"}], "connectivity": [[0, 0, 0, 1, 5, 3, 4], [3, 4, 5, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "inst", "type": "input port"}, {"id": 3, "content": "zero_flag", "type": "input port"}, {"id": 4, "content": "neg_flag", "type": "input port"}, {"id": 5, "content": "take_branch", "type": "output port"}, {"id": 6, "content": "cmp", "type": "submodule"}, {"id": 7, "content": "dir", "type": "submodule"}], "connectivity": [[3, 2, 4, 2, 7, 6], [6, 6, 6, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "zero_flag", "type": "input port"}, {"id": 2, "content": "negative_flag", "type": "input port"}, {"id": 3, "content": "take_branch", "type": "output port"}, {"id": 4, "content": "branch_type", "type": "output port"}, {"id": 5, "content": "beq_dec", "type": "submodule"}, {"id": 6, "content": "bne_dec", "type": "submodule"}, {"id": 7, "content": "blt_dec", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 0, 6, 7, 5, 0], [5, 5, 6, 6, 7, 7, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "funct3", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "imm", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0, 0], [1, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "is_arithmetic", "type": "output port"}, {"id": 3, "content": "reg_write_en", "type": "output port"}, {"id": 4, "content": "mem_access", "type": "output port"}, {"id": 5, "content": "check1", "type": "submodule"}], "connectivity": [[0, 0, 5, 0, 0], [5, 1, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "imm", "type": "output port"}, {"id": 6, "content": "op_dec", "type": "submodule"}, {"id": 7, "content": "reg_dec", "type": "submodule"}, {"id": 8, "content": "imm_dec", "type": "submodule"}], "connectivity": [[0, 0, 0, 6, 6, 7, 7, 7, 8], [6, 7, 8, 8, 1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instruction", "type": "input port"}, {"id": 3, "content": "immediate", "type": "output port"}, {"id": 4, "content": "i_dec", "type": "submodule"}, {"id": 5, "content": "s_dec", "type": "submodule"}, {"id": 6, "content": "b_dec", "type": "submodule"}, {"id": 7, "content": "u_dec", "type": "submodule"}, {"id": 8, "content": "j_dec", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 2, 2, 4, 6, 7, 8, 5], [4, 5, 6, 7, 8, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "jump_type", "type": "input port"}, {"id": 3, "content": "pc", "type": "input port"}, {"id": 4, "content": "immediate", "type": "input port"}, {"id": 5, "content": "reg_value", "type": "input port"}, {"id": 6, "content": "jump_en", "type": "output port"}, {"id": 7, "content": "jump_addr", "type": "output port"}, {"id": 8, "content": "dj", "type": "submodule"}, {"id": 9, "content": "ij", "type": "submodule"}], "connectivity": [[3, 4, 5, 8, 9], [8, 8, 9, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instruction", "type": "input port"}, {"id": 1, "content": "alu_op", "type": "output port"}, {"id": 2, "content": "mem_read", "type": "output port"}, {"id": 3, "content": "mem_write", "type": "output port"}, {"id": 4, "content": "branch", "type": "output port"}, {"id": 5, "content": "jump", "type": "output port"}, {"id": 6, "content": "alu_ctrl", "type": "submodule"}], "connectivity": [[0, 6, 0, 0, 0, 0], [6, 1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inst", "type": "input port"}, {"id": 1, "content": "alu_op", "type": "output port"}, {"id": 2, "content": "reg_write_en", "type": "output port"}, {"id": 3, "content": "mem_read", "type": "output port"}, {"id": 4, "content": "mem_write", "type": "output port"}, {"id": 5, "content": "op_dec", "type": "submodule"}, {"id": 6, "content": "f_dec", "type": "submodule"}, {"id": 7, "content": "ctrl_unit", "type": "submodule"}], "connectivity": [[0, 0, 5, 0, 6, 7, 7, 7], [5, 6, 6, 7, 1, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr", "type": "input port"}, {"id": 3, "content": "opcode", "type": "output port"}, {"id": 4, "content": "rs1", "type": "output port"}, {"id": 5, "content": "rs2", "type": "output port"}, {"id": 6, "content": "rd", "type": "output port"}, {"id": 7, "content": "imm", "type": "output port"}, {"id": 8, "content": "decode_unit", "type": "submodule"}, {"id": 9, "content": "imm_gen", "type": "submodule"}], "connectivity": [[2, 8, 2, 8, 8, 8, 8, 9], [8, 9, 9, 3, 4, 5, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "instr", "type": "input port"}, {"id": 1, "content": "opcode", "type": "output port"}, {"id": 2, "content": "rd", "type": "output port"}, {"id": 3, "content": "rs1", "type": "output port"}, {"id": 4, "content": "rs2", "type": "output port"}, {"id": 5, "content": "imm", "type": "output port"}, {"id": 6, "content": "type_flag", "type": "output port"}], "connectivity": [[0, 0, 0, 0, 0], [1, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "ready", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_input_weighting", "type": "submodule"}, {"id": 7, "content": "u_accumulation_control", "type": "submodule"}, {"id": 8, "content": "u_output_module", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 6, 7, 0, 1, 8, 8], [6, 7, 7, 7, 7, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_control", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 7, 4, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "multiplicand", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "accumulate_en", "type": "input port"}, {"id": 5, "content": "ready_out", "type": "output port"}, {"id": 6, "content": "accumulated_result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_counter", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 7, 4, 0, 1, 9, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "operation", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_processing", "type": "submodule"}, {"id": 7, "content": "u_output_reg", "type": "submodule"}], "connectivity": [[3, 4, 2, 6, 0, 1, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_val", "type": "input port"}, {"id": 3, "content": "process", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_multiplier", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 5, 1, 3, 0, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[2, 6, 0, 1, 3, 7, 6], [6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_arithmetic", "type": "submodule"}, {"id": 8, "content": "u_overflow_detection", "type": "submodule"}, {"id": 9, "content": "u_result_register", "type": "submodule"}], "connectivity": [[3, 2, 4, 7, 1, 7, 0, 8, 9], [7, 7, 7, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "trigger_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_input_buffer", "type": "submodule"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 0, 3, 1, 5, 2, 0, 3, 1, 6, 7], [5, 5, 5, 5, 6, 6, 7, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}], "connectivity": [[5, 3, 6, 5, 3, 6, 5, 6], [5, 5, 5, 6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_shift", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[2, 3, 7, 0, 1, 4, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "N", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "sum_out", "type": "output port"}, {"id": 7, "content": "u_input_counter", "type": "submodule"}, {"id": 8, "content": "u_data_accumulator", "type": "submodule"}, {"id": 9, "content": "u_output_control", "type": "submodule"}], "connectivity": [[4, 1, 0, 3, 7, 0, 2, 1, 7, 0, 1, 9, 8], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "in_a", "type": "input port"}, {"id": 3, "content": "in_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "accum_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 7, 4, 8, 9, 8], [7, 7, 8, 8, 8, 8, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "in_a", "type": "input port"}, {"id": 3, "content": "in_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_control", "type": "submodule"}], "connectivity": [[3, 2, 7, 0, 1, 9, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "ready", "type": "output port"}, {"id": 5, "content": "result_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}, {"id": 8, "content": "u_control", "type": "submodule"}], "connectivity": [[2, 6, 0, 1, 8, 3, 0, 1, 7, 8, 7], [6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "enable_shift", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_counter", "type": "submodule"}, {"id": 8, "content": "u_data_accumulator", "type": "submodule"}, {"id": 9, "content": "u_output_control", "type": "submodule"}], "connectivity": [[0, 1, 8, 3, 0, 2, 4, 1, 3, 0, 1, 8, 9, 9], [7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "coeff", "type": "input port"}, {"id": 5, "content": "acc_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 4, 1, 6, 0, 2, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_shift_module", "type": "submodule"}, {"id": 6, "content": "u_accumulator_module", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 5, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_stream1", "type": "input port"}, {"id": 2, "content": "rst_stream2", "type": "input port"}, {"id": 3, "content": "rst_stream3", "type": "input port"}, {"id": 4, "content": "valid_stream1", "type": "input port"}, {"id": 5, "content": "valid_stream2", "type": "input port"}, {"id": 6, "content": "valid_stream3", "type": "input port"}, {"id": 7, "content": "data_stream1", "type": "input port"}, {"id": 8, "content": "data_stream2", "type": "input port"}, {"id": 9, "content": "data_stream3", "type": "input port"}, {"id": 10, "content": "valid_out_stream1", "type": "output port"}, {"id": 11, "content": "valid_out_stream2", "type": "output port"}, {"id": 12, "content": "valid_out_stream3", "type": "output port"}, {"id": 13, "content": "sum_stream1", "type": "output port"}, {"id": 14, "content": "sum_stream2", "type": "output port"}, {"id": 15, "content": "sum_stream3", "type": "output port"}, {"id": 16, "content": "sa1", "type": "submodule"}, {"id": 17, "content": "sa2", "type": "submodule"}, {"id": 18, "content": "sa3", "type": "submodule"}], "connectivity": [[4, 7, 1, 0, 2, 0, 5, 8, 9, 0, 6, 3, 16, 17, 18, 16, 17, 18], [16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 10, 11, 12, 13, 14, 15]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "bcd_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "sum_out", "type": "output port"}, {"id": 6, "content": "u_bcd_counter", "type": "submodule"}, {"id": 7, "content": "u_bcd_accumulator", "type": "submodule"}, {"id": 8, "content": "u_bcd_valid_output", "type": "submodule"}], "connectivity": [[6, 0, 1, 3, 0, 1, 2, 3, 6, 0, 1, 8, 7], [6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_accumulation_control", "type": "submodule"}, {"id": 7, "content": "u_data_accumulator", "type": "submodule"}], "connectivity": [[0, 1, 3, 6, 0, 2, 1, 6, 7], [6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "ready_out", "type": "output port"}, {"id": 5, "content": "acc_out", "type": "output port"}, {"id": 6, "content": "u_bitwise_and", "type": "submodule"}, {"id": 7, "content": "u_operation_counter", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 3, 0, 1, 6, 7, 8], [6, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in_a", "type": "input port"}, {"id": 3, "content": "data_in_b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "clear_accum", "type": "input port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 7, 0, 5, 1, 4, 8], [7, 7, 8, 8, 8, 8, 8, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "multiplicand", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 4, 0, 1, 7, 8, 8], [7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "add_sub", "type": "input port"}, {"id": 4, "content": "sum_out", "type": "output port"}, {"id": 5, "content": "u_control_logic", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 5, 6], [5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "valid_out", "type": "output port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_counter", "type": "submodule"}, {"id": 7, "content": "u_shift_add", "type": "submodule"}, {"id": 8, "content": "u_overflow_detect", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[8, 0, 1, 3, 0, 2, 8, 1, 3, 7, 0, 1, 8, 0, 6, 8, 1, 3, 9, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 9, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_operation_module", "type": "submodule"}, {"id": 8, "content": "u_accumulator_module", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 7, 4, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "trigger", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_multiplier", "type": "submodule"}, {"id": 6, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 0, 3, 1, 5, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "latency", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "u_pipeline_controller", "type": "submodule"}, {"id": 7, "content": "u_data_accumulator", "type": "submodule"}], "connectivity": [[1, 0, 3, 6, 0, 2, 1, 7, 6, 3], [6, 6, 6, 7, 7, 7, 7, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "carry_in", "type": "input port"}, {"id": 5, "content": "load", "type": "input port"}, {"id": 6, "content": "carry_out", "type": "output port"}, {"id": 7, "content": "accu_out", "type": "output port"}, {"id": 8, "content": "u_multiplier", "type": "submodule"}, {"id": 9, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 8, 0, 5, 1, 4, 9, 9], [8, 8, 9, 9, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "accu_out", "type": "output port"}, {"id": 5, "content": "u_shift_module", "type": "submodule"}, {"id": 6, "content": "u_accumulation_module", "type": "submodule"}], "connectivity": [[3, 2, 0, 1, 5, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "input_a", "type": "input port"}, {"id": 3, "content": "input_b", "type": "input port"}, {"id": 4, "content": "clear_accum", "type": "input port"}, {"id": 5, "content": "accumulated_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 6, 0, 4, 1, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "acc_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 6, 1, 0, 7, 7], [6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "input_a", "type": "input port"}, {"id": 3, "content": "input_b", "type": "input port"}, {"id": 4, "content": "load", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 0, 1, 6, 4, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in1", "type": "input port"}, {"id": 3, "content": "valid_in1", "type": "input port"}, {"id": 4, "content": "data_in2", "type": "input port"}, {"id": 5, "content": "valid_in2", "type": "input port"}, {"id": 6, "content": "valid_out", "type": "output port"}, {"id": 7, "content": "combined_data_out", "type": "output port"}, {"id": 8, "content": "accu1", "type": "submodule"}, {"id": 9, "content": "accu2", "type": "submodule"}], "connectivity": [[3, 1, 0, 2, 0, 1, 5, 4, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u_accumulator", "type": "submodule"}, {"id": 6, "content": "u_shift_control", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 1, 5, 3, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "valid_in", "type": "input port"}, {"id": 4, "content": "operation_select", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "result_out", "type": "output port"}, {"id": 7, "content": "u_operation_counter", "type": "submodule"}, {"id": 8, "content": "u_arithmetic_operation", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[0, 1, 7, 3, 0, 2, 1, 3, 4, 7, 0, 1, 7, 3, 9, 8], [7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "input_a", "type": "input port"}, {"id": 4, "content": "input_b", "type": "input port"}, {"id": 5, "content": "result_ready", "type": "output port"}, {"id": 6, "content": "accu_result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_result_ready_module", "type": "submodule"}], "connectivity": [[3, 4, 2, 0, 1, 7, 9, 8], [7, 7, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "factor", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_control", "type": "submodule"}], "connectivity": [[2, 3, 7, 0, 1, 9, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_valid_output", "type": "submodule"}], "connectivity": [[2, 3, 7, 0, 1, 4, 0, 1, 4, 9, 8], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "op", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_arithmetic_unit", "type": "submodule"}, {"id": 7, "content": "u_control_unit", "type": "submodule"}], "connectivity": [[7, 2, 4, 1, 6, 0, 3, 7], [6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "op_a", "type": "input port"}, {"id": 3, "content": "op_b", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 4, 0, 1, 6, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "fp_data_in", "type": "input port"}, {"id": 3, "content": "enable_accum", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "data_valid", "type": "output port"}, {"id": 6, "content": "u_fp_adder", "type": "submodule"}, {"id": 7, "content": "u_accumulate_control", "type": "submodule"}], "connectivity": [[7, 0, 1, 2, 0, 3, 1, 6, 7, 7], [6, 6, 6, 6, 7, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "modulus", "type": "input port"}, {"id": 4, "content": "valid_in", "type": "input port"}, {"id": 5, "content": "valid_out", "type": "output port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_input_control", "type": "submodule"}, {"id": 8, "content": "u_accumulation", "type": "submodule"}, {"id": 9, "content": "u_output_control", "type": "submodule"}], "connectivity": [[4, 0, 2, 1, 3, 4, 0, 1, 7, 4, 8, 9, 9], [7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "coeff", "type": "input port"}, {"id": 5, "content": "acc_enable", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 4, 1, 5, 7, 0, 8], [7, 7, 7, 8, 8, 8, 8, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "reset_accum", "type": "input port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "accu_out", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[2, 3, 0, 7, 3, 1, 4, 8, 8], [7, 7, 8, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "multiplier", "type": "input port"}, {"id": 4, "content": "multiplicand", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "u_multiplier", "type": "submodule"}, {"id": 7, "content": "u_accumulator", "type": "submodule"}], "connectivity": [[3, 4, 2, 0, 1, 6, 7], [6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_ready", "type": "input port"}, {"id": 4, "content": "reset_acc", "type": "input port"}, {"id": 5, "content": "output_enable", "type": "input port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "u_data_register", "type": "submodule"}, {"id": 8, "content": "u_accumulator", "type": "submodule"}, {"id": 9, "content": "u_output_control", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 1, 7, 0, 8, 1, 0, 5, 9], [7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_sel", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "overflow_flag", "type": "output port"}, {"id": 6, "content": "result_out", "type": "output port"}, {"id": 7, "content": "u_control_unit", "type": "submodule"}, {"id": 8, "content": "u_accumulation_unit", "type": "submodule"}], "connectivity": [[3, 0, 4, 2, 1, 7, 0, 1, 7, 8], [7, 7, 7, 7, 7, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_ctrl", "type": "input port"}, {"id": 4, "content": "enable", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "complete", "type": "output port"}, {"id": 7, "content": "u_shift_module", "type": "submodule"}, {"id": 8, "content": "u_accumulator_module", "type": "submodule"}, {"id": 9, "content": "u_count_and_complete_module", "type": "submodule"}], "connectivity": [[3, 2, 4, 7, 0, 1, 4, 0, 1, 8, 9], [7, 7, 8, 8, 8, 8, 9, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "divisible", "type": "output port"}, {"id": 3, "content": "mod_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 3], [3, 3, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_parity_Y", "type": "output port"}, {"id": 3, "content": "X_even", "type": "output port"}, {"id": 4, "content": "Y_even", "type": "output port"}, {"id": 5, "content": "X_parity_check", "type": "submodule"}, {"id": 6, "content": "Y_parity_check", "type": "submodule"}], "connectivity": [[0, 1, 6, 5, 5, 6], [5, 6, 2, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp_0", "type": "submodule"}, {"id": 6, "content": "comp_1", "type": "submodule"}, {"id": 7, "content": "comp_2", "type": "submodule"}, {"id": 8, "content": "comp_3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 8, 7, 6, 5, 7, 8, 5, 6, 8, 7, 6, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater", "type": "output port"}, {"id": 3, "content": "X_equal", "type": "output port"}, {"id": 4, "content": "X_less", "type": "output port"}, {"id": 5, "content": "high_inst", "type": "submodule"}, {"id": 6, "content": "low_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 6, 5, 6, 5, 6], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_mag_greater", "type": "output port"}, {"id": 3, "content": "A_mag_equal", "type": "output port"}, {"id": 4, "content": "A_mag_less", "type": "output port"}, {"id": 5, "content": "abs_A_inst", "type": "submodule"}, {"id": 6, "content": "abs_B_inst", "type": "submodule"}], "connectivity": [[0, 1, 5, 6, 5, 6, 5, 6], [5, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 5, 8, 7, 6, 5, 8, 6, 7, 5, 8], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_max", "type": "output port"}, {"id": 3, "content": "B_max", "type": "output port"}, {"id": 4, "content": "Equal", "type": "output port"}, {"id": 5, "content": "upper_comp", "type": "submodule"}, {"id": 6, "content": "lower_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 6, 5, 6, 5, 6, 5], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "sign_cmp", "type": "submodule"}, {"id": 6, "content": "magn_cmp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 6, 5, 6, 5, 6, 5], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_exclusive", "type": "output port"}, {"id": 3, "content": "xor_inst", "type": "submodule"}, {"id": 4, "content": "nor_inst", "type": "submodule"}], "connectivity": [[0, 1, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "A_equal", "type": "output port"}, {"id": 5, "content": "A_greater", "type": "output port"}, {"id": 6, "content": "A_less", "type": "output port"}, {"id": 7, "content": "mult", "type": "submodule"}, {"id": 8, "content": "eq_comp", "type": "submodule"}, {"id": 9, "content": "mag_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 7, 2, 8, 2, 2, 9, 2, 9], [7, 7, 8, 8, 9, 9, 3, 3, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 5, 8, 7, 6, 5, 8, 7, 7, 5, 8, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Min", "type": "output port"}, {"id": 3, "content": "Max", "type": "output port"}, {"id": 4, "content": "comp_inst", "type": "submodule"}, {"id": 5, "content": "mux_min", "type": "submodule"}, {"id": 6, "content": "mux_max", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 4, 1, 0, 5, 6], [4, 4, 5, 5, 5, 6, 6, 6, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp_inst", "type": "submodule"}], "connectivity": [[1, 0, 5, 5, 5], [5, 5, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "cmp0", "type": "submodule"}, {"id": 6, "content": "cmp1", "type": "submodule"}, {"id": 7, "content": "cmp2", "type": "submodule"}, {"id": 8, "content": "cmp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 8, 7, 5, 6, 7, 8, 5, 6, 8, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater", "type": "output port"}, {"id": 3, "content": "X_equal", "type": "output port"}, {"id": 4, "content": "X_less", "type": "output port"}, {"id": 5, "content": "high_cmp", "type": "submodule"}, {"id": 6, "content": "low_cmp", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 6, 5, 6, 5, 6], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 6, 8, 5, 7, 6, 8, 5, 7, 6, 8, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 8, 7, 5, 6, 8, 7, 5, 6, 8, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 8, 5, 6, 7, 8, 5, 6, 7, 8, 5, 6, 7], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 6, 8, 5, 7, 5, 8, 6, 7, 5, 8, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp3", "type": "submodule"}, {"id": 6, "content": "comp2", "type": "submodule"}, {"id": 7, "content": "comp1", "type": "submodule"}, {"id": 8, "content": "comp0", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 5, 7, 8, 6, 5, 7, 8, 6, 5, 7, 8], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "hi_comp", "type": "submodule"}, {"id": 6, "content": "lo_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 6, 6, 5, 5, 6], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Product", "type": "output port"}, {"id": 3, "content": "pp_gen", "type": "submodule"}, {"id": 4, "content": "reducer", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "bc_inst", "type": "submodule"}, {"id": 6, "content": "zd_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 6, 5], [5, 5, 6, 6, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "low", "type": "input port"}, {"id": 3, "content": "high", "type": "input port"}, {"id": 4, "content": "within_range", "type": "output port"}, {"id": 5, "content": "lower_range", "type": "submodule"}, {"id": 6, "content": "upper_range", "type": "submodule"}], "connectivity": [[0, 1, 2, 3, 1, 3, 2, 0, 5, 6], [5, 5, 5, 5, 6, 6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "slice0", "type": "submodule"}, {"id": 6, "content": "slice1", "type": "submodule"}, {"id": 7, "content": "slice2", "type": "submodule"}, {"id": 8, "content": "slice3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 8, 6, 7, 5, 8, 6, 7, 5, 8, 6, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp_3", "type": "submodule"}, {"id": 6, "content": "comp_2", "type": "submodule"}, {"id": 7, "content": "comp_1", "type": "submodule"}, {"id": 8, "content": "comp_0", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 8, 7, 6, 6, 8, 7, 5, 7, 5, 8, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 6, 5, 8, 7, 6, 5, 8, 8, 7, 6, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "mag_comp", "type": "submodule"}], "connectivity": [[1, 0, 5, 1, 0, 1, 0, 5, 1, 0], [5, 5, 2, 2, 2, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater_than_Y", "type": "output port"}, {"id": 3, "content": "X_equal_to_Y", "type": "output port"}, {"id": 4, "content": "X_less_than_Y", "type": "output port"}, {"id": 5, "content": "Magnitude_difference", "type": "output port"}, {"id": 6, "content": "compare_inst", "type": "submodule"}, {"id": 7, "content": "diff_calc_XY", "type": "submodule"}, {"id": 8, "content": "diff_calc_YX", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 6, 6, 6, 6, 7, 8], [6, 6, 7, 7, 8, 8, 2, 3, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp_high", "type": "submodule"}, {"id": 6, "content": "comp_low", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 1, 6, 0, 5, 1, 6, 0, 5, 1, 6, 0], [5, 5, 6, 6, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "cmp0", "type": "submodule"}, {"id": 6, "content": "cmp1", "type": "submodule"}, {"id": 7, "content": "cmp2", "type": "submodule"}, {"id": 8, "content": "cmp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 8, 5, 6, 8, 5, 7, 6, 7, 8, 5, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "slice0", "type": "submodule"}, {"id": 6, "content": "slice1", "type": "submodule"}, {"id": 7, "content": "slice2", "type": "submodule"}, {"id": 8, "content": "slice3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 5, 8, 7, 6, 5, 8, 7, 6, 5, 8, 7], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "low", "type": "input port"}, {"id": 1, "content": "value", "type": "input port"}, {"id": 2, "content": "high", "type": "input port"}, {"id": 3, "content": "in_range", "type": "output port"}, {"id": 4, "content": "gt_inst", "type": "submodule"}, {"id": 5, "content": "lt_inst", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 5, 4], [4, 4, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "subtraction", "type": "submodule"}, {"id": 6, "content": "equality", "type": "submodule"}, {"id": 7, "content": "greater", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 7, 6, 5], [5, 5, 6, 6, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "abs_A", "type": "submodule"}, {"id": 6, "content": "abs_B", "type": "submodule"}, {"id": 7, "content": "comp", "type": "submodule"}], "connectivity": [[0, 1, 6, 5, 7, 7, 7], [5, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "mag_compare", "type": "submodule"}, {"id": 6, "content": "sign_compare", "type": "submodule"}], "connectivity": [[1, 0, 5, 1, 0, 6, 6, 6], [5, 5, 6, 6, 6, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_equal_B", "type": "output port"}, {"id": 3, "content": "eq_check0", "type": "submodule"}, {"id": 4, "content": "eq_check1", "type": "submodule"}, {"id": 5, "content": "eq_check2", "type": "submodule"}, {"id": 6, "content": "eq_check3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 4, 5, 6, 3], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "count", "type": "output port"}, {"id": 2, "content": "u0", "type": "submodule"}, {"id": 3, "content": "u1", "type": "submodule"}, {"id": 4, "content": "u2", "type": "submodule"}, {"id": 5, "content": "u3", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 4, 3, 2, 5], [2, 3, 4, 5, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "mag_comp1", "type": "submodule"}, {"id": 6, "content": "mag_comp2", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 1, 6, 0, 5, 1, 6, 0, 5, 1, 6, 0], [5, 5, 6, 6, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "eq_inst", "type": "submodule"}, {"id": 5, "content": "gt_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "zero_inst", "type": "submodule"}, {"id": 6, "content": "magnitude_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 6, 5, 5, 6], [5, 5, 6, 6, 2, 2, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "higher_cmp", "type": "submodule"}, {"id": 6, "content": "lower_cmp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 6, 6, 6], [5, 5, 6, 6, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "abs_A_module", "type": "submodule"}, {"id": 6, "content": "abs_B_module", "type": "submodule"}], "connectivity": [[0, 1, 6, 5, 6, 5, 6, 5], [5, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Max", "type": "output port"}, {"id": 3, "content": "Min", "type": "output port"}, {"id": 4, "content": "upper_comp", "type": "submodule"}, {"id": 5, "content": "lower_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 1, 5, 0, 5, 1, 4, 0], [4, 4, 5, 5, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 6, 7, 8, 5, 6, 7, 8, 6, 8, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "are_equal", "type": "output port"}, {"id": 3, "content": "eq_part0", "type": "submodule"}, {"id": 4, "content": "eq_part1", "type": "submodule"}, {"id": 5, "content": "eq_part2", "type": "submodule"}, {"id": 6, "content": "eq_part3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 3, 5, 4, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 8, 5, 7, 6, 8, 6, 7, 5, 8, 5, 7, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp3", "type": "submodule"}, {"id": 6, "content": "comp2", "type": "submodule"}, {"id": 7, "content": "comp1", "type": "submodule"}, {"id": 8, "content": "comp0", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 8, 6, 7, 5, 8, 6, 7, 5, 8, 6, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_is_pow2_less", "type": "output port"}, {"id": 3, "content": "sub_inst", "type": "submodule"}, {"id": 4, "content": "pow2_check", "type": "submodule"}], "connectivity": [[0, 1, 3, 4, 0, 1], [3, 3, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "lower_comparator", "type": "submodule"}, {"id": 6, "content": "higher_comparator", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 6, 5, 6, 5, 6, 5], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_equal_Y", "type": "output port"}, {"id": 3, "content": "X_exclusive_Y", "type": "output port"}, {"id": 4, "content": "eq_inst", "type": "submodule"}, {"id": 5, "content": "exc_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "high_comp", "type": "submodule"}, {"id": 6, "content": "low_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 6, 5, 6, 5, 6], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater", "type": "output port"}, {"id": 3, "content": "X_equal", "type": "output port"}, {"id": 4, "content": "X_less", "type": "output port"}, {"id": 5, "content": "sc_inst", "type": "submodule"}, {"id": 6, "content": "mc_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 6, 5, 6, 5, 6, 5], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "sub_inst", "type": "submodule"}], "connectivity": [[1, 0, 5, 5, 5], [5, 5, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater", "type": "output port"}, {"id": 3, "content": "X_equal", "type": "output port"}, {"id": 4, "content": "X_less", "type": "output port"}, {"id": 5, "content": "comp3", "type": "submodule"}, {"id": 6, "content": "comp2", "type": "submodule"}, {"id": 7, "content": "comp1", "type": "submodule"}, {"id": 8, "content": "comp0", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 5, 8, 6, 7, 5, 8, 6, 5, 8, 6, 7], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "X_greater", "type": "output port"}, {"id": 3, "content": "X_equal", "type": "output port"}, {"id": 4, "content": "X_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 6, 5, 8, 7, 6, 5, 8, 7, 6, 5, 8], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "seg0", "type": "submodule"}, {"id": 6, "content": "seg1", "type": "submodule"}, {"id": 7, "content": "seg2", "type": "submodule"}, {"id": 8, "content": "seg3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 8, 7, 6, 5, 8, 7, 6, 5, 8, 7, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_exclusive", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp_inst", "type": "submodule"}, {"id": 6, "content": "excl_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 5, 0, 5, 6, 5], [5, 5, 6, 6, 6, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 6, 8, 5, 7, 6, 8, 5, 7, 6, 8, 5], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "sc", "type": "submodule"}, {"id": 6, "content": "mc", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 6, 5, 6, 5, 6, 5], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}, {"id": 9, "content": "enc", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 8, 5, 7, 9, 9, 9], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9, 9, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 8, 7, 6, 5, 8, 7, 6, 5, 8, 7, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "mag_comp", "type": "submodule"}], "connectivity": [[1, 0, 5, 1, 0, 5, 1, 0, 5, 1, 0], [5, 5, 2, 2, 2, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "high_comp", "type": "submodule"}, {"id": 6, "content": "low_comp", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 6, 5, 6, 5, 6], [5, 5, 6, 6, 2, 2, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "extend_A", "type": "submodule"}, {"id": 6, "content": "extend_B", "type": "submodule"}, {"id": 7, "content": "compare_inst", "type": "submodule"}], "connectivity": [[0, 1, 6, 5, 7, 7, 7], [5, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 7, 5, 6, 8, 7, 5, 8, 6, 8, 7, 5, 6], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "A_greater", "type": "output port"}, {"id": 3, "content": "A_equal", "type": "output port"}, {"id": 4, "content": "A_less", "type": "output port"}, {"id": 5, "content": "comp0", "type": "submodule"}, {"id": 6, "content": "comp1", "type": "submodule"}, {"id": 7, "content": "comp2", "type": "submodule"}, {"id": 8, "content": "comp3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 7, 6, 8, 5, 7, 6, 8, 5, 7, 6, 8], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}], "connectivity": [[0, 2, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "sl_module", "type": "submodule"}, {"id": 4, "content": "sr_module", "type": "submodule"}, {"id": 5, "content": "out_mux", "type": "submodule"}], "connectivity": [[0, 0, 3, 0, 1, 4, 5], [3, 4, 5, 5, 5, 5, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_type", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "left_shifter", "type": "submodule"}, {"id": 6, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 3, 1, 2, 3, 5, 0, 6, 1], [5, 5, 6, 6, 6, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "lin_shift", "type": "submodule"}, {"id": 5, "content": "circ_shift", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "data_out", "type": "output port"}], "connectivity": [[0], [1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0, 2, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "out", "type": "output port"}], "connectivity": [[0], [1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "data_out", "type": "output port"}], "connectivity": [[0], [1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "left_shifter", "type": "submodule"}, {"id": 5, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 2, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "s_left", "type": "submodule"}, {"id": 4, "content": "s_right", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 1, 4], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "data_out", "type": "output port"}, {"id": 2, "content": "swap15_0", "type": "submodule"}, {"id": 3, "content": "swap14_1", "type": "submodule"}, {"id": 4, "content": "swap13_2", "type": "submodule"}, {"id": 5, "content": "swap12_3", "type": "submodule"}, {"id": 6, "content": "swap11_4", "type": "submodule"}, {"id": 7, "content": "swap10_5", "type": "submodule"}, {"id": 8, "content": "swap9_6", "type": "submodule"}, {"id": 9, "content": "swap8_7", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 0, 0, 0, 0, 4, 8, 0, 2, 7, 9, 3, 6, 5], [2, 3, 4, 5, 6, 7, 8, 9, 1, 1, 1, 1, 1, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1, 2], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "overflow", "type": "output port"}], "connectivity": [[0, 1, 0, 1], [2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "shift_left_inst", "type": "submodule"}, {"id": 4, "content": "shift_right_inst", "type": "submodule"}, {"id": 5, "content": "rotate_right_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 3, 0, 4, 5], [3, 3, 4, 4, 5, 5, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}], "connectivity": [[2, 0, 1, 1, 2, 4, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mem", "type": "input port"}, {"id": 1, "content": "shift_left", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "s1", "type": "submodule"}, {"id": 4, "content": "s2", "type": "submodule"}, {"id": 5, "content": "s3", "type": "submodule"}, {"id": 6, "content": "s4", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 1, 4, 5, 1, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mem_data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "lsm", "type": "submodule"}, {"id": 5, "content": "rsm", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "sl", "type": "submodule"}, {"id": 4, "content": "sr", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 4, 1], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "ls", "type": "submodule"}, {"id": 4, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 1, 4], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amount", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0, 2, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "data_out", "type": "output port"}], "connectivity": [[0], [1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_ctrl", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[2, 1], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "left_shifter", "type": "submodule"}, {"id": 5, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 2, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s1", "type": "submodule"}, {"id": 5, "content": "s2", "type": "submodule"}, {"id": 6, "content": "s3", "type": "submodule"}, {"id": 7, "content": "s4", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 1, 2, 5, 1, 2, 1, 6, 2, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_left", "type": "input port"}, {"id": 2, "content": "shift_right", "type": "input port"}, {"id": 3, "content": "shift_amount", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}, {"id": 8, "content": "s4", "type": "submodule"}], "connectivity": [[1, 0, 3, 2, 5, 1, 3, 2, 6, 1, 3, 2, 1, 7, 2, 3, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "direction", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}], "connectivity": [[0, 2, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_val", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}, {"id": 3, "content": "left_module", "type": "submodule"}, {"id": 4, "content": "right_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 4, 3], [3, 3, 4, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "ctrl", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "overflow", "type": "output port"}], "connectivity": [[0, 0], [2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "valid_bits", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}], "connectivity": [[1, 0, 2, 3], [4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "lshifter", "type": "submodule"}, {"id": 5, "content": "rshifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shifted_data", "type": "output port"}, {"id": 3, "content": "sft_left", "type": "submodule"}, {"id": 4, "content": "sft_right", "type": "submodule"}, {"id": 5, "content": "mux", "type": "submodule"}], "connectivity": [[0, 0, 3, 1, 4, 5], [3, 4, 5, 5, 5, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shifted_data", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 2, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "inputS", "type": "submodule"}, {"id": 5, "content": "processingS", "type": "submodule"}, {"id": 6, "content": "outputS", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "opcode", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "s1", "type": "submodule"}, {"id": 7, "content": "s2", "type": "submodule"}, {"id": 8, "content": "s3", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 0, 6, 7, 1, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_input", "type": "submodule"}, {"id": 7, "content": "u_arithmetic", "type": "submodule"}, {"id": 8, "content": "u_output", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 0, 6, 0, 7, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "execute", "type": "submodule"}, {"id": 8, "content": "writeback", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 0, 7, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 1, 0, 6, 7, 1, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matA", "type": "input port"}, {"id": 3, "content": "matB", "type": "input port"}, {"id": 4, "content": "result_mat", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "add", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 5, 0, 6, 0, 7], [5, 5, 5, 5, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 5, 0, 6], [4, 4, 4, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "input1", "type": "input port"}, {"id": 4, "content": "input2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[4, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr_mem", "type": "input port"}, {"id": 3, "content": "data_mem", "type": "input port"}, {"id": 4, "content": "out_reg", "type": "output port"}, {"id": 5, "content": "fetch", "type": "submodule"}, {"id": 6, "content": "decode", "type": "submodule"}, {"id": 7, "content": "expand", "type": "submodule"}, {"id": 8, "content": "execute", "type": "submodule"}, {"id": 9, "content": "optimize", "type": "submodule"}, {"id": 10, "content": "mem_access", "type": "submodule"}, {"id": 11, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 0, 6, 0, 7, 0, 8, 9, 0, 3, 0, 10, 11], [5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_input1", "type": "input port"}, {"id": 3, "content": "data_input2", "type": "input port"}, {"id": 4, "content": "operation", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "IS", "type": "submodule"}, {"id": 7, "content": "AS", "type": "submodule"}, {"id": 8, "content": "SS", "type": "submodule"}, {"id": 9, "content": "MS", "type": "submodule"}, {"id": 10, "content": "DS", "type": "submodule"}, {"id": 11, "content": "OS", "type": "submodule"}, {"id": 12, "content": "CS", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 6, 0, 6, 0, 6, 0, 6, 0, 6, 0, 7, 10, 9, 8, 6, 0, 11], [6, 6, 6, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 11, 11, 11, 11, 12, 12, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "compute", "type": "submodule"}, {"id": 6, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 1, 0, 1, 5, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "IS", "type": "submodule"}, {"id": 7, "content": "OS", "type": "submodule"}, {"id": 8, "content": "OUTS", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 1, 6, 0, 1, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "num1", "type": "input port"}, {"id": 3, "content": "num2", "type": "input port"}, {"id": 4, "content": "op_sel", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "IS", "type": "submodule"}, {"id": 7, "content": "CS", "type": "submodule"}, {"id": 8, "content": "OS", "type": "submodule"}], "connectivity": [[4, 0, 1, 2, 3, 1, 0, 6, 1, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "prep_stage", "type": "submodule"}, {"id": 5, "content": "comp_stage", "type": "submodule"}, {"id": 6, "content": "post_stage", "type": "submodule"}, {"id": 7, "content": "output_stage", "type": "submodule"}], "connectivity": [[0, 2, 1, 4, 0, 1, 0, 1, 5, 0, 1, 6, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_A", "type": "input port"}, {"id": 3, "content": "matrix_B", "type": "input port"}, {"id": 4, "content": "result_matrix", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "add", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 0, 5, 6, 0, 7], [5, 5, 5, 5, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 3, 1, 6, 0, 7, 1, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "operand_a", "type": "input port"}, {"id": 3, "content": "operand_b", "type": "input port"}, {"id": 4, "content": "operation", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "IS", "type": "submodule"}, {"id": 7, "content": "AS", "type": "submodule"}, {"id": 8, "content": "OS", "type": "submodule"}], "connectivity": [[0, 2, 3, 1, 4, 0, 6, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "opcode", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "IN_STAGE", "type": "submodule"}, {"id": 7, "content": "PARSE_STAGE", "type": "submodule"}, {"id": 8, "content": "OUT_STAGE", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 0, 6, 0, 7, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "input_stage_inst", "type": "submodule"}, {"id": 5, "content": "processing_stage_inst", "type": "submodule"}, {"id": 6, "content": "output_stage_inst", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 1, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "if_stage", "type": "submodule"}, {"id": 7, "content": "ao_stage", "type": "submodule"}, {"id": 8, "content": "wb_stage", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector1", "type": "input port"}, {"id": 3, "content": "vector2", "type": "input port"}, {"id": 4, "content": "operation", "type": "input port"}, {"id": 5, "content": "result_vector", "type": "output port"}, {"id": 6, "content": "load", "type": "submodule"}, {"id": 7, "content": "compute", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 4, 6, 0, 7, 0, 8], [6, 6, 6, 6, 7, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_a", "type": "input port"}, {"id": 3, "content": "matrix_b", "type": "input port"}, {"id": 4, "content": "result_matrix", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "compute", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 5, 0, 5, 0, 6, 7], [5, 5, 5, 5, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector_a", "type": "input port"}, {"id": 3, "content": "vector_b", "type": "input port"}, {"id": 4, "content": "vector_res", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "add", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 5, 0, 0, 6, 7], [5, 5, 5, 5, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_stream1", "type": "input port"}, {"id": 3, "content": "data_stream2", "type": "input port"}, {"id": 4, "content": "result_stream", "type": "output port"}, {"id": 5, "content": "and1", "type": "submodule"}, {"id": 6, "content": "or1", "type": "submodule"}, {"id": 7, "content": "xor1", "type": "submodule"}], "connectivity": [[2, 1, 0, 3, 2, 1, 5, 0, 6, 1, 0, 3, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "fetch", "type": "submodule"}, {"id": 7, "content": "arithmetic", "type": "submodule"}, {"id": 8, "content": "store", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 1, 6, 0, 7, 1, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[4, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_A", "type": "input port"}, {"id": 3, "content": "matrix_B", "type": "input port"}, {"id": 4, "content": "product_matrix", "type": "output port"}, {"id": 5, "content": "LS", "type": "submodule"}, {"id": 6, "content": "MAS", "type": "submodule"}, {"id": 7, "content": "WB", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 5, 0, 0, 6, 7], [5, 5, 5, 5, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "output_res", "type": "output port"}], "connectivity": [[3, 2], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "compute", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 5, 0, 6, 0, 7], [5, 5, 5, 5, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "inputstage", "type": "submodule"}, {"id": 8, "content": "processingstage", "type": "submodule"}, {"id": 9, "content": "outputstage", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 7, 0, 0, 8, 9, 9], [7, 7, 7, 7, 7, 8, 8, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "square", "type": "submodule"}, {"id": 5, "content": "increment", "type": "submodule"}, {"id": 6, "content": "double", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "ctrl", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 3, 2, 4, 0, 6, 0, 7, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "instr_mem", "type": "input port"}, {"id": 3, "content": "reg_file", "type": "input port"}, {"id": 4, "content": "res_reg_file", "type": "output port"}, {"id": 5, "content": "FS", "type": "submodule"}, {"id": 6, "content": "DS", "type": "submodule"}, {"id": 7, "content": "IS", "type": "submodule"}, {"id": 8, "content": "ES", "type": "submodule"}, {"id": 9, "content": "MS", "type": "submodule"}, {"id": 10, "content": "WS", "type": "submodule"}, {"id": 11, "content": "CS", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 6, 0, 3, 7, 0, 8, 0, 9, 0, 6, 10, 0, 11], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 11, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}], "connectivity": [[2], [3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in1", "type": "input port"}, {"id": 3, "content": "data_in2", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}, {"id": 7, "content": "multiplier", "type": "submodule"}, {"id": 8, "content": "subtractor", "type": "submodule"}], "connectivity": [[2, 1, 0, 3, 1, 6, 0, 3, 1, 7, 0, 3, 8], [6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "arith_res", "type": "output port"}, {"id": 6, "content": "bit_res", "type": "output port"}, {"id": 7, "content": "ips", "type": "submodule"}, {"id": 8, "content": "as", "type": "submodule"}, {"id": 9, "content": "bs", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 7, 0, 7, 0, 8, 9], [7, 7, 7, 7, 7, 8, 8, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "pixel_in", "type": "input port"}, {"id": 3, "content": "pixel_out", "type": "output port"}, {"id": 4, "content": "fetch", "type": "submodule"}, {"id": 5, "content": "buffer1", "type": "submodule"}, {"id": 6, "content": "compute1", "type": "submodule"}, {"id": 7, "content": "buffer2", "type": "submodule"}, {"id": 8, "content": "compute2", "type": "submodule"}, {"id": 9, "content": "buffer3", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 0, 0, 5, 6, 0, 0, 7, 8, 0, 9], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "i_stage", "type": "submodule"}, {"id": 7, "content": "c_stage", "type": "submodule"}, {"id": 8, "content": "o_stage", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 1, 0, 6, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "array1", "type": "input port"}, {"id": 3, "content": "array2", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "ls", "type": "submodule"}, {"id": 6, "content": "ms", "type": "submodule"}, {"id": 7, "content": "as", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5, 0, 1, 7, 0, 6, 7], [5, 5, 5, 5, 6, 6, 7, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_a", "type": "input port"}, {"id": 3, "content": "matrix_b", "type": "input port"}, {"id": 4, "content": "result_matrix", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "compute", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 1, 5, 0, 6, 0, 7], [5, 5, 5, 5, 6, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector1", "type": "input port"}, {"id": 3, "content": "vector2", "type": "input port"}, {"id": 4, "content": "result_vector", "type": "output port"}, {"id": 5, "content": "ls", "type": "submodule"}, {"id": 6, "content": "cs", "type": "submodule"}, {"id": 7, "content": "ss", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 5, 0, 1, 6, 0, 7], [5, 5, 5, 5, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "matrix_a", "type": "input port"}, {"id": 3, "content": "matrix_b", "type": "input port"}, {"id": 4, "content": "matrix_res", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "compute", "type": "submodule"}, {"id": 7, "content": "store", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 5, 1, 0, 6, 1, 0, 7], [5, 5, 5, 5, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "out_mem", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "compute", "type": "submodule"}, {"id": 6, "content": "store", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[3, 2], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "operand_a", "type": "input port"}, {"id": 3, "content": "operand_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "XOR", "type": "submodule"}, {"id": 6, "content": "AND", "type": "submodule"}, {"id": 7, "content": "RESULT", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 2, 5, 0, 1, 6, 0, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "opcode", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "INPUT_STAGE", "type": "submodule"}, {"id": 7, "content": "COMPUTE_STAGE", "type": "submodule"}, {"id": 8, "content": "OUTPUT_STAGE", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 0, 6, 0, 7, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "AS", "type": "submodule"}, {"id": 5, "content": "MS", "type": "submodule"}, {"id": 6, "content": "OS", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 1, 0, 0, 5, 6], [4, 4, 4, 5, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_data", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "output_data", "type": "output port"}, {"id": 5, "content": "fetch_stage", "type": "submodule"}, {"id": 6, "content": "arith_stage", "type": "submodule"}, {"id": 7, "content": "store_stage", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 1, 5, 0, 6, 1, 0, 7], [5, 5, 5, 5, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "opcode", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "FS", "type": "submodule"}, {"id": 6, "content": "ES", "type": "submodule"}, {"id": 7, "content": "WS", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 5, 3, 0, 6, 7], [5, 5, 5, 6, 6, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "ls", "type": "submodule"}, {"id": 7, "content": "cs", "type": "submodule"}, {"id": 8, "content": "ss", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 6, 0, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "input_a", "type": "input port"}, {"id": 4, "content": "input_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[3, 4], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[4, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_input", "type": "input port"}, {"id": 3, "content": "data_output", "type": "output port"}, {"id": 4, "content": "load", "type": "submodule"}, {"id": 5, "content": "process", "type": "submodule"}, {"id": 6, "content": "output_stage", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 1, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "op_code", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "valid", "type": "output port"}, {"id": 7, "content": "stage1", "type": "submodule"}, {"id": 8, "content": "stage2", "type": "submodule"}, {"id": 9, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 3, 0, 7, 0, 8, 9, 9], [7, 7, 7, 7, 7, 8, 8, 9, 9, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5, 1, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "operand_a", "type": "input port"}, {"id": 3, "content": "operand_b", "type": "input port"}, {"id": 4, "content": "product", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "stage0", "type": "submodule"}, {"id": 7, "content": "stage1", "type": "submodule"}, {"id": 8, "content": "stage2", "type": "submodule"}, {"id": 9, "content": "stage3", "type": "submodule"}, {"id": 10, "content": "stage4", "type": "submodule"}, {"id": 11, "content": "stage5", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 0, 5, 0, 6, 0, 7, 0, 8, 9, 0, 6, 8, 7, 10, 0, 11], [5, 5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 10, 10, 11, 11, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "in_a", "type": "input port"}, {"id": 3, "content": "in_b", "type": "input port"}, {"id": 4, "content": "mode", "type": "input port"}, {"id": 5, "content": "out", "type": "output port"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 0, 6, 1, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "A", "type": "input port"}, {"id": 3, "content": "B", "type": "input port"}, {"id": 4, "content": "C", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "m_stage", "type": "submodule"}, {"id": 7, "content": "a_stage", "type": "submodule"}, {"id": 8, "content": "o_stage", "type": "submodule"}], "connectivity": [[1, 3, 0, 2, 4, 1, 6, 0, 7, 0, 8], [6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "load", "type": "submodule"}, {"id": 6, "content": "multiply", "type": "submodule"}, {"id": 7, "content": "output_reg", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 0, 5, 1, 6, 0, 7], [5, 5, 5, 5, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_a", "type": "input port"}, {"id": 3, "content": "data_b", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 4, 3, 2, 0, 6, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 1, 5, 0, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "IS", "type": "submodule"}, {"id": 5, "content": "AS", "type": "submodule"}, {"id": 6, "content": "SS", "type": "submodule"}, {"id": 7, "content": "MS", "type": "submodule"}, {"id": 8, "content": "DS", "type": "submodule"}, {"id": 9, "content": "OS", "type": "submodule"}, {"id": 10, "content": "WS", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 5, 0, 0, 6, 7, 0, 8, 0, 9, 0, 10, 9, 10], [4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "en", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "num1_real", "type": "input port"}, {"id": 5, "content": "num1_imag", "type": "input port"}, {"id": 6, "content": "num2_real", "type": "input port"}, {"id": 7, "content": "num2_imag", "type": "input port"}, {"id": 8, "content": "result_real", "type": "output port"}, {"id": 9, "content": "result_imag", "type": "output port"}], "connectivity": [[6, 4, 5, 7], [8, 8, 9, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "operand1", "type": "input port"}, {"id": 4, "content": "operand2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[4, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_mem", "type": "input port"}, {"id": 3, "content": "out_data_mem", "type": "output port"}, {"id": 4, "content": "fetch", "type": "submodule"}, {"id": 5, "content": "execute", "type": "submodule"}, {"id": 6, "content": "writeback", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 5, 0, 6], [4, 4, 4, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 5, 0, 6], [4, 4, 4, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "cs", "type": "submodule"}, {"id": 6, "content": "ss", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 4, 5, 0, 6], [4, 4, 4, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_a", "type": "input port"}, {"id": 3, "content": "input_b", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}], "connectivity": [[2, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "data_a", "type": "input port"}, {"id": 4, "content": "data_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 3, 0, 6, 7, 0, 8], [6, 6, 6, 6, 6, 7, 7, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 8, 5, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "SUB0", "type": "submodule"}, {"id": 6, "content": "SUB1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "block0", "type": "submodule"}, {"id": 6, "content": "block1", "type": "submodule"}, {"id": 7, "content": "block2", "type": "submodule"}, {"id": 8, "content": "block3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 2, 6, 0, 2, 1, 5, 6, 0, 7, 2, 1, 5, 6, 7, 2, 8, 5, 6, 7, 2, 8, 5], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "CSLA0", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder0", "type": "submodule"}, {"id": 7, "content": "upper_adder1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 7, 5, 6, 5, 7, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "carry0", "type": "submodule"}, {"id": 6, "content": "carry1", "type": "submodule"}, {"id": 7, "content": "carry2", "type": "submodule"}, {"id": 8, "content": "carry3", "type": "submodule"}, {"id": 9, "content": "carry4", "type": "submodule"}, {"id": 10, "content": "carry5", "type": "submodule"}, {"id": 11, "content": "carry6", "type": "submodule"}, {"id": 12, "content": "carry7", "type": "submodule"}, {"id": 13, "content": "mux0", "type": "submodule"}, {"id": 14, "content": "mux0_c", "type": "submodule"}, {"id": 15, "content": "mux1", "type": "submodule"}, {"id": 16, "content": "mux1_c", "type": "submodule"}, {"id": 17, "content": "mux2", "type": "submodule"}, {"id": 18, "content": "mux2_c", "type": "submodule"}, {"id": 19, "content": "mux3", "type": "submodule"}, {"id": 20, "content": "mux3_c", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 6, 5, 6, 5, 7, 8, 14, 7, 14, 8, 16, 9, 10, 10, 9, 16, 18, 12, 11, 18, 12, 11, 15, 13, 17, 19, 20], [5, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20, 20, 20, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "rca0", "type": "submodule"}, {"id": 6, "content": "csa1", "type": "submodule"}, {"id": 7, "content": "csa2", "type": "submodule"}, {"id": 8, "content": "csa3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 5, 7, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla0", "type": "submodule"}, {"id": 6, "content": "cla1", "type": "submodule"}, {"id": 7, "content": "cla2", "type": "submodule"}, {"id": 8, "content": "cla3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_block0", "type": "submodule"}, {"id": 6, "content": "lower_block1", "type": "submodule"}, {"id": 7, "content": "upper_block0", "type": "submodule"}, {"id": 8, "content": "upper_block1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 0, 1, 6, 0, 1, 7, 2, 5, 6, 8, 7, 5, 8], [5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}, {"id": 4, "content": "RCA00", "type": "submodule"}, {"id": 5, "content": "RCA01", "type": "submodule"}, {"id": 6, "content": "MUX0", "type": "submodule"}, {"id": 7, "content": "MUX0_cout", "type": "submodule"}, {"id": 8, "content": "RCA10", "type": "submodule"}, {"id": 9, "content": "RCA11", "type": "submodule"}, {"id": 10, "content": "MUX1", "type": "submodule"}, {"id": 11, "content": "MUX1_cout", "type": "submodule"}, {"id": 12, "content": "RCA20", "type": "submodule"}, {"id": 13, "content": "RCA21", "type": "submodule"}, {"id": 14, "content": "MUX2", "type": "submodule"}, {"id": 15, "content": "MUX2_cout", "type": "submodule"}, {"id": 16, "content": "RCA30", "type": "submodule"}, {"id": 17, "content": "RCA31", "type": "submodule"}, {"id": 18, "content": "MUX3", "type": "submodule"}, {"id": 19, "content": "MUX3_cout", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 4, 5, 0, 1, 0, 1, 9, 7, 8, 9, 7, 8, 0, 1, 0, 1, 11, 12, 13, 11, 12, 13, 0, 1, 0, 1, 16, 17, 15, 15, 16, 17, 18, 10, 6, 14, 19], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder0", "type": "submodule"}, {"id": 7, "content": "upper_adder1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 5, 7, 6, 7, 5, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0_low", "type": "submodule"}, {"id": 6, "content": "RCA1_low", "type": "submodule"}, {"id": 7, "content": "RCA0_high", "type": "submodule"}, {"id": 8, "content": "RCA1_high", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 0, 5, 1, 6, 0, 1, 6, 2, 7, 5, 8, 7, 8, 2], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "S0", "type": "submodule"}, {"id": 6, "content": "S1", "type": "submodule"}, {"id": 7, "content": "S2", "type": "submodule"}, {"id": 8, "content": "S3", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 5, 1, 6, 0, 1, 7, 0, 1, 7, 8, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "FS0", "type": "submodule"}, {"id": 6, "content": "FS1", "type": "submodule"}, {"id": 7, "content": "FS2", "type": "submodule"}, {"id": 8, "content": "FS3", "type": "submodule"}, {"id": 9, "content": "FS4", "type": "submodule"}, {"id": 10, "content": "FS5", "type": "submodule"}, {"id": 11, "content": "FS6", "type": "submodule"}, {"id": 12, "content": "FS7", "type": "submodule"}, {"id": 13, "content": "FS8", "type": "submodule"}, {"id": 14, "content": "FS9", "type": "submodule"}, {"id": 15, "content": "FS10", "type": "submodule"}, {"id": 16, "content": "FS11", "type": "submodule"}, {"id": 17, "content": "FS12", "type": "submodule"}, {"id": 18, "content": "FS13", "type": "submodule"}, {"id": 19, "content": "FS14", "type": "submodule"}, {"id": 20, "content": "FS15", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 5, 1, 6, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 1, 11, 0, 1, 0, 12, 1, 13, 0, 1, 0, 14, 1, 15, 0, 1, 16, 0, 1, 17, 0, 1, 18, 0, 1, 19, 0, 1, 8, 13, 15, 17, 19, 7, 18, 14, 10, 6, 9, 16, 5, 20, 11, 12, 20], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20, 20, 20, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder_low", "type": "submodule"}, {"id": 6, "content": "adder_high", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "adder0_0", "type": "submodule"}, {"id": 4, "content": "adder0_1", "type": "submodule"}, {"id": 5, "content": "adder1_0", "type": "submodule"}, {"id": 6, "content": "adder1_1", "type": "submodule"}, {"id": 7, "content": "adder2_0", "type": "submodule"}, {"id": 8, "content": "adder2_1", "type": "submodule"}, {"id": 9, "content": "adder3_0", "type": "submodule"}, {"id": 10, "content": "adder3_1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 10, 5, 9, 8, 4, 7, 3, 6], [3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 2, 2, 2, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "FS0", "type": "submodule"}, {"id": 6, "content": "FS1", "type": "submodule"}, {"id": 7, "content": "FS2", "type": "submodule"}, {"id": 8, "content": "FS3", "type": "submodule"}, {"id": 9, "content": "FS4", "type": "submodule"}, {"id": 10, "content": "FS5", "type": "submodule"}, {"id": 11, "content": "FS6", "type": "submodule"}, {"id": 12, "content": "FS7", "type": "submodule"}, {"id": 13, "content": "FS8", "type": "submodule"}, {"id": 14, "content": "FS9", "type": "submodule"}, {"id": 15, "content": "FS10", "type": "submodule"}, {"id": 16, "content": "FS11", "type": "submodule"}, {"id": 17, "content": "FS12", "type": "submodule"}, {"id": 18, "content": "FS13", "type": "submodule"}, {"id": 19, "content": "FS14", "type": "submodule"}, {"id": 20, "content": "FS15", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 1, 0, 0, 1, 6, 0, 1, 7, 0, 1, 8, 9, 1, 0, 10, 0, 1, 11, 0, 1, 12, 1, 0, 0, 1, 13, 14, 1, 0, 0, 1, 15, 16, 1, 0, 17, 0, 1, 0, 1, 18, 0, 1, 19, 11, 14, 8, 15, 12, 16, 20, 7, 13, 18, 19, 5, 10, 17, 9, 6, 20], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20, 20, 20, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0_c0", "type": "submodule"}, {"id": 6, "content": "RCA0_c1", "type": "submodule"}, {"id": 7, "content": "MUX0", "type": "submodule"}, {"id": 8, "content": "MUX0_cout", "type": "submodule"}, {"id": 9, "content": "RCA1_c0", "type": "submodule"}, {"id": 10, "content": "RCA1_c1", "type": "submodule"}, {"id": 11, "content": "MUX1", "type": "submodule"}, {"id": 12, "content": "MUX1_cout", "type": "submodule"}, {"id": 13, "content": "RCA2_c0", "type": "submodule"}, {"id": 14, "content": "RCA2_c1", "type": "submodule"}, {"id": 15, "content": "MUX2", "type": "submodule"}, {"id": 16, "content": "MUX2_cout", "type": "submodule"}, {"id": 17, "content": "RCA3_c0", "type": "submodule"}, {"id": 18, "content": "RCA3_c1", "type": "submodule"}, {"id": 19, "content": "MUX3", "type": "submodule"}, {"id": 20, "content": "MUX3_cout", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 6, 2, 5, 6, 2, 0, 1, 0, 1, 10, 8, 9, 10, 9, 8, 0, 1, 0, 1, 12, 14, 13, 12, 14, 13, 0, 1, 0, 1, 18, 16, 17, 16, 18, 17, 7, 11, 15, 19, 20], [5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 18, 18, 19, 19, 19, 20, 20, 20, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "rca0_0", "type": "submodule"}, {"id": 6, "content": "rca1_0", "type": "submodule"}, {"id": 7, "content": "rca2_0", "type": "submodule"}, {"id": 8, "content": "rca3_0", "type": "submodule"}, {"id": 9, "content": "rca0_1", "type": "submodule"}, {"id": 10, "content": "rca1_1", "type": "submodule"}, {"id": 11, "content": "rca2_1", "type": "submodule"}, {"id": 12, "content": "rca3_1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 2, 5, 10, 11, 8, 9, 12, 7, 6, 7, 8, 12], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "sub_low", "type": "submodule"}, {"id": 6, "content": "sub_high", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 6, 7, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "FS0", "type": "submodule"}, {"id": 6, "content": "FS1", "type": "submodule"}, {"id": 7, "content": "FS2", "type": "submodule"}, {"id": 8, "content": "FS3", "type": "submodule"}, {"id": 9, "content": "FS4", "type": "submodule"}, {"id": 10, "content": "FS5", "type": "submodule"}, {"id": 11, "content": "FS6", "type": "submodule"}, {"id": 12, "content": "FS7", "type": "submodule"}, {"id": 13, "content": "FS8", "type": "submodule"}, {"id": 14, "content": "FS9", "type": "submodule"}, {"id": 15, "content": "FS10", "type": "submodule"}, {"id": 16, "content": "FS11", "type": "submodule"}, {"id": 17, "content": "FS12", "type": "submodule"}, {"id": 18, "content": "FS13", "type": "submodule"}, {"id": 19, "content": "FS14", "type": "submodule"}, {"id": 20, "content": "FS15", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 11, 0, 1, 0, 12, 1, 0, 1, 13, 0, 1, 14, 15, 0, 1, 0, 1, 16, 17, 0, 1, 0, 1, 18, 19, 0, 1, 11, 19, 20, 14, 12, 9, 13, 16, 18, 15, 17, 10, 8, 6, 7, 5, 20], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 20, 20, 20, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "diff", "type": "output port"}, {"id": 3, "content": "BS0", "type": "submodule"}, {"id": 4, "content": "BS1", "type": "submodule"}, {"id": 5, "content": "BS2", "type": "submodule"}, {"id": 6, "content": "BS3", "type": "submodule"}, {"id": 7, "content": "BS4", "type": "submodule"}, {"id": 8, "content": "BS5", "type": "submodule"}, {"id": 9, "content": "BS6", "type": "submodule"}, {"id": 10, "content": "BS7", "type": "submodule"}, {"id": 11, "content": "BS8", "type": "submodule"}, {"id": 12, "content": "BS9", "type": "submodule"}, {"id": 13, "content": "BS10", "type": "submodule"}, {"id": 14, "content": "BS11", "type": "submodule"}, {"id": 15, "content": "BS12", "type": "submodule"}, {"id": 16, "content": "BS13", "type": "submodule"}, {"id": 17, "content": "BS14", "type": "submodule"}, {"id": 18, "content": "BS15", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 0, 0, 1, 4, 5, 1, 0, 0, 1, 6, 0, 1, 7, 0, 1, 8, 9, 0, 1, 0, 1, 10, 0, 1, 11, 0, 1, 12, 0, 1, 13, 14, 1, 0, 15, 0, 1, 0, 1, 16, 17, 0, 1, 14, 17, 16, 3, 10, 11, 9, 15, 18, 6, 7, 8, 13, 5, 12, 4], [3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}, {"id": 4, "content": "CSA0", "type": "submodule"}, {"id": 5, "content": "CSA1", "type": "submodule"}, {"id": 6, "content": "CSA2", "type": "submodule"}, {"id": 7, "content": "CSA3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 7, 6, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "carry_in", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 7, 1, 0, 5, 7, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla0", "type": "submodule"}, {"id": 6, "content": "cla1", "type": "submodule"}, {"id": 7, "content": "cla2", "type": "submodule"}, {"id": 8, "content": "cla3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 7, 5, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 7, 1, 0, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "lower_adder", "type": "submodule"}, {"id": 7, "content": "higher_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 6, 7, 6, 7, 7, 6], [6, 6, 6, 7, 7, 7, 3, 3, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "S0", "type": "submodule"}, {"id": 6, "content": "S1", "type": "submodule"}, {"id": 7, "content": "S2", "type": "submodule"}, {"id": 8, "content": "S3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 7, 1, 0, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder0", "type": "submodule"}, {"id": 6, "content": "lower_adder1", "type": "submodule"}, {"id": 7, "content": "higher_adder0", "type": "submodule"}, {"id": 8, "content": "higher_adder1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 0, 1, 6, 7, 2, 6, 5, 8, 8, 7, 2], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 5, 8, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 6, 5, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "S0", "type": "submodule"}, {"id": 6, "content": "S1", "type": "submodule"}, {"id": 7, "content": "S2", "type": "submodule"}, {"id": 8, "content": "S3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 7, 1, 0, 7, 6, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "overflow", "type": "output port"}, {"id": 4, "content": "lower_adder", "type": "submodule"}, {"id": 5, "content": "upper_adder", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 4, 5, 4, 5, 0, 1], [4, 4, 5, 5, 5, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 7, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 7, 5, 6, 7, 5, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_normal", "type": "submodule"}, {"id": 6, "content": "lower_carry", "type": "submodule"}, {"id": 7, "content": "upper_normal", "type": "submodule"}, {"id": 8, "content": "upper_carry", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 5, 7, 8, 5, 7, 8], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0_low", "type": "submodule"}, {"id": 6, "content": "RCA1_low", "type": "submodule"}, {"id": 7, "content": "RCA0_high", "type": "submodule"}, {"id": 8, "content": "RCA1_high", "type": "submodule"}, {"id": 9, "content": "MUX_low", "type": "submodule"}, {"id": 10, "content": "MUX_low_cout", "type": "submodule"}, {"id": 11, "content": "MUX_high", "type": "submodule"}, {"id": 12, "content": "MUX_high_cout", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 5, 2, 6, 5, 2, 7, 10, 8, 10, 7, 8, 9, 11, 12], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "difference", "type": "output port"}, {"id": 3, "content": "S0", "type": "submodule"}, {"id": 4, "content": "S1", "type": "submodule"}, {"id": 5, "content": "S2", "type": "submodule"}, {"id": 6, "content": "S3", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 0, 4, 1, 0, 5, 1, 6, 3, 4, 5], [3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 7, 1, 0, 8, 5, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "carry_in", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 5, 1, 6, 0, 1, 7, 0, 1, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "low_adder", "type": "submodule"}, {"id": 6, "content": "high_adder", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6, 0, 1, 5], [5, 5, 5, 6, 6, 6, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 6, 5, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "diff", "type": "output port"}, {"id": 3, "content": "adder_low", "type": "submodule"}, {"id": 4, "content": "adder_high", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 3, 4], [3, 3, 4, 4, 4, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "rca0_low", "type": "submodule"}, {"id": 6, "content": "rca1_low", "type": "submodule"}, {"id": 7, "content": "mux_low", "type": "submodule"}, {"id": 8, "content": "rca0_high", "type": "submodule"}, {"id": 9, "content": "rca1_high", "type": "submodule"}, {"id": 10, "content": "mux_high", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 6, 5, 2, 0, 1, 5, 6, 0, 1, 8, 9, 5, 10, 7, 8, 9, 5], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 2, 6, 5, 1, 0, 1, 8, 2, 7, 5, 6, 8, 7, 2, 5, 6], [5, 5, 5, 6, 6, 7, 7, 7, 7, 7, 8, 8, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "CLA0", "type": "submodule"}, {"id": 6, "content": "CLA1", "type": "submodule"}, {"id": 7, "content": "CLA2", "type": "submodule"}, {"id": 8, "content": "CLA3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 7, 1, 0, 7, 6, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "S0", "type": "submodule"}, {"id": 6, "content": "S1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "product", "type": "output port"}, {"id": 3, "content": "mult0", "type": "submodule"}, {"id": 4, "content": "mult1", "type": "submodule"}, {"id": 5, "content": "mult2", "type": "submodule"}, {"id": 6, "content": "mult3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 4, 3, 5, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "A0", "type": "submodule"}, {"id": 6, "content": "A1", "type": "submodule"}, {"id": 7, "content": "A2", "type": "submodule"}, {"id": 8, "content": "A3", "type": "submodule"}], "connectivity": [[2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "diff", "type": "output port"}, {"id": 3, "content": "adder_inst", "type": "submodule"}], "connectivity": [[0, 1, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 8, 5, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "carry_out", "type": "output port"}, {"id": 4, "content": "lower_adder", "type": "submodule"}, {"id": 5, "content": "upper_adder", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "ADDER0", "type": "submodule"}, {"id": 6, "content": "ADDER1", "type": "submodule"}, {"id": 7, "content": "ADDER2", "type": "submodule"}, {"id": 8, "content": "ADDER3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 7, 1, 5, 7, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 6, 8, 5, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 5, 1, 6, 0, 1, 7, 0, 1, 7, 6, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "bin", "type": "input port"}, {"id": 3, "content": "diff", "type": "output port"}, {"id": 4, "content": "bout", "type": "output port"}, {"id": 5, "content": "S0", "type": "submodule"}, {"id": 6, "content": "S1", "type": "submodule"}, {"id": 7, "content": "S2", "type": "submodule"}, {"id": 8, "content": "S3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 8, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "lower_no_carry", "type": "submodule"}, {"id": 6, "content": "lower_carry", "type": "submodule"}, {"id": 7, "content": "upper_no_carry", "type": "submodule"}, {"id": 8, "content": "upper_carry", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 5, 8, 6, 7, 8, 7], [5, 5, 5, 6, 6, 7, 7, 7, 7, 8, 8, 3, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 7, 6, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "R0", "type": "submodule"}, {"id": 6, "content": "R1", "type": "submodule"}, {"id": 7, "content": "R2", "type": "submodule"}, {"id": 8, "content": "R3", "type": "submodule"}, {"id": 9, "content": "R4", "type": "submodule"}, {"id": 10, "content": "R5", "type": "submodule"}, {"id": 11, "content": "R6", "type": "submodule"}, {"id": 12, "content": "R7", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 8, 1, 0, 0, 9, 1, 0, 1, 10, 0, 1, 11, 5, 11, 8, 10, 12, 6, 9, 7, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "adder_lower", "type": "submodule"}, {"id": 6, "content": "adder_upper", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Mag", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 5, 7, 4, 1, 0], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Ovfl", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5, 4], [4, 4, 5, 5, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 7, 6, 4, 4, 5, 6, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 6, 4, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 7, 5, 4, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "tc", "type": "submodule"}, {"id": 5, "content": "sub", "type": "submodule"}], "connectivity": [[1, 4, 0, 5, 5, 4, 0], [4, 5, 5, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "cs1", "type": "submodule"}, {"id": 5, "content": "cs2", "type": "submodule"}, {"id": 6, "content": "cs3", "type": "submodule"}, {"id": 7, "content": "cs4", "type": "submodule"}, {"id": 8, "content": "cs5", "type": "submodule"}, {"id": 9, "content": "cs6", "type": "submodule"}, {"id": 10, "content": "cs7", "type": "submodule"}, {"id": 11, "content": "cs8", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 1, 5, 6, 9, 8, 11, 10, 4, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "wm", "type": "submodule"}, {"id": 4, "content": "sub", "type": "submodule"}], "connectivity": [[1, 3, 0, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 4, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "csa1", "type": "submodule"}, {"id": 5, "content": "csa2", "type": "submodule"}, {"id": 6, "content": "csa3", "type": "submodule"}, {"id": 7, "content": "csa4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 5, 6, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 5, 6, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 5, 10, 7, 11, 9, 4, 6, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}, {"id": 6, "content": "stage3", "type": "submodule"}, {"id": 7, "content": "stage4", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 1, 4, 7, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "sub1", "type": "submodule"}, {"id": 4, "content": "sub2", "type": "submodule"}, {"id": 5, "content": "sub3", "type": "submodule"}, {"id": 6, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 3, 1, 4, 6, 5, 0], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "B_out", "type": "output port"}, {"id": 5, "content": "stage1", "type": "submodule"}, {"id": 6, "content": "stage2", "type": "submodule"}, {"id": 7, "content": "stage3", "type": "submodule"}, {"id": 8, "content": "stage4", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 2, 0, 1, 6, 2, 0, 2, 1, 7, 0, 5, 8, 7, 6, 8], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 7, 6, 4, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "Bout", "type": "output port"}, {"id": 5, "content": "Overflow", "type": "output port"}, {"id": 6, "content": "sub1", "type": "submodule"}, {"id": 7, "content": "sub2", "type": "submodule"}, {"id": 8, "content": "sub3", "type": "submodule"}, {"id": 9, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 8, 7, 6, 9, 9, 8, 9], [6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 3, 3, 3, 3, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 7, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 5, 6, 4, 7, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 6, 4, 7, 5, 6, 4, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 1, 5, 7, 4, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 1, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 4, 5, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "inv", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "B_out", "type": "output port"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}], "connectivity": [[2, 1, 0, 2, 1, 5, 0, 2, 1, 6, 0, 0, 2, 1, 7, 6, 8, 5, 7, 8], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "Underflow", "type": "output port"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 5, 8, 6, 7, 5, 8, 6, 7, 5, 8], [5, 5, 6, 6, 7, 7, 8, 8, 2, 2, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 6, 5, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "C", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "Borrow_out", "type": "output port"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 6, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Difference", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 4, 6, 7, 5, 4, 6, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "Overflow", "type": "output port"}, {"id": 5, "content": "signed_sub", "type": "submodule"}, {"id": 6, "content": "unsigned_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 6, 5, 2, 5], [5, 5, 6, 6, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 6, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 4, 5, 6, 7], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "neg_B", "type": "submodule"}, {"id": 5, "content": "add_A_B_neg", "type": "submodule"}], "connectivity": [[1, 4, 0, 5, 4, 5, 0], [4, 5, 5, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 7, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}, {"id": 8, "content": "sub4", "type": "submodule"}, {"id": 9, "content": "sub5", "type": "submodule"}, {"id": 10, "content": "sub6", "type": "submodule"}, {"id": 11, "content": "sub7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 9, 11, 6, 5, 8, 10, 4, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "sub1", "type": "submodule"}, {"id": 4, "content": "sub2", "type": "submodule"}, {"id": 5, "content": "sub3", "type": "submodule"}, {"id": 6, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 3, 6, 4, 5], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "sub1", "type": "submodule"}, {"id": 4, "content": "sub2", "type": "submodule"}, {"id": 5, "content": "sub3", "type": "submodule"}, {"id": 6, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 5, 3, 6, 1, 4, 0], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}, {"id": 8, "content": "sub5", "type": "submodule"}, {"id": 9, "content": "sub6", "type": "submodule"}, {"id": 10, "content": "sub7", "type": "submodule"}, {"id": 11, "content": "sub8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 1, 8, 0, 1, 9, 0, 10, 1, 0, 5, 6, 11, 9, 7, 4, 10, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 6, 4, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "B_out", "type": "output port"}, {"id": 5, "content": "sub8", "type": "submodule"}, {"id": 6, "content": "sub16", "type": "submodule"}, {"id": 7, "content": "sub32", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 2, 5, 6, 7, 2, 5, 6, 7], [5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Difference", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "cs_sub1", "type": "submodule"}, {"id": 5, "content": "cs_sub2", "type": "submodule"}, {"id": 6, "content": "cs_sub3", "type": "submodule"}, {"id": 7, "content": "cs_sub4", "type": "submodule"}, {"id": 8, "content": "cs_sub5", "type": "submodule"}, {"id": 9, "content": "cs_sub6", "type": "submodule"}, {"id": 10, "content": "cs_sub7", "type": "submodule"}, {"id": 11, "content": "cs_sub8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 10, 4, 7, 6, 5, 9, 11, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "sub1", "type": "submodule"}, {"id": 4, "content": "sub2", "type": "submodule"}, {"id": 5, "content": "sub3", "type": "submodule"}, {"id": 6, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 3, 0, 4, 1, 0, 1, 5, 0, 5, 4, 6, 3], [3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 4, 7, 5, 6, 4, 7, 5, 6], [4, 4, 5, 5, 6, 6, 7, 7, 2, 2, 2, 2, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Difference", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "Overflow", "type": "output port"}, {"id": 5, "content": "tcs", "type": "submodule"}, {"id": 6, "content": "us", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 5, 6, 2, 5], [5, 5, 6, 6, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub1", "type": "submodule"}, {"id": 5, "content": "sub2", "type": "submodule"}, {"id": 6, "content": "sub3", "type": "submodule"}, {"id": 7, "content": "sub4", "type": "submodule"}, {"id": 8, "content": "sub5", "type": "submodule"}, {"id": 9, "content": "sub6", "type": "submodule"}, {"id": 10, "content": "sub7", "type": "submodule"}, {"id": 11, "content": "sub8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 6, 10, 7, 9, 11, 4, 5, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "B_in", "type": "input port"}, {"id": 3, "content": "Result", "type": "output port"}, {"id": 4, "content": "B_out", "type": "output port"}, {"id": 5, "content": "s0", "type": "submodule"}, {"id": 6, "content": "s1", "type": "submodule"}, {"id": 7, "content": "s2", "type": "submodule"}, {"id": 8, "content": "s3", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 6, 7, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "invert_bits", "type": "submodule"}, {"id": 4, "content": "add", "type": "submodule"}], "connectivity": [[1, 3, 0, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_block1", "type": "submodule"}, {"id": 5, "content": "sub_block2", "type": "submodule"}, {"id": 6, "content": "sub_block3", "type": "submodule"}, {"id": 7, "content": "sub_block4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 5, 6, 4, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 6, 2, 0, 1, 6, 3, 0, 1, 6, 4, 0, 5, 1, 6, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat0", "type": "input port"}, {"id": 4, "content": "mat1", "type": "input port"}, {"id": 5, "content": "mat2", "type": "input port"}, {"id": 6, "content": "mat3", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 1, 8, 0, 1, 5, 9, 0, 6, 1, 10, 0, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "m0", "type": "input port"}, {"id": 7, "content": "m1", "type": "input port"}, {"id": 8, "content": "m2", "type": "input port"}, {"id": 9, "content": "m3", "type": "input port"}, {"id": 10, "content": "p", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 6, 1, 0, 0, 11, 1, 3, 7, 0, 1, 8, 12, 4, 0, 1, 5, 13, 9, 14], [11, 11, 11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v1_0", "type": "input port"}, {"id": 3, "content": "v1_1", "type": "input port"}, {"id": 4, "content": "v1_2", "type": "input port"}, {"id": 5, "content": "v2_0", "type": "input port"}, {"id": 6, "content": "v2_1", "type": "input port"}, {"id": 7, "content": "v2_2", "type": "input port"}, {"id": 8, "content": "dot_product", "type": "output port"}, {"id": 9, "content": "pe0", "type": "submodule"}, {"id": 10, "content": "pe1", "type": "submodule"}, {"id": 11, "content": "pe2", "type": "submodule"}], "connectivity": [[2, 1, 0, 5, 6, 3, 1, 0, 4, 1, 0, 7, 9, 10, 11], [9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 6, 2, 0, 1, 6, 3, 0, 1, 6, 4, 0, 5, 1, 6, 0, 8, 10, 11, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "input port"}, {"id": 5, "content": "d", "type": "input port"}, {"id": 6, "content": "x", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "q", "type": "output port"}, {"id": 9, "content": "r", "type": "output port"}, {"id": 10, "content": "s", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 6, 0, 1, 3, 6, 0, 1, 4, 6, 0, 1, 6, 0, 5, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 2, 0, 3, 1, 2, 0, 3, 1, 2, 0, 3, 7, 6, 5, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "b1", "type": "input port"}, {"id": 8, "content": "b2", "type": "input port"}, {"id": 9, "content": "b3", "type": "input port"}, {"id": 10, "content": "c", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 7, 1, 3, 0, 1, 4, 0, 8, 5, 9, 1, 0, 11, 12, 14, 13], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "sum", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 8, 6, 5, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "sum", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 8, 10, 11, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 8, 11, 9, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 8, 11, 10, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "sum", "type": "output port"}, {"id": 7, "content": "ae0", "type": "submodule"}, {"id": 8, "content": "ae1", "type": "submodule"}, {"id": 9, "content": "ae2", "type": "submodule"}, {"id": 10, "content": "ae3", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 0, 3, 4, 1, 0, 1, 5, 0, 8, 9, 5, 7, 10], [7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 2, 1, 3, 0, 1, 2, 3, 0, 2, 1, 3, 0, 6, 7, 8, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec1", "type": "input port"}, {"id": 3, "content": "vec2", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 7, 6, 8, 5], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "coeff", "type": "input port"}, {"id": 7, "content": "sum", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 6, 0, 3, 1, 6, 0, 1, 4, 6, 0, 5, 1, 6, 0, 8, 11, 10, 9], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 6, 1, 3, 0, 1, 0, 4, 6, 1, 0, 5, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "m0", "type": "input port"}, {"id": 7, "content": "m1", "type": "input port"}, {"id": 8, "content": "m2", "type": "input port"}, {"id": 9, "content": "m3", "type": "input port"}, {"id": 10, "content": "result", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 6, 1, 0, 1, 7, 0, 3, 4, 1, 0, 8, 9, 1, 5, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 1, 2, 14, 3, 0, 1, 2, 4, 11, 0, 12, 1, 2, 5, 0, 6, 1, 2, 13, 11, 12, 13, 14], [11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector", "type": "input port"}, {"id": 3, "content": "matrix_row0", "type": "input port"}, {"id": 4, "content": "matrix_row1", "type": "input port"}, {"id": 5, "content": "matrix_row2", "type": "input port"}, {"id": 6, "content": "matrix_row3", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 3, 1, 0, 2, 1, 0, 4, 2, 5, 1, 0, 6, 2, 1, 0, 10, 11, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 7, 5, 8, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec1", "type": "input port"}, {"id": 3, "content": "vec2", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 0, 5, 1, 2, 3, 0, 1, 6, 2, 3, 0, 7, 1, 2, 3, 8], [5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 6, 2, 0, 1, 6, 3, 0, 1, 6, 4, 0, 5, 1, 6, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x0", "type": "input port"}, {"id": 3, "content": "x1", "type": "input port"}, {"id": 4, "content": "x2", "type": "input port"}, {"id": 5, "content": "x3", "type": "input port"}, {"id": 6, "content": "y0", "type": "output port"}, {"id": 7, "content": "y1", "type": "output port"}, {"id": 8, "content": "y2", "type": "output port"}, {"id": 9, "content": "y3", "type": "output port"}, {"id": 10, "content": "pe0", "type": "submodule"}, {"id": 11, "content": "pe1", "type": "submodule"}, {"id": 12, "content": "pe2", "type": "submodule"}, {"id": 13, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 0, 10, 1, 3, 0, 4, 1, 11, 0, 12, 1, 5, 0, 10, 11, 12, 13], [10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec0", "type": "input port"}, {"id": 3, "content": "vec1", "type": "input port"}, {"id": 4, "content": "vec2", "type": "input port"}, {"id": 5, "content": "vec3", "type": "input port"}, {"id": 6, "content": "scalar", "type": "input port"}, {"id": 7, "content": "result0", "type": "output port"}, {"id": 8, "content": "result1", "type": "output port"}, {"id": 9, "content": "result2", "type": "output port"}, {"id": 10, "content": "result3", "type": "output port"}, {"id": 11, "content": "adder0", "type": "submodule"}, {"id": 12, "content": "adder1", "type": "submodule"}, {"id": 13, "content": "adder2", "type": "submodule"}, {"id": 14, "content": "adder3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 6, 1, 3, 0, 6, 1, 0, 4, 6, 1, 5, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "coef0", "type": "input port"}, {"id": 4, "content": "coef1", "type": "input port"}, {"id": 5, "content": "coef2", "type": "input port"}, {"id": 6, "content": "coef3", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 4, 8, 0, 5, 1, 9, 0, 6, 1, 10, 0, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "weights", "type": "input port"}, {"id": 4, "content": "output_vector", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5, 1, 3, 0, 6, 1, 3, 0, 1, 3, 7, 0, 5, 6, 7, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "sum_out", "type": "output port"}, {"id": 4, "content": "ae0", "type": "submodule"}, {"id": 5, "content": "ae1", "type": "submodule"}, {"id": 6, "content": "ae2", "type": "submodule"}, {"id": 7, "content": "ae3", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 8, 9, 11, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 5, 8, 6, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x0", "type": "input port"}, {"id": 3, "content": "x1", "type": "input port"}, {"id": 4, "content": "x2", "type": "input port"}, {"id": 5, "content": "x3", "type": "input port"}, {"id": 6, "content": "coeff", "type": "input port"}, {"id": 7, "content": "y0", "type": "output port"}, {"id": 8, "content": "y1", "type": "output port"}, {"id": 9, "content": "y2", "type": "output port"}, {"id": 10, "content": "y3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 6, 0, 1, 3, 6, 0, 4, 1, 6, 0, 1, 5, 6, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 6, 1, 3, 0, 1, 0, 4, 6, 1, 0, 5, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "c0", "type": "output port"}, {"id": 8, "content": "c1", "type": "output port"}, {"id": 9, "content": "c2", "type": "output port"}, {"id": 10, "content": "c3", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 6, 1, 3, 0, 1, 0, 4, 6, 1, 0, 5, 6, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "m0", "type": "input port"}, {"id": 7, "content": "m1", "type": "input port"}, {"id": 8, "content": "m2", "type": "input port"}, {"id": 9, "content": "m3", "type": "input port"}, {"id": 10, "content": "p", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 1, 7, 3, 0, 1, 4, 0, 8, 5, 9, 1, 0, 13, 14, 12, 11], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec1", "type": "input port"}, {"id": 3, "content": "vec2", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 2, 0, 3, 1, 2, 0, 3, 1, 2, 0, 3, 6, 7, 5, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "in", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "pe0", "type": "submodule"}, {"id": 5, "content": "pe1", "type": "submodule"}, {"id": 6, "content": "pe2", "type": "submodule"}, {"id": 7, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec_a", "type": "input port"}, {"id": 3, "content": "vec_b", "type": "input port"}, {"id": 4, "content": "sum", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[3, 2, 3, 2, 3, 2, 3, 2, 5, 7, 8, 6], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 5, 6, 7, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat0", "type": "input port"}, {"id": 4, "content": "mat1", "type": "input port"}, {"id": 5, "content": "mat2", "type": "input port"}, {"id": 6, "content": "mat3", "type": "input port"}, {"id": 7, "content": "result", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 1, 2, 0, 1, 2, 5, 0, 6, 1, 2, 0, 11, 8, 9, 10], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y0", "type": "input port"}, {"id": 4, "content": "y1", "type": "input port"}, {"id": 5, "content": "y2", "type": "input port"}, {"id": 6, "content": "y3", "type": "input port"}, {"id": 7, "content": "z", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 10, 11, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 9, 8, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "del0", "type": "submodule"}, {"id": 10, "content": "del1", "type": "submodule"}, {"id": 11, "content": "del2", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 1, 2, 9, 0, 1, 2, 10, 0, 1, 2, 11, 0, 1, 3, 0, 1, 9, 0, 1, 10, 0, 6, 7, 8, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 8, 0, 1, 9, 0, 5, 6, 1, 10, 0, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "p", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 6, 5, 8, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 7, 8, 5, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "sum", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 2, 1, 3, 0, 1, 2, 3, 0, 2, 1, 3, 0, 5, 7, 6, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v_in", "type": "input port"}, {"id": 3, "content": "m_row0", "type": "input port"}, {"id": 4, "content": "m_row1", "type": "input port"}, {"id": 5, "content": "m_row2", "type": "input port"}, {"id": 6, "content": "m_row3", "type": "input port"}, {"id": 7, "content": "v_out", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 1, 4, 0, 2, 1, 2, 0, 5, 1, 6, 2, 0, 10, 8, 9, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 2, 1, 3, 0, 8, 5, 7, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector", "type": "input port"}, {"id": 3, "content": "matrix", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 2, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 3, 2, 1, 0, 7, 5, 8, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "sum_out", "type": "output port"}, {"id": 4, "content": "adder1", "type": "submodule"}, {"id": 5, "content": "adder2", "type": "submodule"}, {"id": 6, "content": "adder3", "type": "submodule"}, {"id": 7, "content": "adder4", "type": "submodule"}, {"id": 8, "content": "add_sum1", "type": "submodule"}, {"id": 9, "content": "add_sum2", "type": "submodule"}, {"id": 10, "content": "final_add", "type": "submodule"}], "connectivity": [[2, 2, 2, 2, 5, 4, 7, 6, 9, 8, 10], [4, 5, 6, 7, 8, 8, 9, 9, 10, 10, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b0", "type": "input port"}, {"id": 7, "content": "b1", "type": "input port"}, {"id": 8, "content": "b2", "type": "input port"}, {"id": 9, "content": "b3", "type": "input port"}, {"id": 10, "content": "p", "type": "output port"}, {"id": 11, "content": "pe0", "type": "submodule"}, {"id": 12, "content": "pe1", "type": "submodule"}, {"id": 13, "content": "pe2", "type": "submodule"}, {"id": 14, "content": "pe3", "type": "submodule"}], "connectivity": [[6, 1, 2, 0, 7, 1, 3, 0, 1, 4, 0, 8, 5, 9, 1, 0, 11, 13, 12, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 10, 10, 10, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b0", "type": "input port"}, {"id": 4, "content": "b1", "type": "input port"}, {"id": 5, "content": "b2", "type": "input port"}, {"id": 6, "content": "b3", "type": "input port"}, {"id": 7, "content": "c", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 4, 1, 2, 0, 1, 2, 0, 5, 6, 1, 2, 0, 9, 8, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v1", "type": "input port"}, {"id": 3, "content": "v2", "type": "input port"}, {"id": 4, "content": "dot_product", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "acc", "type": "submodule"}], "connectivity": [[3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 0, 1, 6, 8, 7, 5, 9], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "b", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 6, 2, 0, 1, 6, 3, 0, 1, 6, 4, 0, 5, 1, 6, 0, 8, 10, 9, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "v", "type": "input port"}, {"id": 7, "content": "p", "type": "output port"}, {"id": 8, "content": "pe0", "type": "submodule"}, {"id": 9, "content": "pe1", "type": "submodule"}, {"id": 10, "content": "pe2", "type": "submodule"}, {"id": 11, "content": "pe3", "type": "submodule"}], "connectivity": [[1, 2, 6, 0, 6, 1, 3, 0, 1, 4, 6, 0, 5, 1, 6, 0, 8, 9, 10, 11], [8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "addend", "type": "input port"}, {"id": 7, "content": "sum0", "type": "output port"}, {"id": 8, "content": "sum1", "type": "output port"}, {"id": 9, "content": "sum2", "type": "output port"}, {"id": 10, "content": "sum3", "type": "output port"}, {"id": 11, "content": "adder0", "type": "submodule"}, {"id": 12, "content": "adder1", "type": "submodule"}, {"id": 13, "content": "adder2", "type": "submodule"}, {"id": 14, "content": "adder3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 6, 0, 3, 4, 1, 6, 0, 1, 5, 6, 0, 11, 12, 13, 14], [11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 7, 8, 9, 10]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}, {"id": 9, "content": "csa", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 9, 0, 1, 9, 0, 1, 9, 8, 6, 2, 7, 5, 8, 5, 7, 6, 9], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 9, 9, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gc0", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}, {"id": 4, "content": "pg0", "type": "submodule"}, {"id": 5, "content": "kst", "type": "submodule"}], "connectivity": [[0, 1, 4, 4, 5, 5], [4, 4, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gp0", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 7, 0, 1, 7, 8, 5, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla0", "type": "submodule"}, {"id": 6, "content": "csa1", "type": "submodule"}, {"id": 7, "content": "csa2", "type": "submodule"}, {"id": 8, "content": "csa3", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "pt32", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "pt", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "ks32", "type": "submodule"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 7, 5, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 7, 0, 1, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "block0", "type": "submodule"}, {"id": 6, "content": "block1", "type": "submodule"}, {"id": 7, "content": "block2", "type": "submodule"}, {"id": 8, "content": "block3", "type": "submodule"}, {"id": 9, "content": "block4", "type": "submodule"}, {"id": 10, "content": "block5", "type": "submodule"}, {"id": 11, "content": "block6", "type": "submodule"}, {"id": 12, "content": "block7", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 1, 11, 5, 10, 9, 7, 8, 11, 12, 6, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 6, 5, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla16", "type": "submodule"}, {"id": 6, "content": "csa16", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}, {"id": 4, "content": "ks0", "type": "submodule"}, {"id": 5, "content": "ks1", "type": "submodule"}, {"id": 6, "content": "ks2", "type": "submodule"}, {"id": 7, "content": "ks3", "type": "submodule"}, {"id": 8, "content": "ks4", "type": "submodule"}, {"id": 9, "content": "ks5", "type": "submodule"}, {"id": 10, "content": "ks6", "type": "submodule"}, {"id": 11, "content": "ks7", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 0, 1, 5, 0, 1, 6, 7, 0, 1, 0, 1, 8, 9, 0, 1, 10, 0, 1, 9, 6, 4, 0, 7, 5, 10, 1, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "gg_p0", "type": "submodule"}, {"id": 6, "content": "pt0", "type": "submodule"}, {"id": 7, "content": "sc0", "type": "submodule"}], "connectivity": [[0, 1, 5, 2, 0, 1, 6, 7, 7], [5, 5, 6, 6, 7, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1, 2], [3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "pt32", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "stage0", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 8, 5, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "g0", "type": "submodule"}, {"id": 6, "content": "c0", "type": "submodule"}, {"id": 7, "content": "s0", "type": "submodule"}], "connectivity": [[0, 1, 5, 2, 6, 0, 1, 7, 6], [5, 5, 6, 6, 7, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "cout", "type": "output port"}, {"id": 4, "content": "pc0", "type": "submodule"}, {"id": 5, "content": "pc1", "type": "submodule"}, {"id": 6, "content": "pc2", "type": "submodule"}, {"id": 7, "content": "pc3", "type": "submodule"}, {"id": 8, "content": "pc4", "type": "submodule"}, {"id": 9, "content": "pc5", "type": "submodule"}, {"id": 10, "content": "pc6", "type": "submodule"}, {"id": 11, "content": "pc7", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5, 0, 1, 6, 0, 1, 7, 0, 1, 0, 1, 8, 0, 1, 9, 10, 0, 1, 6, 8, 5, 10, 0, 11, 4, 7, 1, 9, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 7, 0, 1, 5, 7, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "ksp", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "kspa1", "type": "submodule"}, {"id": 8, "content": "kspa2", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 6, 7, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "init", "type": "submodule"}, {"id": 5, "content": "transition", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "reseter", "type": "submodule"}, {"id": 7, "content": "updater", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 2, 6, 3, 4, 7], [6, 6, 7, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "ctrl", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "counter_out", "type": "output port"}, {"id": 4, "content": "control", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "core", "type": "submodule"}], "connectivity": [[0, 1, 4, 2, 3, 6], [6, 6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "en", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "reset_mod", "type": "submodule"}, {"id": 6, "content": "count_mod", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 5, 3, 2, 6], [5, 5, 6, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "rc", "type": "submodule"}, {"id": 5, "content": "cl", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "counter_init", "type": "submodule"}, {"id": 7, "content": "count_operation", "type": "submodule"}], "connectivity": [[1, 0, 0, 1, 3, 6, 2, 4, 7], [6, 6, 7, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "logic_unit", "type": "submodule"}, {"id": 6, "content": "correction_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5, 6], [5, 5, 5, 5, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "loader", "type": "submodule"}, {"id": 7, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 1, 0, 6, 3, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "reset_mod", "type": "submodule"}, {"id": 7, "content": "count_mod", "type": "submodule"}], "connectivity": [[1, 0, 6, 0, 1, 4, 2, 3, 7], [6, 6, 7, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reset_counter", "type": "submodule"}, {"id": 5, "content": "count_logic", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "load_mod", "type": "submodule"}, {"id": 7, "content": "count_mod", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 0, 1, 6, 2, 3, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "init", "type": "submodule"}, {"id": 4, "content": "transition", "type": "submodule"}], "connectivity": [[1, 1, 0, 3, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "en", "type": "input port"}, {"id": 3, "content": "dir", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "logic_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "load_val", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "lc", "type": "submodule"}, {"id": 7, "content": "cc", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 6, 0, 4, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "load_module", "type": "submodule"}, {"id": 7, "content": "count_module", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 1, 6, 0, 3, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_val", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "count_logic", "type": "submodule"}, {"id": 7, "content": "load_module", "type": "submodule"}], "connectivity": [[1, 0, 6, 2, 0, 3, 6, 4, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "logic_block", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reset_module", "type": "submodule"}, {"id": 5, "content": "count_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "logic_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_val", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "logic_unit", "type": "submodule"}, {"id": 7, "content": "register_unit", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 2, 7, 1, 0, 6, 7], [6, 6, 6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "load_value", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "logic_unit", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 3, 6], [6, 6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "loader", "type": "submodule"}, {"id": 7, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 1, 6, 0, 3, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "up_module", "type": "submodule"}, {"id": 5, "content": "down_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reseter", "type": "submodule"}, {"id": 5, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "loader", "type": "submodule"}, {"id": 7, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 1, 6, 0, 3, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "ctrl", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reset_mod", "type": "submodule"}, {"id": 5, "content": "control_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "direction_control", "type": "submodule"}, {"id": 5, "content": "counter", "type": "submodule"}], "connectivity": [[2, 1, 0, 4, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "control", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "ctrl", "type": "submodule"}, {"id": 6, "content": "manage", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 5, 6], [5, 5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "up_counter", "type": "submodule"}, {"id": 6, "content": "down_counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 2, 3, 5, 6, 3], [5, 5, 5, 5, 6, 6, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "logic_block", "type": "submodule"}, {"id": 5, "content": "count_block", "type": "submodule"}], "connectivity": [[2, 1, 4, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "data_in", "type": "input port"}, {"id": 6, "content": "count", "type": "output port"}, {"id": 7, "content": "loader", "type": "submodule"}, {"id": 8, "content": "counter", "type": "submodule"}, {"id": 9, "content": "output_reg", "type": "submodule"}], "connectivity": [[1, 0, 5, 2, 0, 1, 3, 4, 7, 1, 8, 0, 9], [7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "en_ctrl", "type": "submodule"}, {"id": 6, "content": "core", "type": "submodule"}], "connectivity": [[2, 1, 5, 0, 3, 6], [5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "mode_controller", "type": "submodule"}, {"id": 5, "content": "holder", "type": "submodule"}], "connectivity": [[1, 0, 5, 2, 1, 0, 4, 5], [4, 4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "loader", "type": "submodule"}, {"id": 7, "content": "controller", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 0, 1, 2, 3, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "control", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "init", "type": "submodule"}, {"id": 5, "content": "transition", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "load_val", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "loader", "type": "submodule"}, {"id": 7, "content": "counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 6, 4, 7], [6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "init", "type": "submodule"}, {"id": 5, "content": "count_logic", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "in_data", "type": "input port"}, {"id": 5, "content": "out", "type": "output port"}, {"id": 6, "content": "load_reset", "type": "submodule"}, {"id": 7, "content": "count", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 0, 1, 2, 3, 6, 7], [6, 6, 6, 6, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "logic_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "logic_block", "type": "submodule"}, {"id": 5, "content": "output_block", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 5], [4, 4, 4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "load_val", "type": "input port"}, {"id": 6, "content": "count", "type": "output port"}, {"id": 7, "content": "initload", "type": "submodule"}, {"id": 8, "content": "control", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 3, 4, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 8, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "clear", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count_out", "type": "output port"}, {"id": 5, "content": "clear_module", "type": "submodule"}, {"id": 6, "content": "count_module", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 3, 6], [5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "ctrl", "type": "submodule"}, {"id": 5, "content": "operate", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 0, 2, 5], [4, 4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "init", "type": "submodule"}, {"id": 5, "content": "operation", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "logic_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "operation", "type": "submodule"}], "connectivity": [[1, 0, 3, 2, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "dir", "type": "input port"}, {"id": 4, "content": "load_val", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "lrc", "type": "submodule"}, {"id": 7, "content": "cl", "type": "submodule"}], "connectivity": [[0, 4, 1, 2, 7, 1, 0, 6, 3, 7], [6, 6, 6, 6, 6, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "inc", "type": "submodule"}, {"id": 5, "content": "dec", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 2, 4, 5], [4, 4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reset_module", "type": "submodule"}, {"id": 5, "content": "control_module", "type": "submodule"}, {"id": 6, "content": "logic_module", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 5, 0, 6], [4, 4, 5, 5, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "up_counter", "type": "submodule"}, {"id": 5, "content": "down_counter", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "reset_behavior", "type": "submodule"}, {"id": 5, "content": "control", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "logic_block", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}, {"id": 4, "content": "converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "logic_block", "type": "submodule"}], "connectivity": [[0, 1, 2, 3, 4, 6], [6, 6, 6, 6, 6, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "en", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "init", "type": "submodule"}, {"id": 6, "content": "operation", "type": "submodule"}], "connectivity": [[1, 0, 0, 5, 1, 3, 2, 6], [5, 5, 6, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "load_value", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "load_ctrl", "type": "submodule"}, {"id": 6, "content": "count_ctrl", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 5, 2, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 7, 6, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "c", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "mult6_inst1", "type": "submodule"}, {"id": 5, "content": "mult6_inst2", "type": "submodule"}, {"id": 6, "content": "add24_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5, 6], [4, 4, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}, {"id": 9, "content": "cla5", "type": "submodule"}, {"id": 10, "content": "cla6", "type": "submodule"}, {"id": 11, "content": "cla7", "type": "submodule"}, {"id": 12, "content": "cla8", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 1, 11, 7, 12, 9, 6, 10, 8, 5, 11, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Co", "type": "output port"}, {"id": 5, "content": "cla_adder", "type": "submodule"}, {"id": 6, "content": "rc_adder1", "type": "submodule"}, {"id": 7, "content": "rc_adder2", "type": "submodule"}], "connectivity": [[0, 1, 6, 0, 1, 2, 1, 0, 2, 7, 6, 5, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder_low", "type": "submodule"}, {"id": 6, "content": "adder_high1", "type": "submodule"}, {"id": 7, "content": "adder_high2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 7, 6, 5, 7, 5, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "lower_adder", "type": "submodule"}, {"id": 6, "content": "upper_adder0", "type": "submodule"}, {"id": 7, "content": "upper_adder1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 5, 7, 6, 5, 7, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 6, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "block0", "type": "submodule"}, {"id": 6, "content": "block1", "type": "submodule"}, {"id": 7, "content": "block2", "type": "submodule"}, {"id": 8, "content": "block3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 6, 7, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "rca0", "type": "submodule"}, {"id": 6, "content": "rca1", "type": "submodule"}, {"id": 7, "content": "rca2", "type": "submodule"}, {"id": 8, "content": "rca3", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 5, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Co", "type": "output port"}, {"id": 5, "content": "add8_inst1", "type": "submodule"}, {"id": 6, "content": "add8_inst2", "type": "submodule"}, {"id": 7, "content": "add8_inst3", "type": "submodule"}, {"id": 8, "content": "add8_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 7, 6, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "fba0", "type": "submodule"}, {"id": 6, "content": "fba1", "type": "submodule"}, {"id": 7, "content": "fba2", "type": "submodule"}, {"id": 8, "content": "fba3", "type": "submodule"}, {"id": 9, "content": "fba4", "type": "submodule"}, {"id": 10, "content": "fba5", "type": "submodule"}, {"id": 11, "content": "fba6", "type": "submodule"}, {"id": 12, "content": "fba7", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 11, 1, 0, 8, 10, 12, 6, 11, 9, 7, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_upper", "type": "submodule"}, {"id": 6, "content": "csa_lower", "type": "submodule"}], "connectivity": [[1, 6, 0, 1, 2, 0, 6, 5, 5], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_block0", "type": "submodule"}, {"id": 6, "content": "csa_block1", "type": "submodule"}, {"id": 7, "content": "csa_block2", "type": "submodule"}, {"id": 8, "content": "csa_block3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 7, 5, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "rca_lower", "type": "submodule"}, {"id": 6, "content": "rca_upper_no_cin", "type": "submodule"}, {"id": 7, "content": "rca_upper_with_cin", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 5, 7, 6, 5, 7, 6], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Co", "type": "output port"}, {"id": 5, "content": "lower_half", "type": "submodule"}, {"id": 6, "content": "upper_half", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cs_adder0", "type": "submodule"}, {"id": 6, "content": "cs_adder1", "type": "submodule"}, {"id": 7, "content": "cs_adder2", "type": "submodule"}, {"id": 8, "content": "cs_adder3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 8, 6, 7, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "GCSB1", "type": "submodule"}, {"id": 7, "content": "GCSB2", "type": "submodule"}, {"id": 8, "content": "GCSB3", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 1, 6, 0, 7, 1, 0, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_adder_inst", "type": "submodule"}, {"id": 6, "content": "ripple_adder_inst", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 7, 0, 1, 8, 7, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "low_half", "type": "submodule"}, {"id": 6, "content": "high_half", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add8_csla_inst1", "type": "submodule"}, {"id": 6, "content": "add8_csla_inst2", "type": "submodule"}, {"id": 7, "content": "add8_csla_inst3", "type": "submodule"}, {"id": 8, "content": "add8_csla_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 7, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "csa_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "csa_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "csa_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "carry_in", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "rca_16bit", "type": "submodule"}, {"id": 6, "content": "cla_16bit", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_16_inst1", "type": "submodule"}, {"id": 6, "content": "csa_16_inst2", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 6, 8, 5, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "csla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "csla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "csla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 6, 0, 1, 7, 0, 1, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 7, 5, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_0", "type": "submodule"}, {"id": 6, "content": "csa_1", "type": "submodule"}, {"id": 7, "content": "csa_2", "type": "submodule"}, {"id": 8, "content": "csa_3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 7, 0, 1, 6, 7, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "LCU0", "type": "submodule"}, {"id": 6, "content": "LCU1", "type": "submodule"}, {"id": 7, "content": "LCU2", "type": "submodule"}, {"id": 8, "content": "LCU3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 6, 5, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "add4_inst1", "type": "submodule"}, {"id": 6, "content": "add4_inst2", "type": "submodule"}, {"id": 7, "content": "add4_inst3", "type": "submodule"}, {"id": 8, "content": "add4_inst4", "type": "submodule"}, {"id": 9, "content": "add4_inst5", "type": "submodule"}, {"id": 10, "content": "add4_inst6", "type": "submodule"}, {"id": 11, "content": "add4_inst7", "type": "submodule"}, {"id": 12, "content": "add4_inst8", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 8, 1, 0, 0, 1, 9, 0, 1, 10, 0, 1, 11, 7, 10, 12, 8, 9, 5, 11, 6, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "adder_inst", "type": "submodule"}, {"id": 6, "content": "subtractor_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 6, 5, 2, 6, 5], [5, 5, 6, 6, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cs_adder1", "type": "submodule"}, {"id": 6, "content": "cs_adder2", "type": "submodule"}, {"id": 7, "content": "cs_adder3", "type": "submodule"}, {"id": 8, "content": "cs_adder4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 6, 0, 1, 7, 0, 1, 6, 5, 8, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 7, 8, 5, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA_high", "type": "submodule"}, {"id": 8, "content": "mux_low", "type": "submodule"}, {"id": 9, "content": "mux_high", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 0, 1, 5, 0, 6, 2, 5, 7, 5, 8, 9, 7, 5], [5, 5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 7, 6, 8, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "clg_4bit_inst", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 9, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 2, 5, 0, 1, 6, 5, 0, 1, 7, 5, 0, 1, 8, 7, 9, 6, 8, 9], [5, 5, 5, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 6, 1, 0, 7, 1, 0, 5, 8, 6, 7, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 7, 8, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "csa_lower", "type": "submodule"}, {"id": 6, "content": "csa_upper", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 5, 6, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Co", "type": "output port"}, {"id": 5, "content": "adder_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "adder_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "adder_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "adder_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 8, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla4_inst1", "type": "submodule"}, {"id": 6, "content": "cla4_inst2", "type": "submodule"}, {"id": 7, "content": "cla4_inst3", "type": "submodule"}, {"id": 8, "content": "cla4_inst4", "type": "submodule"}, {"id": 9, "content": "cla4_inst5", "type": "submodule"}, {"id": 10, "content": "cla4_inst6", "type": "submodule"}, {"id": 11, "content": "cla4_inst7", "type": "submodule"}, {"id": 12, "content": "cla4_inst8", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 1, 0, 0, 9, 1, 0, 1, 10, 0, 1, 11, 6, 11, 8, 10, 12, 9, 7, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "carry_select", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 5, 7, 7], [5, 5, 5, 6, 6, 6, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla4_inst1", "type": "submodule"}, {"id": 6, "content": "cla4_inst2", "type": "submodule"}, {"id": 7, "content": "cla4_inst3", "type": "submodule"}, {"id": 8, "content": "cla4_inst4", "type": "submodule"}, {"id": 9, "content": "cla4_inst5", "type": "submodule"}, {"id": 10, "content": "cla4_inst6", "type": "submodule"}, {"id": 11, "content": "cla4_inst7", "type": "submodule"}, {"id": 12, "content": "cla4_inst8", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 0, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 11, 1, 0, 9, 8, 12, 5, 11, 10, 6, 7, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "addsub8_inst1", "type": "submodule"}, {"id": 6, "content": "addsub8_inst2", "type": "submodule"}, {"id": 7, "content": "addsub8_inst3", "type": "submodule"}, {"id": 8, "content": "addsub8_inst4", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 5, 2, 6, 1, 0, 2, 0, 1, 7, 6, 7, 5, 8, 2, 8, 7], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "Co", "type": "output port"}, {"id": 5, "content": "cla0", "type": "submodule"}, {"id": 6, "content": "cla1", "type": "submodule"}, {"id": 7, "content": "cla2", "type": "submodule"}, {"id": 8, "content": "cla3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 7, 0, 1, 7, 6, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 7, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "rca_low", "type": "submodule"}, {"id": 6, "content": "rca_high_c0", "type": "submodule"}, {"id": 7, "content": "rca_high_c1", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 0, 1, 5, 6, 7, 5, 6, 7], [5, 5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 6, 0, 1, 7, 0, 1, 7, 6, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA_lower", "type": "submodule"}, {"id": 6, "content": "CSB_upper", "type": "submodule"}], "connectivity": [[0, 1, 2, 5, 0, 1, 6, 5, 5, 6], [5, 5, 5, 6, 6, 6, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 7, 0, 1, 7, 8, 5, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "cout", "type": "output port"}, {"id": 5, "content": "cla1", "type": "submodule"}, {"id": 6, "content": "cla2", "type": "submodule"}, {"id": 7, "content": "cla3", "type": "submodule"}, {"id": 8, "content": "cla4", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 8, 5, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla4_inst1", "type": "submodule"}, {"id": 6, "content": "cla4_inst2", "type": "submodule"}, {"id": 7, "content": "cla4_inst3", "type": "submodule"}, {"id": 8, "content": "cla4_inst4", "type": "submodule"}, {"id": 9, "content": "cla4_inst5", "type": "submodule"}, {"id": 10, "content": "cla4_inst6", "type": "submodule"}, {"id": 11, "content": "cla4_inst7", "type": "submodule"}, {"id": 12, "content": "cla4_inst8", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 5, 6, 0, 1, 0, 1, 7, 8, 1, 0, 9, 0, 1, 0, 1, 10, 0, 1, 11, 9, 7, 11, 8, 10, 12, 6, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla0", "type": "submodule"}, {"id": 6, "content": "cla1", "type": "submodule"}, {"id": 7, "content": "cla2", "type": "submodule"}, {"id": 8, "content": "cla3", "type": "submodule"}], "connectivity": [[1, 0, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 6, 7, 5, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "cla_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "cla_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "cla_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "cla_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 0, 1, 7, 5, 7, 8, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add8_inst1", "type": "submodule"}, {"id": 6, "content": "add8_inst2", "type": "submodule"}, {"id": 7, "content": "add8_inst3", "type": "submodule"}, {"id": 8, "content": "add8_inst4", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 0, 1, 0, 1, 6, 7, 0, 1, 5, 6, 7, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder_8bit_inst1", "type": "submodule"}, {"id": 6, "content": "adder_8bit_inst2", "type": "submodule"}, {"id": 7, "content": "adder_8bit_inst3", "type": "submodule"}, {"id": 8, "content": "adder_8bit_inst4", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 7, 5, 6, 8, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "mod", "type": "input port"}, {"id": 4, "content": "a", "type": "input port"}, {"id": 5, "content": "b", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "overflow", "type": "output port"}, {"id": 8, "content": "u_adder", "type": "submodule"}, {"id": 9, "content": "u_subtractor", "type": "submodule"}, {"id": 10, "content": "u_and", "type": "submodule"}, {"id": 11, "content": "u_or", "type": "submodule"}], "connectivity": [[4, 5, 4, 5, 4, 5, 4, 5, 11, 9, 10, 3, 8, 5, 8, 9], [8, 8, 9, 9, 10, 10, 11, 11, 6, 6, 6, 6, 6, 6, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "ctrl", "type": "input port"}, {"id": 1, "content": "in1", "type": "input port"}, {"id": 2, "content": "in2", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "u_bitwise_and", "type": "submodule"}, {"id": 5, "content": "u_bitwise_or", "type": "submodule"}, {"id": 6, "content": "u_bitwise_xor", "type": "submodule"}], "connectivity": [[2, 1, 2, 1, 2, 1, 5, 6, 0, 4], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 6, 7, 5, 5, 6], [5, 5, 6, 6, 7, 7, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "ctrl", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "add_module", "type": "submodule"}, {"id": 5, "content": "sub_module", "type": "submodule"}, {"id": 6, "content": "xor_module", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 6, 0, 4, 5], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_and", "type": "submodule"}, {"id": 5, "content": "u_or", "type": "submodule"}, {"id": 6, "content": "u_xor", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 4, 5, 6, 2], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and_module", "type": "submodule"}, {"id": 7, "content": "u_or_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 7, 4, 6], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "input_a", "type": "input port"}, {"id": 3, "content": "input_b", "type": "input port"}, {"id": 4, "content": "output_sum", "type": "output port"}, {"id": 5, "content": "u_inverter_a", "type": "submodule"}, {"id": 6, "content": "u_inverter_b", "type": "submodule"}, {"id": 7, "content": "u_adder", "type": "submodule"}], "connectivity": [[2, 3, 6, 5, 7], [5, 6, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "x", "type": "input port"}, {"id": 4, "content": "y", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_comparator", "type": "submodule"}], "connectivity": [[3, 4, 2, 6], [6, 6, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "operand_a", "type": "input port"}, {"id": 2, "content": "operand_b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and_gate", "type": "submodule"}, {"id": 7, "content": "u_or_gate", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 7, 6, 4, 5], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "ctrl", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "u_and", "type": "submodule"}, {"id": 5, "content": "u_or", "type": "submodule"}, {"id": 6, "content": "u_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 5, 4, 0, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "cin", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "cout", "type": "output port"}, {"id": 6, "content": "u_bitwise", "type": "submodule"}, {"id": 7, "content": "u_arith", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 3, 7, 0, 6, 7, 0], [6, 6, 6, 7, 7, 7, 7, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_complex_adder", "type": "submodule"}, {"id": 9, "content": "u_complex_multiplier", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 3, 2, 5, 4, 9, 9], [8, 8, 8, 8, 9, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u_voting_logic", "type": "submodule"}], "connectivity": [[2, 4], [4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and_gate", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 4, 6, 5, 0], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op", "type": "input port"}, {"id": 2, "content": "in1", "type": "input port"}, {"id": 3, "content": "in2", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}, {"id": 9, "content": "u_xor", "type": "submodule"}], "connectivity": [[3, 2, 3, 2, 3, 2, 3, 2, 3, 2, 9, 8, 6, 7, 1, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "c", "type": "input port"}, {"id": 5, "content": "d", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_real_calculator", "type": "submodule"}, {"id": 9, "content": "u_imaginary_calculator", "type": "submodule"}], "connectivity": [[2, 4, 3, 5, 2, 4, 3, 5, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "op_select", "type": "input port"}, {"id": 7, "content": "out_real", "type": "output port"}, {"id": 8, "content": "out_imag", "type": "output port"}, {"id": 9, "content": "u_complex_adder", "type": "submodule"}, {"id": 10, "content": "u_complex_multiplier", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 3, 2, 5, 4, 6, 9, 10, 6, 10, 9], [9, 9, 9, 9, 10, 10, 10, 10, 7, 7, 7, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "u_comparator", "type": "submodule"}, {"id": 4, "content": "u_multiplier", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 3], [3, 3, 4, 4, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "op_code", "type": "input port"}, {"id": 4, "content": "a", "type": "input port"}, {"id": 5, "content": "b", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_alu_core", "type": "submodule"}, {"id": 8, "content": "u_result_register", "type": "submodule"}], "connectivity": [[3, 4, 5, 1, 2, 7, 0, 8], [7, 7, 7, 8, 8, 8, 8, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "a", "type": "input port"}, {"id": 4, "content": "b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 3, 4, 6, 7, 8], [6, 6, 7, 7, 8, 8, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "sel", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 5, 6, 1], [5, 5, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_select", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and_module", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 5, 7, 6], [5, 5, 6, 6, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "real1", "type": "input port"}, {"id": 4, "content": "imag1", "type": "input port"}, {"id": 5, "content": "real2", "type": "input port"}, {"id": 6, "content": "imag2", "type": "input port"}, {"id": 7, "content": "real_out", "type": "output port"}, {"id": 8, "content": "imag_out", "type": "output port"}, {"id": 9, "content": "u_real_op", "type": "submodule"}, {"id": 10, "content": "u_imag_op", "type": "submodule"}], "connectivity": [[3, 5, 2, 4, 6, 2, 9, 10], [9, 9, 9, 10, 10, 10, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "z", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 1, 5, 6], [5, 5, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "operand_a", "type": "input port"}, {"id": 4, "content": "operand_b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "zero_flag", "type": "output port"}, {"id": 7, "content": "u_adder", "type": "submodule"}, {"id": 8, "content": "u_subtractor", "type": "submodule"}, {"id": 9, "content": "u_xor", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 3, 4, 7, 8, 9, 7, 8, 9], [7, 7, 8, 8, 9, 9, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_complex_adder", "type": "submodule"}, {"id": 9, "content": "u_complex_multiplier", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 3, 2, 5, 4, 8, 9, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 6, 6, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_select", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}], "connectivity": [[2, 3], [4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_a", "type": "input port"}, {"id": 1, "content": "op_b", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}], "connectivity": [[0, 1], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "sel", "type": "input port"}, {"id": 1, "content": "x", "type": "input port"}, {"id": 2, "content": "y", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "operation", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 5, 6, 0, 0], [5, 5, 6, 6, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_sel", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 0, 6, 4, 8, 7, 5], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "x", "type": "input port"}, {"id": 4, "content": "y", "type": "input port"}, {"id": 5, "content": "z", "type": "output port"}, {"id": 6, "content": "u_add", "type": "submodule"}, {"id": 7, "content": "u_sub", "type": "submodule"}, {"id": 8, "content": "u_mul", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 3, 4, 6, 8, 7], [6, 6, 7, 7, 8, 8, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "a", "type": "input port"}, {"id": 4, "content": "b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "valid", "type": "output port"}, {"id": 7, "content": "u_adder", "type": "submodule"}, {"id": 8, "content": "u_subtractor", "type": "submodule"}, {"id": 9, "content": "u_bitwise_and", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 3, 4, 8, 9, 7], [7, 7, 8, 8, 9, 9, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and_gate", "type": "submodule"}, {"id": 7, "content": "u_or_gate", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 4, 6, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "result", "type": "output port"}, {"id": 3, "content": "u_adder", "type": "submodule"}, {"id": 4, "content": "u_xor", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "sel", "type": "input port"}, {"id": 2, "content": "vec1", "type": "input port"}, {"id": 3, "content": "vec2", "type": "input port"}, {"id": 4, "content": "result_vec", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[2, 1, 3, 2, 1, 3, 2, 1, 3, 2, 1, 3, 7, 6, 8, 5], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}, {"id": 9, "content": "u_xor", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 8, 2, 5, 7, 6, 9, 8, 2, 5, 7, 6, 9], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder_subtractor", "type": "submodule"}, {"id": 6, "content": "u_logic_unit", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 2, 3, 1, 6, 5], [5, 5, 5, 5, 6, 6, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_sel", "type": "input port"}, {"id": 1, "content": "x", "type": "input port"}, {"id": 2, "content": "y", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 0, 7, 4, 5, 8, 6], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "a", "type": "input port"}, {"id": 4, "content": "b", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_alu", "type": "submodule"}, {"id": 7, "content": "u_register", "type": "submodule"}], "connectivity": [[3, 4, 2, 6, 1, 0, 7], [6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "op_select", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_subtractor", "type": "submodule"}, {"id": 8, "content": "u_ander", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 8, 7, 6], [6, 6, 7, 7, 8, 8, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "ctrl", "type": "input port"}, {"id": 1, "content": "in1", "type": "input port"}, {"id": 2, "content": "in2", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}], "connectivity": [[2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 5, 7, 8, 4, 6, 0], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 7, 6, 5, 4], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "mode", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_logic_and", "type": "submodule"}, {"id": 5, "content": "u_logic_or", "type": "submodule"}, {"id": 6, "content": "u_logic_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 0, 4, 5, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_sel", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 0, 5, 4, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u_square", "type": "submodule"}, {"id": 5, "content": "u_sum_with_saturation", "type": "submodule"}], "connectivity": [[2, 4, 1, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "valid", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_subtractor", "type": "submodule"}, {"id": 8, "content": "u_and", "type": "submodule"}, {"id": 9, "content": "u_or", "type": "submodule"}, {"id": 10, "content": "u_xor", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 2, 3, 9, 10, 7, 8, 6], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_sel", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_bitwise_and", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 5, 7, 6], [5, 5, 6, 6, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_subtractor", "type": "submodule"}, {"id": 8, "content": "u_bitwise_and", "type": "submodule"}, {"id": 9, "content": "u_bitwise_or", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 7, 9, 6, 8, 7, 6], [6, 6, 7, 7, 8, 8, 9, 9, 4, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "operand1", "type": "input port"}, {"id": 4, "content": "operand2", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_subtractor", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}], "connectivity": [[4, 3, 4, 3, 4, 3, 6, 8, 7], [6, 6, 7, 7, 8, 8, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "control", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and_gate", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 4, 6, 5], [4, 4, 5, 5, 6, 6, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "x", "type": "input port"}, {"id": 4, "content": "y", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "valid", "type": "output port"}, {"id": 7, "content": "u_adder", "type": "submodule"}, {"id": 8, "content": "u_subtractor", "type": "submodule"}, {"id": 9, "content": "u_multiplier", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 3, 4, 8, 7, 9], [7, 7, 8, 8, 9, 9, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_sel", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 8, 6, 7, 5], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}, {"id": 9, "content": "u_xor", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 7, 5, 8, 6, 9, 7, 5, 8, 6], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_and", "type": "submodule"}, {"id": 6, "content": "u_or", "type": "submodule"}, {"id": 7, "content": "u_xor", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 1, 5, 7, 6], [5, 5, 6, 6, 7, 7, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_adder", "type": "submodule"}, {"id": 9, "content": "u_multiplier", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 3, 2, 5, 4, 8, 9, 9, 8], [8, 8, 8, 8, 9, 9, 9, 9, 6, 6, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_sel", "type": "input port"}, {"id": 1, "content": "x", "type": "input port"}, {"id": 2, "content": "y", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_bitwise_and", "type": "submodule"}, {"id": 5, "content": "u_bitwise_or", "type": "submodule"}, {"id": 6, "content": "u_bitwise_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 0, 4, 5, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 4, 5, 6], [4, 4, 5, 5, 6, 6, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_complex_multiplier", "type": "submodule"}, {"id": 9, "content": "u_complex_accumulator", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 1, 8, 0, 9, 9], [8, 8, 8, 8, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "real1", "type": "input port"}, {"id": 4, "content": "imag1", "type": "input port"}, {"id": 5, "content": "real2", "type": "input port"}, {"id": 6, "content": "imag2", "type": "input port"}, {"id": 7, "content": "real_out", "type": "output port"}, {"id": 8, "content": "imag_out", "type": "output port"}, {"id": 9, "content": "u_complex_adder", "type": "submodule"}, {"id": 10, "content": "u_complex_subtractor", "type": "submodule"}], "connectivity": [[4, 3, 6, 5, 4, 3, 6, 5, 2, 10, 9, 2, 10, 9], [9, 9, 9, 9, 10, 10, 10, 10, 7, 7, 7, 8, 8, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_code", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_and", "type": "submodule"}, {"id": 8, "content": "u_or", "type": "submodule"}, {"id": 9, "content": "u_xor", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 2, 3, 2, 3, 5, 7, 9, 6, 8], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "real1", "type": "input port"}, {"id": 3, "content": "imag1", "type": "input port"}, {"id": 4, "content": "real2", "type": "input port"}, {"id": 5, "content": "imag2", "type": "input port"}, {"id": 6, "content": "real_out", "type": "output port"}, {"id": 7, "content": "imag_out", "type": "output port"}, {"id": 8, "content": "u_complex_adder", "type": "submodule"}, {"id": 9, "content": "u_complex_multiplier", "type": "submodule"}], "connectivity": [[3, 2, 5, 4, 3, 2, 8, 9, 9], [8, 8, 8, 8, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_select", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "u_zero_detector", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 5], [5, 5, 5, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x_real", "type": "input port"}, {"id": 3, "content": "x_imag", "type": "input port"}, {"id": 4, "content": "y_real", "type": "input port"}, {"id": 5, "content": "y_imag", "type": "input port"}, {"id": 6, "content": "z_real", "type": "input port"}, {"id": 7, "content": "z_imag", "type": "input port"}, {"id": 8, "content": "out_real", "type": "output port"}, {"id": 9, "content": "out_imag", "type": "output port"}, {"id": 10, "content": "u_complex_multiplier", "type": "submodule"}, {"id": 11, "content": "u_complex_adder", "type": "submodule"}], "connectivity": [[2, 4, 5, 3, 6, 10, 7, 11, 11], [10, 10, 10, 10, 11, 11, 11, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_final_adder", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 6, 5, 7, 8], [5, 5, 6, 6, 7, 7, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_sel", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_bitwise", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 1, 2, 3, 5, 7, 6], [5, 5, 6, 6, 7, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "x", "type": "input port"}, {"id": 4, "content": "y", "type": "input port"}, {"id": 5, "content": "result", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_xor", "type": "submodule"}], "connectivity": [[3, 4, 3, 4, 7, 6, 2], [6, 6, 7, 7, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 6, 7, 5], [5, 5, 6, 6, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "addend", "type": "input port"}, {"id": 5, "content": "subtrahend", "type": "input port"}, {"id": 6, "content": "result", "type": "output port"}, {"id": 7, "content": "u_multiplier", "type": "submodule"}, {"id": 8, "content": "u_adder", "type": "submodule"}, {"id": 9, "content": "u_subtractor", "type": "submodule"}], "connectivity": [[2, 3, 7, 4, 8, 5, 9], [7, 7, 8, 8, 9, 9, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a1", "type": "input port"}, {"id": 1, "content": "a2", "type": "input port"}, {"id": 2, "content": "x1", "type": "input port"}, {"id": 3, "content": "x2", "type": "input port"}, {"id": 4, "content": "sum", "type": "output port"}, {"id": 5, "content": "xor_result", "type": "output port"}, {"id": 6, "content": "u_adder", "type": "submodule"}, {"id": 7, "content": "u_xor_logic", "type": "submodule"}], "connectivity": [[1, 0, 3, 2, 6, 7], [6, 6, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}, {"id": 9, "content": "u_left_shift", "type": "submodule"}, {"id": 10, "content": "u_right_shift", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 5, 4, 7, 6, 9, 10, 8], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "opcode", "type": "input port"}, {"id": 2, "content": "x", "type": "input port"}, {"id": 3, "content": "y", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_subtractor", "type": "submodule"}, {"id": 7, "content": "u_bitwise_and", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 2, 3, 5, 7, 6], [5, 5, 6, 6, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_code", "type": "input port"}, {"id": 1, "content": "a", "type": "input port"}, {"id": 2, "content": "b", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "u_adder", "type": "submodule"}, {"id": 5, "content": "u_subtractor", "type": "submodule"}, {"id": 6, "content": "u_and", "type": "submodule"}, {"id": 7, "content": "u_or", "type": "submodule"}, {"id": 8, "content": "u_xor", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 7, 8, 5, 6, 0, 4], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "c", "type": "input port"}, {"id": 3, "content": "max_out", "type": "output port"}, {"id": 4, "content": "comp1", "type": "submodule"}, {"id": 5, "content": "comp2", "type": "submodule"}], "connectivity": [[0, 1, 4, 2, 5], [4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "RCA0", "type": "submodule"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 11, 9, 10, 5, 7, 4, 8, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "CarryOut", "type": "output port"}, {"id": 4, "content": "RCA32", "type": "submodule"}, {"id": 5, "content": "CSA32", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}, {"id": 12, "content": "adder8", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 1, 11, 0, 9, 10, 8, 7, 12, 11, 6, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}, {"id": 12, "content": "add8", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 11, 1, 0, 11, 6, 10, 9, 7, 8, 12, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 1, 10, 0, 7, 4, 8, 10, 5, 9, 11, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C64", "type": "output port"}, {"id": 4, "content": "add0", "type": "submodule"}, {"id": 5, "content": "add1", "type": "submodule"}, {"id": 6, "content": "add2", "type": "submodule"}, {"id": 7, "content": "add3", "type": "submodule"}, {"id": 8, "content": "add4", "type": "submodule"}, {"id": 9, "content": "add5", "type": "submodule"}, {"id": 10, "content": "add6", "type": "submodule"}, {"id": 11, "content": "add7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 11, 10, 6, 8, 7, 9, 5, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}, {"id": 9, "content": "adder4", "type": "submodule"}, {"id": 10, "content": "adder5", "type": "submodule"}, {"id": 11, "content": "adder6", "type": "submodule"}, {"id": 12, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 10, 1, 0, 1, 11, 0, 9, 10, 12, 6, 8, 11, 7, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 7, 8, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}, {"id": 9, "content": "RCA4", "type": "submodule"}, {"id": 10, "content": "RCA5", "type": "submodule"}, {"id": 11, "content": "RCA6", "type": "submodule"}, {"id": 12, "content": "RCA7", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 6, 1, 0, 1, 7, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 11, 1, 0, 9, 11, 7, 5, 8, 10, 6, 12, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 1, 7, 0, 8, 1, 0, 9, 1, 0, 10, 1, 0, 5, 7, 8, 11, 6, 10, 9, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}, {"id": 7, "content": "KS4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 7, 4, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}, {"id": 12, "content": "adder8", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 1, 11, 0, 10, 11, 5, 9, 7, 12, 8, 6, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "rca1", "type": "submodule"}, {"id": 5, "content": "csa1", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 4, 5, 5], [4, 4, 5, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 11, 10, 8, 9, 7, 4, 6, 5, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 5, 6, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 10, 1, 0, 8, 7, 4, 6, 5, 11, 9, 10, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 5, 8, 10, 9, 7, 6, 4, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 9, 4, 6, 10, 8, 5, 7, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "BCD1", "type": "submodule"}, {"id": 5, "content": "BCD2", "type": "submodule"}, {"id": 6, "content": "BCD3", "type": "submodule"}, {"id": 7, "content": "BCD4", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "stage0", "type": "submodule"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}, {"id": 9, "content": "stage4", "type": "submodule"}, {"id": 10, "content": "stage5", "type": "submodule"}, {"id": 11, "content": "stage6", "type": "submodule"}, {"id": 12, "content": "stage7", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 2, 0, 1, 6, 2, 0, 2, 1, 7, 0, 8, 2, 1, 0, 9, 1, 2, 0, 1, 10, 2, 0, 2, 1, 11, 0, 5, 8, 6, 9, 10, 11, 12, 7, 12], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "add8_0", "type": "submodule"}, {"id": 5, "content": "add8_1", "type": "submodule"}, {"id": 6, "content": "add8_2", "type": "submodule"}, {"id": 7, "content": "add8_3", "type": "submodule"}, {"id": 8, "content": "add8_4", "type": "submodule"}, {"id": 9, "content": "add8_5", "type": "submodule"}, {"id": 10, "content": "add8_6", "type": "submodule"}, {"id": 11, "content": "add8_7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 1, 10, 0, 5, 9, 8, 7, 11, 6, 4, 10, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 5, 10, 11, 4, 8, 7, 9, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add0", "type": "submodule"}, {"id": 6, "content": "add1", "type": "submodule"}, {"id": 7, "content": "add2", "type": "submodule"}, {"id": 8, "content": "add3", "type": "submodule"}, {"id": 9, "content": "add4", "type": "submodule"}, {"id": 10, "content": "add5", "type": "submodule"}, {"id": 11, "content": "add6", "type": "submodule"}, {"id": 12, "content": "add7", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 1, 8, 0, 1, 9, 0, 10, 1, 0, 1, 11, 0, 6, 11, 7, 5, 9, 12, 10, 8, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}, {"id": 7, "content": "KS4", "type": "submodule"}, {"id": 8, "content": "KS5", "type": "submodule"}, {"id": 9, "content": "KS6", "type": "submodule"}, {"id": 10, "content": "KS7", "type": "submodule"}, {"id": 11, "content": "KS8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 6, 5, 7, 8, 4, 9, 10, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "ks1", "type": "submodule"}, {"id": 5, "content": "ks2", "type": "submodule"}, {"id": 6, "content": "ks3", "type": "submodule"}, {"id": 7, "content": "ks4", "type": "submodule"}, {"id": 8, "content": "ks5", "type": "submodule"}, {"id": 9, "content": "ks6", "type": "submodule"}, {"id": 10, "content": "ks7", "type": "submodule"}, {"id": 11, "content": "ks8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 5, 7, 9, 6, 4, 11, 8, 10, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 10, 1, 0, 4, 5, 11, 6, 7, 8, 9, 10, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 7, 4, 8, 10, 5, 6, 9, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "sum", "type": "output port"}, {"id": 3, "content": "carry_out", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 7, 1, 0, 1, 8, 0, 1, 9, 0, 10, 1, 0, 6, 5, 4, 11, 10, 8, 9, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_Out", "type": "output port"}, {"id": 4, "content": "KSN", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 4], [4, 4, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "Sum", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA0", "type": "submodule"}, {"id": 6, "content": "RCA1", "type": "submodule"}, {"id": 7, "content": "RCA2", "type": "submodule"}, {"id": 8, "content": "RCA3", "type": "submodule"}, {"id": 9, "content": "RCA4", "type": "submodule"}, {"id": 10, "content": "RCA5", "type": "submodule"}, {"id": 11, "content": "RCA6", "type": "submodule"}, {"id": 12, "content": "RCA7", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 1, 9, 0, 1, 10, 0, 11, 1, 0, 8, 12, 11, 7, 9, 6, 10, 5, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 6, 11, 5, 8, 4, 9, 10, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder1", "type": "submodule"}, {"id": 5, "content": "adder2", "type": "submodule"}, {"id": 6, "content": "adder3", "type": "submodule"}, {"id": 7, "content": "adder4", "type": "submodule"}, {"id": 8, "content": "adder5", "type": "submodule"}, {"id": 9, "content": "adder6", "type": "submodule"}, {"id": 10, "content": "adder7", "type": "submodule"}, {"id": 11, "content": "adder8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 4, 6, 5, 8, 10, 9, 11, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "C_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 10, 1, 0, 4, 11, 6, 5, 9, 7, 10, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "SUM", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 5, 11, 10, 7, 8, 9, 4, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}, {"id": 8, "content": "adder4", "type": "submodule"}, {"id": 9, "content": "adder5", "type": "submodule"}, {"id": 10, "content": "adder6", "type": "submodule"}, {"id": 11, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 1, 10, 0, 9, 10, 5, 8, 4, 7, 11, 6, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "RCA1", "type": "submodule"}, {"id": 5, "content": "RCA2", "type": "submodule"}, {"id": 6, "content": "RCA3", "type": "submodule"}, {"id": 7, "content": "RCA4", "type": "submodule"}, {"id": 8, "content": "RCA5", "type": "submodule"}, {"id": 9, "content": "RCA6", "type": "submodule"}, {"id": 10, "content": "RCA7", "type": "submodule"}, {"id": 11, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 7, 10, 6, 11, 5, 4, 9, 8, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "S", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "KS1", "type": "submodule"}, {"id": 5, "content": "KS2", "type": "submodule"}, {"id": 6, "content": "KS3", "type": "submodule"}, {"id": 7, "content": "KS4", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 6, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "adder0", "type": "submodule"}, {"id": 6, "content": "adder1", "type": "submodule"}, {"id": 7, "content": "adder2", "type": "submodule"}, {"id": 8, "content": "adder3", "type": "submodule"}, {"id": 9, "content": "adder4", "type": "submodule"}, {"id": 10, "content": "adder5", "type": "submodule"}, {"id": 11, "content": "adder6", "type": "submodule"}, {"id": 12, "content": "adder7", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 0, 1, 6, 0, 7, 1, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 11, 1, 0, 8, 5, 11, 6, 12, 7, 10, 9, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Cout", "type": "output port"}, {"id": 4, "content": "KS0", "type": "submodule"}, {"id": 5, "content": "KS1", "type": "submodule"}, {"id": 6, "content": "KS2", "type": "submodule"}, {"id": 7, "content": "KS3", "type": "submodule"}, {"id": 8, "content": "KS4", "type": "submodule"}, {"id": 9, "content": "KS5", "type": "submodule"}, {"id": 10, "content": "KS6", "type": "submodule"}, {"id": 11, "content": "KS7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 1, 7, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 6, 10, 9, 8, 11, 5, 4, 7, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "add8_0", "type": "submodule"}, {"id": 6, "content": "add8_1", "type": "submodule"}, {"id": 7, "content": "add8_2", "type": "submodule"}, {"id": 8, "content": "add8_3", "type": "submodule"}, {"id": 9, "content": "add8_4", "type": "submodule"}, {"id": 10, "content": "add8_5", "type": "submodule"}, {"id": 11, "content": "add8_6", "type": "submodule"}, {"id": 12, "content": "add8_7", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 1, 11, 0, 7, 9, 8, 10, 6, 5, 12, 11, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Cin", "type": "input port"}, {"id": 3, "content": "S", "type": "output port"}, {"id": 4, "content": "Cout", "type": "output port"}, {"id": 5, "content": "RCA1", "type": "submodule"}, {"id": 6, "content": "RCA2", "type": "submodule"}, {"id": 7, "content": "RCA3", "type": "submodule"}, {"id": 8, "content": "RCA4", "type": "submodule"}, {"id": 9, "content": "RCA5", "type": "submodule"}, {"id": 10, "content": "RCA6", "type": "submodule"}, {"id": 11, "content": "RCA7", "type": "submodule"}, {"id": 12, "content": "RCA8", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 5, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 11, 1, 0, 9, 8, 12, 5, 11, 6, 10, 7, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "comp_inst", "type": "submodule"}, {"id": 5, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 4, 0, 5, 5], [4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 4, 5, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "sign_extend", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "sub_unit", "type": "submodule"}], "connectivity": [[1, 2, 0, 5, 1, 5, 2, 0], [5, 5, 5, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 6, 1, 0, 7, 4, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_low", "type": "submodule"}, {"id": 5, "content": "sub_high", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "stage1", "type": "submodule"}, {"id": 5, "content": "stage2", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}, {"id": 8, "content": "S4", "type": "submodule"}, {"id": 9, "content": "S5", "type": "submodule"}, {"id": 10, "content": "S6", "type": "submodule"}, {"id": 11, "content": "S7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 7, 1, 0, 8, 1, 0, 9, 1, 0, 1, 10, 0, 5, 4, 9, 6, 10, 7, 8, 11, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "BLA", "type": "submodule"}, {"id": 6, "content": "upper_sub", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 6, 4, 5, 6], [4, 4, 5, 6, 6, 2, 2, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4, 1, 0], [4, 4, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 6, 7, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "upper_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "low_byte_subtractor", "type": "submodule"}, {"id": 5, "content": "high_byte_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 6, 5, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}, {"id": 8, "content": "u4", "type": "submodule"}, {"id": 9, "content": "u5", "type": "submodule"}, {"id": 10, "content": "u6", "type": "submodule"}, {"id": 11, "content": "u7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 1, 7, 0, 8, 1, 0, 9, 1, 0, 10, 1, 0, 6, 9, 7, 5, 8, 11, 10, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}, {"id": 8, "content": "s4", "type": "submodule"}, {"id": 9, "content": "s5", "type": "submodule"}, {"id": 10, "content": "s6", "type": "submodule"}, {"id": 11, "content": "s7", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 7, 10, 5, 9, 6, 8, 11, 4, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "complement_inst", "type": "submodule"}, {"id": 5, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 4, 0, 5, 5], [4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}, {"id": 8, "content": "S4", "type": "submodule"}, {"id": 9, "content": "S5", "type": "submodule"}, {"id": 10, "content": "S6", "type": "submodule"}, {"id": 11, "content": "S7", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 1, 7, 0, 1, 8, 0, 1, 9, 0, 1, 10, 0, 6, 11, 8, 7, 10, 4, 5, 9, 11], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 6, 7, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "FA0", "type": "submodule"}, {"id": 5, "content": "FA1", "type": "submodule"}, {"id": 6, "content": "FA2", "type": "submodule"}, {"id": 7, "content": "FA3", "type": "submodule"}, {"id": 8, "content": "FA4", "type": "submodule"}, {"id": 9, "content": "FA5", "type": "submodule"}, {"id": 10, "content": "FA6", "type": "submodule"}, {"id": 11, "content": "FA7", "type": "submodule"}, {"id": 12, "content": "FA8", "type": "submodule"}, {"id": 13, "content": "FA9", "type": "submodule"}, {"id": 14, "content": "FA10", "type": "submodule"}, {"id": 15, "content": "FA11", "type": "submodule"}, {"id": 16, "content": "FA12", "type": "submodule"}, {"id": 17, "content": "FA13", "type": "submodule"}, {"id": 18, "content": "FA14", "type": "submodule"}, {"id": 19, "content": "FA15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 7, 1, 0, 1, 8, 0, 9, 1, 0, 1, 10, 0, 1, 11, 0, 1, 12, 0, 1, 13, 0, 1, 14, 0, 1, 15, 0, 16, 1, 0, 1, 17, 0, 18, 1, 0, 6, 19, 14, 9, 18, 5, 10, 13, 7, 8, 4, 12, 15, 16, 17, 11, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "higher_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "Diff", "type": "output port"}, {"id": 4, "content": "Borrow_out", "type": "output port"}, {"id": 5, "content": "u_sub", "type": "submodule"}, {"id": 6, "content": "s_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 6, 5, 2, 6, 5], [5, 5, 6, 6, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "upper_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "seA", "type": "submodule"}, {"id": 5, "content": "seB", "type": "submodule"}, {"id": 6, "content": "subtr", "type": "submodule"}], "connectivity": [[0, 1, 5, 4, 6, 6], [4, 5, 6, 6, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "low_subtractor", "type": "submodule"}, {"id": 5, "content": "high_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 7, 5, 6, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_inst", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 1, 5, 0, 1, 6, 0, 4, 5, 6, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "SUB0", "type": "submodule"}, {"id": 5, "content": "SUB1", "type": "submodule"}, {"id": 6, "content": "SUB2", "type": "submodule"}, {"id": 7, "content": "SUB3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 4, 6, 5, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 4, 7, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow", "type": "output port"}, {"id": 4, "content": "low_sub", "type": "submodule"}, {"id": 5, "content": "high_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_upper", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "clk", "type": "input port"}, {"id": 3, "content": "D", "type": "output port"}, {"id": 4, "content": "Borrow_out", "type": "output port"}, {"id": 5, "content": "adder_stage2", "type": "submodule"}], "connectivity": [[1, 0, 5, 5], [5, 5, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_low", "type": "submodule"}, {"id": 5, "content": "sub_high", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "my_adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_8bit_lower", "type": "submodule"}, {"id": 5, "content": "sub_8bit_upper", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub_lower", "type": "submodule"}, {"id": 5, "content": "sub_higher", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "upper_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}, {"id": 8, "content": "S4", "type": "submodule"}, {"id": 9, "content": "S5", "type": "submodule"}, {"id": 10, "content": "S6", "type": "submodule"}, {"id": 11, "content": "S7", "type": "submodule"}, {"id": 12, "content": "S8", "type": "submodule"}, {"id": 13, "content": "S9", "type": "submodule"}, {"id": 14, "content": "S10", "type": "submodule"}, {"id": 15, "content": "S11", "type": "submodule"}, {"id": 16, "content": "S12", "type": "submodule"}, {"id": 17, "content": "S13", "type": "submodule"}, {"id": 18, "content": "S14", "type": "submodule"}, {"id": 19, "content": "S15", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 1, 7, 0, 8, 1, 0, 1, 9, 0, 10, 1, 0, 11, 1, 0, 1, 12, 0, 13, 1, 0, 14, 1, 0, 1, 15, 0, 16, 1, 0, 17, 1, 0, 18, 1, 0, 5, 13, 12, 10, 11, 16, 7, 9, 8, 14, 17, 19, 4, 15, 18, 6, 19], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 11, 11, 11, 12, 12, 12, 13, 13, 13, 14, 14, 14, 15, 15, 15, 16, 16, 16, 17, 17, 17, 18, 18, 18, 19, 19, 19, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "upper_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 5, 7, 6, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_sub", "type": "submodule"}, {"id": 5, "content": "upper_sub", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "lower_subtractor", "type": "submodule"}, {"id": 5, "content": "upper_subtractor", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 5, 4, 5], [4, 4, 5, 5, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 1, 6, 0, 5, 7, 4, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Result", "type": "output port"}, {"id": 3, "content": "Overflow", "type": "output port"}, {"id": 4, "content": "adder_inst", "type": "submodule"}], "connectivity": [[1, 0, 4, 4, 1, 0], [4, 4, 2, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 5, 4, 6, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 5, 1, 0, 6, 1, 0, 5, 6, 7, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 4, 5, 7, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "U0", "type": "submodule"}, {"id": 5, "content": "U1", "type": "submodule"}, {"id": 6, "content": "U2", "type": "submodule"}, {"id": 7, "content": "U3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 7, 4, 6, 5, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "sub0", "type": "submodule"}, {"id": 5, "content": "sub1", "type": "submodule"}, {"id": 6, "content": "sub2", "type": "submodule"}, {"id": 7, "content": "sub3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 1, 6, 0, 4, 7, 5, 6, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "Diff", "type": "output port"}, {"id": 3, "content": "Borrow_out", "type": "output port"}, {"id": 4, "content": "S0", "type": "submodule"}, {"id": 5, "content": "S1", "type": "submodule"}, {"id": 6, "content": "S2", "type": "submodule"}, {"id": 7, "content": "S3", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 1, 5, 0, 6, 1, 0, 6, 7, 5, 4, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "D", "type": "output port"}, {"id": 3, "content": "B_out", "type": "output port"}, {"id": 4, "content": "adder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4], [4, 4, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode_sel", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_mode_logic", "type": "submodule"}, {"id": 5, "content": "u_count_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_shift_logic", "type": "submodule"}, {"id": 5, "content": "u_shift_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "clr", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_count_logic", "type": "submodule"}, {"id": 5, "content": "u_count_storage", "type": "submodule"}], "connectivity": [[1, 5, 2, 4, 0, 2, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "clear", "type": "input port"}, {"id": 2, "content": "count", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[3, 0, 1, 3, 0, 4, 1, 0, 4, 5, 3, 1, 0, 4, 5, 3, 1, 6, 6, 3, 4, 5], [3, 3, 3, 4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "clear", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_counter_next", "type": "submodule"}, {"id": 5, "content": "u_counter_hold", "type": "submodule"}], "connectivity": [[1, 2, 5, 4, 0, 2, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray", "type": "submodule"}, {"id": 5, "content": "u_output_register", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 0, 4, 5], [3, 3, 4, 5, 5, 5, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "u_control_logic", "type": "submodule"}, {"id": 7, "content": "u_counter_core", "type": "submodule"}], "connectivity": [[0, 1, 2, 3, 4, 1, 6, 0, 7], [6, 6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "bcd_out", "type": "output port"}, {"id": 4, "content": "u_bcd_logic", "type": "submodule"}, {"id": 5, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "bcd_out", "type": "output port"}, {"id": 3, "content": "u_increment_logic", "type": "submodule"}, {"id": 4, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[4, 1, 3, 0, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "serial_in", "type": "input port"}, {"id": 4, "content": "parallel_out", "type": "output port"}, {"id": 5, "content": "u_shift_logic", "type": "submodule"}, {"id": 6, "content": "u_shift_register", "type": "submodule"}], "connectivity": [[2, 6, 3, 1, 0, 5, 6], [5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "binary_input", "type": "input port"}, {"id": 4, "content": "bcd_output", "type": "output port"}, {"id": 5, "content": "u_binary_to_bcd", "type": "submodule"}, {"id": 6, "content": "u_bcd_counter_logic", "type": "submodule"}], "connectivity": [[3, 1, 0, 2, 5], [5, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_johnson_counter", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 4, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "u_bcd_increment_logic", "type": "submodule"}, {"id": 7, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[2, 7, 0, 1, 3, 4, 6, 7], [6, 6, 7, 7, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "ff0", "type": "submodule"}, {"id": 5, "content": "ff1", "type": "submodule"}, {"id": 6, "content": "ff2", "type": "submodule"}, {"id": 7, "content": "ff3", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 2, 1, 5, 2, 1, 6, 2, 6, 5, 4, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "clear", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "u_counter_core", "type": "submodule"}, {"id": 5, "content": "u_counter_output", "type": "submodule"}], "connectivity": [[1, 5, 4, 0, 2, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "u_shift_logic", "type": "submodule"}, {"id": 5, "content": "u_shift_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "bcd_output", "type": "output port"}, {"id": 3, "content": "u_bcd_increment_logic", "type": "submodule"}, {"id": 4, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[4, 1, 0, 3, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_count_control", "type": "submodule"}, {"id": 5, "content": "u_count_storage", "type": "submodule"}], "connectivity": [[2, 5, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_out", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_bin_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "bcd_out", "type": "output port"}, {"id": 3, "content": "u_bcd_increment", "type": "submodule"}, {"id": 4, "content": "u_bcd_storage", "type": "submodule"}], "connectivity": [[4, 1, 3, 0, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_count_logic", "type": "submodule"}, {"id": 5, "content": "u_count_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "up_down", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_val", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "u_counter_logic", "type": "submodule"}, {"id": 7, "content": "u_counter_register", "type": "submodule"}], "connectivity": [[0, 4, 1, 3, 7, 2, 1, 6, 0, 7], [6, 6, 6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "gray_out", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 5], [4, 4, 4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "toggle", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_toggle_control", "type": "submodule"}, {"id": 5, "content": "u_counter_logic", "type": "submodule"}, {"id": 6, "content": "u_counter_register", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 6, 1, 5, 0, 6], [4, 4, 4, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "load_value", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "u_bcd_counter_logic", "type": "submodule"}, {"id": 6, "content": "u_bcd_counter_register", "type": "submodule"}], "connectivity": [[6, 2, 3, 1, 5, 0, 6], [5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_out", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_out", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "bcd_output", "type": "output port"}, {"id": 4, "content": "u_bcd_logic", "type": "submodule"}, {"id": 5, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[5, 1, 4, 0, 2, 5], [4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "gray_count", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_binary_to_gray", "type": "submodule"}, {"id": 6, "content": "u_gray_register", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 0, 1, 2, 6, 5, 5, 6], [4, 4, 4, 5, 6, 6, 6, 6, 6, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_lr", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "u_shift_logic", "type": "submodule"}, {"id": 7, "content": "u_register_logic", "type": "submodule"}], "connectivity": [[7, 4, 3, 2, 1, 6, 0, 7], [6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load_val", "type": "input port"}, {"id": 4, "content": "load_data", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "u_control_unit", "type": "submodule"}, {"id": 7, "content": "u_counting_unit", "type": "submodule"}], "connectivity": [[2, 4, 7, 3, 1, 0, 6, 7], [6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "bcd_out", "type": "output port"}, {"id": 4, "content": "u_bcd_count_logic", "type": "submodule"}, {"id": 5, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_out", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 2, 1, 5, 2, 1, 6, 2, 6, 5, 7, 4], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "bcd_out", "type": "output port"}, {"id": 4, "content": "u_bcd_logic", "type": "submodule"}, {"id": 5, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "up_down", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "u_binary_counter", "type": "submodule"}, {"id": 7, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 6, 3, 7, 6], [6, 6, 6, 6, 7, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_shift_logic", "type": "submodule"}, {"id": 5, "content": "u_shift_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "modulus", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_modulus_count_logic", "type": "submodule"}, {"id": 5, "content": "u_modulus_count_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "up_down", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "u_counter_logic", "type": "submodule"}, {"id": 7, "content": "u_counter_register", "type": "submodule"}], "connectivity": [[7, 4, 2, 3, 1, 6, 0, 7], [6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "count_dir", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_count_logic", "type": "submodule"}, {"id": 5, "content": "u_count_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "step", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_step_adder", "type": "submodule"}, {"id": 5, "content": "u_count_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "modulo", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_modulo_counter_logic", "type": "submodule"}, {"id": 5, "content": "u_modulo_counter_register", "type": "submodule"}], "connectivity": [[5, 2, 1, 4, 0, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "binary_out", "type": "output port"}, {"id": 4, "content": "gray_out", "type": "output port"}, {"id": 5, "content": "u_binary_counter", "type": "submodule"}, {"id": 6, "content": "u_binary_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 5, 6], [5, 5, 5, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "inc", "type": "input port"}, {"id": 3, "content": "dec", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "u_count_logic", "type": "submodule"}, {"id": 6, "content": "u_count_register", "type": "submodule"}], "connectivity": [[3, 2, 6, 1, 0, 5, 6], [5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "u_shift_logic", "type": "submodule"}, {"id": 5, "content": "u_shift_register", "type": "submodule"}], "connectivity": [[1, 5, 0, 2, 1, 4, 0, 5], [4, 4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "u_count_logic", "type": "submodule"}, {"id": 6, "content": "u_count_register", "type": "submodule"}], "connectivity": [[2, 6, 3, 1, 5, 0, 6], [5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "count", "type": "output port"}, {"id": 3, "content": "u_bcd_incrementer", "type": "submodule"}, {"id": 4, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[4, 1, 3, 0, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_value", "type": "input port"}, {"id": 5, "content": "count", "type": "output port"}, {"id": 6, "content": "u_load_control", "type": "submodule"}, {"id": 7, "content": "u_counter_core", "type": "submodule"}], "connectivity": [[0, 7, 1, 2, 3, 4, 1, 6, 0, 7], [6, 6, 6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "overflow", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 4, 5, 4], [4, 4, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "binary_out", "type": "output port"}, {"id": 3, "content": "gray_out", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_gray_encoder", "type": "submodule"}], "connectivity": [[1, 0, 4, 4, 5], [4, 4, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "bcd_out", "type": "output port"}, {"id": 4, "content": "u_bcd_logic", "type": "submodule"}, {"id": 5, "content": "u_bcd_register", "type": "submodule"}], "connectivity": [[2, 5, 1, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "preset_val", "type": "input port"}, {"id": 4, "content": "out_count", "type": "output port"}, {"id": 5, "content": "u_mode_control", "type": "submodule"}, {"id": 6, "content": "u_counter_register", "type": "submodule"}], "connectivity": [[2, 6, 3, 1, 5, 0, 6], [5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "pulse_input", "type": "input port"}, {"id": 3, "content": "pause", "type": "input port"}, {"id": 4, "content": "count", "type": "output port"}, {"id": 5, "content": "u_edge_detector", "type": "submodule"}, {"id": 6, "content": "u_register_counter", "type": "submodule"}], "connectivity": [[0, 2, 1, 5, 0, 3, 6], [5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "gray_count", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_binary_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 5], [4, 4, 4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "gray_count", "type": "output port"}, {"id": 3, "content": "u_binary_counter", "type": "submodule"}, {"id": 4, "content": "u_binary_to_gray_converter", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "gray_count", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_binary_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 5], [4, 4, 4, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "count_out", "type": "output port"}, {"id": 4, "content": "u_binary_counter", "type": "submodule"}, {"id": 5, "content": "u_gray_counter", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "count", "type": "output port"}, {"id": 4, "content": "ff0", "type": "submodule"}, {"id": 5, "content": "ff1", "type": "submodule"}, {"id": 6, "content": "ff2", "type": "submodule"}, {"id": 7, "content": "ff3", "type": "submodule"}], "connectivity": [[0, 7, 1, 2, 5, 6, 0, 7, 1, 2, 4, 6, 0, 7, 1, 2, 5, 4, 0, 1, 2, 5, 4, 6, 6, 5, 4, 7], [4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "binary_out", "type": "output port"}, {"id": 4, "content": "gray_out", "type": "output port"}, {"id": 5, "content": "u_binary_counter", "type": "submodule"}, {"id": 6, "content": "u_binary_to_gray", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 5, 6], [5, 5, 5, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "load_val", "type": "input port"}, {"id": 5, "content": "count_out", "type": "output port"}, {"id": 6, "content": "u_counter_logic", "type": "submodule"}, {"id": 7, "content": "u_counter_storage", "type": "submodule"}], "connectivity": [[2, 7, 3, 4, 1, 6, 0, 7], [6, 6, 6, 6, 7, 7, 7, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}, {"id": 4, "content": "pulse_gen", "type": "submodule"}], "connectivity": [[1, 0, 1, 3, 0, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "stage1", "type": "submodule"}, {"id": 4, "content": "stage2", "type": "submodule"}, {"id": 5, "content": "stage3", "type": "submodule"}, {"id": 6, "content": "stage4", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 1, 4, 5, 1, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_control", "type": "submodule"}, {"id": 5, "content": "u_counter", "type": "submodule"}], "connectivity": [[2, 0, 1, 4, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_even", "type": "submodule"}, {"id": 5, "content": "u_odd", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}, {"id": 4, "content": "generator", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_prescaler_by2", "type": "submodule"}, {"id": 4, "content": "u_prescaler_by5", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "inc_counter", "type": "submodule"}, {"id": 4, "content": "mod_checker", "type": "submodule"}], "connectivity": [[1, 0, 3, 4], [3, 3, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_val", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_even_counter", "type": "submodule"}, {"id": 5, "content": "u_output_logic", "type": "submodule"}], "connectivity": [[0, 2, 1, 4, 0, 2, 1, 5], [4, 4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "set_divisor", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_even_counter", "type": "submodule"}], "connectivity": [[2, 0, 1, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "u_high_counter", "type": "submodule"}, {"id": 4, "content": "u_low_counter", "type": "submodule"}], "connectivity": [[1, 0, 1, 0], [3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}], "connectivity": [[0, 1, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "prescaler", "type": "submodule"}, {"id": 4, "content": "tff", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "div2", "type": "submodule"}, {"id": 4, "content": "div5", "type": "submodule"}], "connectivity": [[1, 0, 3, 1, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_factor_even", "type": "input port"}, {"id": 3, "content": "div_factor_odd", "type": "input port"}, {"id": 4, "content": "clk_even", "type": "output port"}, {"id": 5, "content": "clk_odd", "type": "output port"}, {"id": 6, "content": "u_even_div", "type": "submodule"}, {"id": 7, "content": "u_odd_div", "type": "submodule"}], "connectivity": [[0, 1, 2, 1, 0, 3, 6, 7], [6, 6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_stage1", "type": "submodule"}, {"id": 4, "content": "u_stage2", "type": "submodule"}, {"id": 5, "content": "u_stage3", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 4, 1, 5], [3, 3, 4, 4, 5, 5, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode_sel", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "div1", "type": "submodule"}, {"id": 5, "content": "div2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode_sel", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_div2", "type": "submodule"}, {"id": 5, "content": "u_div3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode_select", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "u_div4", "type": "submodule"}, {"id": 5, "content": "u_div6", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 4, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "div_factor", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_edge_counter", "type": "submodule"}], "connectivity": [[0, 2, 1, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "rate", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}], "connectivity": [[], []]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_div", "type": "output port"}, {"id": 3, "content": "u_half_cycle_counter", "type": "submodule"}], "connectivity": [[0, 1, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "set_div", "type": "input port"}, {"id": 3, "content": "clk_div", "type": "output port"}, {"id": 4, "content": "u_even_pos_counter", "type": "submodule"}, {"id": 5, "content": "u_even_neg_counter", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 4, 5], [4, 4, 4, 5, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "counter", "type": "submodule"}, {"id": 4, "content": "toggle", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 4], [3, 3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "mode_select", "type": "input port"}, {"id": 3, "content": "clk_out", "type": "output port"}, {"id": 4, "content": "pow_div", "type": "submodule"}, {"id": 5, "content": "prime_div", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 4, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq", "type": "input port"}, {"id": 2, "content": "duty", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fc", "type": "submodule"}, {"id": 5, "content": "dcc", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fc", "type": "submodule"}, {"id": 5, "content": "ct", "type": "submodule"}], "connectivity": [[2, 1, 4, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq_ch1", "type": "input port"}, {"id": 2, "content": "freq_ch2", "type": "input port"}, {"id": 3, "content": "phase_shift_ch1", "type": "input port"}, {"id": 4, "content": "phase_shift_ch2", "type": "input port"}, {"id": 5, "content": "wave_out_ch1", "type": "output port"}, {"id": 6, "content": "wave_out_ch2", "type": "output port"}, {"id": 7, "content": "gen_ch1", "type": "submodule"}, {"id": 8, "content": "gen_ch2", "type": "submodule"}], "connectivity": [[1, 0, 3, 4, 0, 2, 7, 8], [7, 7, 7, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "phase_shift", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "pa", "type": "submodule"}, {"id": 5, "content": "bwg", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 0, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "period", "type": "input port"}, {"id": 3, "content": "duty_cycle", "type": "input port"}, {"id": 4, "content": "pwm_out", "type": "output port"}, {"id": 5, "content": "pc", "type": "submodule"}, {"id": 6, "content": "dc", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 3, 6], [5, 5, 5, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle", "type": "input port"}, {"id": 2, "content": "wave_out", "type": "output port"}, {"id": 3, "content": "dc", "type": "submodule"}, {"id": 4, "content": "oc", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle", "type": "input port"}, {"id": 2, "content": "square_wave", "type": "output port"}, {"id": 3, "content": "dc", "type": "submodule"}, {"id": 4, "content": "pg", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "fc1", "type": "submodule"}, {"id": 6, "content": "fc2", "type": "submodule"}, {"id": 7, "content": "wg1", "type": "submodule"}, {"id": 8, "content": "wg2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 0, 5, 6, 0, 7, 8], [5, 5, 6, 6, 7, 7, 8, 8, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq_div", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fd", "type": "submodule"}, {"id": 5, "content": "wt", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 4, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq", "type": "input port"}, {"id": 2, "content": "duty", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "dc", "type": "submodule"}, {"id": 5, "content": "swg", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 0, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "high_time", "type": "input port"}, {"id": 3, "content": "low_time", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "high_counter", "type": "submodule"}, {"id": 6, "content": "low_counter", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 3], [5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq", "type": "input port"}, {"id": 2, "content": "wave_out0", "type": "output port"}, {"id": 3, "content": "wave_out90", "type": "output port"}, {"id": 4, "content": "wave_out180", "type": "output port"}, {"id": 5, "content": "wave_out270", "type": "output port"}, {"id": 6, "content": "pc", "type": "submodule"}, {"id": 7, "content": "pwg", "type": "submodule"}], "connectivity": [[0, 1, 0, 6, 7, 7, 7, 7], [6, 6, 7, 7, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "ctrl_mod", "type": "submodule"}, {"id": 5, "content": "toggle_mod", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 0, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "freq_generator1", "type": "submodule"}, {"id": 5, "content": "freq_generator2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 4, 5], [4, 4, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle", "type": "input port"}, {"id": 2, "content": "pwm_out", "type": "output port"}, {"id": 3, "content": "clk_div", "type": "submodule"}, {"id": 4, "content": "pwm_gen", "type": "submodule"}], "connectivity": [[0, 1, 3, 4], [3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "bc", "type": "submodule"}, {"id": 5, "content": "pwm", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 0, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "fc1", "type": "submodule"}, {"id": 6, "content": "fc2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "select", "type": "input port"}, {"id": 5, "content": "wave_out", "type": "output port"}, {"id": 6, "content": "freq_gen1", "type": "submodule"}, {"id": 7, "content": "freq_gen2", "type": "submodule"}, {"id": 8, "content": "mux_instance", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 3, 6, 7, 4, 8], [6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "swg1", "type": "submodule"}, {"id": 6, "content": "swg2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode_select", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fc", "type": "submodule"}, {"id": 5, "content": "wg", "type": "submodule"}], "connectivity": [[2, 1, 4, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "mode_select", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "high_freq", "type": "submodule"}, {"id": 5, "content": "low_freq", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5, 2], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "toggle_phase", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "basic_wave_gen", "type": "submodule"}, {"id": 5, "content": "comp_wave_gen", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 4, 5, 2], [4, 4, 5, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "period", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "pwm_gen", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5], [5, 5, 5, 5, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_select", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "bc", "type": "submodule"}, {"id": 5, "content": "dcc", "type": "submodule"}], "connectivity": [[1, 0, 2, 4, 5], [4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "period", "type": "input port"}, {"id": 3, "content": "duty_cycle", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "dcc", "type": "submodule"}, {"id": 6, "content": "pwo", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 5, 6], [5, 5, 5, 5, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "interval", "type": "input port"}, {"id": 2, "content": "wave_out", "type": "output port"}, {"id": 3, "content": "ed", "type": "submodule"}, {"id": 4, "content": "tc", "type": "submodule"}], "connectivity": [[0, 0, 3, 1, 4], [3, 4, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "sq_wave_gen_1", "type": "submodule"}, {"id": 6, "content": "sq_wave_gen_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "period", "type": "input port"}, {"id": 3, "content": "duty_cycle", "type": "input port"}, {"id": 4, "content": "pwm_out", "type": "output port"}, {"id": 5, "content": "cd", "type": "submodule"}, {"id": 6, "content": "pg", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 3, 2, 5, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "cntr", "type": "submodule"}, {"id": 5, "content": "pwm", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 2, 0, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode_select", "type": "input port"}, {"id": 2, "content": "square_wave", "type": "output port"}, {"id": 3, "content": "lfg", "type": "submodule"}, {"id": 4, "content": "hfg", "type": "submodule"}], "connectivity": [[0, 0, 4, 3, 1], [3, 4, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "fd1", "type": "submodule"}, {"id": 6, "content": "fd2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "period", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "dc", "type": "submodule"}, {"id": 6, "content": "pc", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 3, 6, 5], [5, 5, 5, 5, 6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "period", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "dc", "type": "submodule"}, {"id": 5, "content": "tc", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 0, 1, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "wave_out1", "type": "output port"}, {"id": 5, "content": "wave_out2", "type": "output port"}, {"id": 6, "content": "mc", "type": "submodule"}, {"id": 7, "content": "fd1", "type": "submodule"}, {"id": 8, "content": "fd2", "type": "submodule"}], "connectivity": [[1, 6, 1, 2, 0, 6, 1, 3, 0, 7, 8], [6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "phase_shift", "type": "input port"}, {"id": 3, "content": "wave1_out", "type": "output port"}, {"id": 4, "content": "wave2_out", "type": "output port"}, {"id": 5, "content": "wave_gen1", "type": "submodule"}, {"id": 6, "content": "wave_gen2", "type": "submodule"}, {"id": 7, "content": "p_ctrl", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 6, 0, 2, 5, 7], [5, 5, 6, 6, 7, 7, 7, 7, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "clk_div", "type": "submodule"}, {"id": 5, "content": "woc", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "duty_cycle_sel", "type": "input port"}, {"id": 2, "content": "wave_out", "type": "output port"}, {"id": 3, "content": "dc", "type": "submodule"}, {"id": 4, "content": "wg", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "select", "type": "input port"}, {"id": 2, "content": "rst", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fs", "type": "submodule"}, {"id": 5, "content": "cd", "type": "submodule"}], "connectivity": [[1, 2, 4, 0, 5], [4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "pwm_out", "type": "output port"}, {"id": 4, "content": "divider", "type": "submodule"}, {"id": 5, "content": "pwm", "type": "submodule"}], "connectivity": [[1, 0, 1, 2, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "wave_out1", "type": "output port"}, {"id": 5, "content": "wave_out2", "type": "output port"}, {"id": 6, "content": "counter1", "type": "submodule"}, {"id": 7, "content": "counter2", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 3, 6, 7], [6, 6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "gen1", "type": "submodule"}, {"id": 5, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 4], [4, 4, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq_ch1", "type": "input port"}, {"id": 2, "content": "freq_ch2", "type": "input port"}, {"id": 3, "content": "wave_out_ch1", "type": "output port"}, {"id": 4, "content": "wave_out_ch2", "type": "output port"}, {"id": 5, "content": "ch1", "type": "submodule"}, {"id": 6, "content": "ch2", "type": "submodule"}], "connectivity": [[1, 0, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "div_ratio", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "cd", "type": "submodule"}, {"id": 5, "content": "swg", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 4, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "fixed_freq_sel", "type": "input port"}, {"id": 3, "content": "dyn_freq", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "fixed_gen", "type": "submodule"}, {"id": 6, "content": "dynamic_gen", "type": "submodule"}], "connectivity": [[0, 2, 0, 3, 6, 5], [5, 5, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "cycle_duration", "type": "input port"}, {"id": 3, "content": "wave_pattern", "type": "output port"}, {"id": 4, "content": "bc", "type": "submodule"}], "connectivity": [[1, 0, 2, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "freq_ch1", "type": "input port"}, {"id": 3, "content": "freq_ch2", "type": "input port"}, {"id": 4, "content": "phase_shift", "type": "input port"}, {"id": 5, "content": "wave_out_ch1", "type": "output port"}, {"id": 6, "content": "wave_out_ch2", "type": "output port"}, {"id": 7, "content": "pg", "type": "submodule"}, {"id": 8, "content": "swg", "type": "submodule"}], "connectivity": [[4, 0, 1, 2, 3, 7, 8, 8], [7, 8, 8, 8, 8, 8, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "phase_shift", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "bsw", "type": "submodule"}, {"id": 6, "content": "ps", "type": "submodule"}], "connectivity": [[3, 1, 0, 5, 1, 2, 0, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "amplitude", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "bwg", "type": "submodule"}, {"id": 5, "content": "amod", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 5], [4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "period", "type": "input port"}, {"id": 3, "content": "wave_pattern", "type": "output port"}, {"id": 4, "content": "bc", "type": "submodule"}, {"id": 5, "content": "pt", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "period", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "cc", "type": "submodule"}, {"id": 5, "content": "dc", "type": "submodule"}], "connectivity": [[0, 1, 4, 0, 1, 2, 5], [4, 4, 5, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "bcd_value", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "bc", "type": "submodule"}, {"id": 5, "content": "wg", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 0, 4, 5], [4, 4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "freq_control", "type": "input port"}, {"id": 3, "content": "duty_control", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "fc", "type": "submodule"}, {"id": 6, "content": "dc", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 5, 0, 3, 6], [5, 5, 5, 6, 6, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "pwm_out", "type": "output port"}, {"id": 4, "content": "cd", "type": "submodule"}, {"id": 5, "content": "pwm", "type": "submodule"}], "connectivity": [[1, 0, 1, 2, 4, 5], [4, 4, 5, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "phase_shift", "type": "input port"}, {"id": 4, "content": "wave_out1", "type": "output port"}, {"id": 5, "content": "wave_out2", "type": "output port"}, {"id": 6, "content": "wavegen1", "type": "submodule"}, {"id": 7, "content": "wavegen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 3, 6, 7], [6, 6, 7, 7, 7, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "high_time", "type": "input port"}, {"id": 2, "content": "low_time", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "ht", "type": "submodule"}, {"id": 5, "content": "lt", "type": "submodule"}], "connectivity": [[0, 1, 0, 2], [4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "phase_shift", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "pc", "type": "submodule"}, {"id": 6, "content": "swg", "type": "submodule"}], "connectivity": [[2, 1, 5, 0, 6, 6], [5, 6, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave1_out", "type": "output port"}, {"id": 4, "content": "wave2_out", "type": "output port"}, {"id": 5, "content": "div1", "type": "submodule"}, {"id": 6, "content": "div2", "type": "submodule"}, {"id": 7, "content": "tg1", "type": "submodule"}, {"id": 8, "content": "tg2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6, 7, 8], [5, 5, 6, 6, 7, 8, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "freq_gen1", "type": "submodule"}, {"id": 6, "content": "freq_gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "div_select", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fd", "type": "submodule"}, {"id": 5, "content": "tf", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "wave_out1", "type": "output port"}, {"id": 5, "content": "wave_out2", "type": "output port"}, {"id": 6, "content": "tmr1", "type": "submodule"}, {"id": 7, "content": "tmr2", "type": "submodule"}, {"id": 8, "content": "wg1", "type": "submodule"}, {"id": 9, "content": "wg2", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 3, 0, 6, 1, 0, 1, 7, 0, 8, 9], [6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "high_time", "type": "input port"}, {"id": 2, "content": "low_time", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "high_counter", "type": "submodule"}, {"id": 5, "content": "low_counter", "type": "submodule"}], "connectivity": [[0, 0], [4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "swg1", "type": "submodule"}, {"id": 6, "content": "swg2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq_div", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "fd", "type": "submodule"}, {"id": 5, "content": "tc", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 4, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "freq1", "type": "input port"}, {"id": 2, "content": "freq2", "type": "input port"}, {"id": 3, "content": "wave_out1", "type": "output port"}, {"id": 4, "content": "wave_out2", "type": "output port"}, {"id": 5, "content": "gen1", "type": "submodule"}, {"id": 6, "content": "gen2", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 5, 6], [5, 5, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "period", "type": "input port"}, {"id": 3, "content": "duty_cycle", "type": "input port"}, {"id": 4, "content": "pwm_out", "type": "output port"}, {"id": 5, "content": "cnt", "type": "submodule"}, {"id": 6, "content": "comp", "type": "submodule"}], "connectivity": [[1, 0, 2, 5, 3, 6], [5, 5, 5, 6, 6, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "high_time", "type": "input port"}, {"id": 3, "content": "low_time", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "hc", "type": "submodule"}, {"id": 6, "content": "lc", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 3, 0], [5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "freq1", "type": "input port"}, {"id": 4, "content": "freq2", "type": "input port"}, {"id": 5, "content": "wave_out", "type": "output port"}, {"id": 6, "content": "gen1", "type": "submodule"}, {"id": 7, "content": "gen2", "type": "submodule"}, {"id": 8, "content": "sel", "type": "submodule"}], "connectivity": [[1, 3, 0, 1, 4, 0, 7, 6, 2, 8], [6, 6, 6, 7, 7, 7, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "wave_out", "type": "output port"}, {"id": 3, "content": "cd", "type": "submodule"}, {"id": 4, "content": "tc", "type": "submodule"}], "connectivity": [[1, 0, 1, 3, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "duty_cycle", "type": "input port"}, {"id": 3, "content": "wave_out", "type": "output port"}, {"id": 4, "content": "pc", "type": "submodule"}, {"id": 5, "content": "pwm", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 5], [4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "wave_out", "type": "output port"}, {"id": 5, "content": "fd1", "type": "submodule"}, {"id": 6, "content": "fd2", "type": "submodule"}, {"id": 7, "content": "fc", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 3, 0, 0, 5, 6, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "freq1", "type": "input port"}, {"id": 3, "content": "freq2", "type": "input port"}, {"id": 4, "content": "phase1", "type": "input port"}, {"id": 5, "content": "phase2", "type": "input port"}, {"id": 6, "content": "wave_out1", "type": "output port"}, {"id": 7, "content": "wave_out2", "type": "output port"}, {"id": 8, "content": "ch1", "type": "submodule"}, {"id": 9, "content": "ch2", "type": "submodule"}], "connectivity": [[1, 4, 2, 0, 1, 5, 3, 0, 8, 9], [8, 8, 8, 8, 9, 9, 9, 9, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_2", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_2_5", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_2_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_3MHz", "type": "output port"}, {"id": 3, "content": "clk_1_5MHz", "type": "output port"}, {"id": 4, "content": "div_3MHz", "type": "submodule"}, {"id": 5, "content": "div_1_5MHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_40", "type": "output port"}, {"id": 3, "content": "CLK_20", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "div2", "type": "submodule"}, {"id": 6, "content": "div4", "type": "submodule"}, {"id": 7, "content": "div16", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RESET", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "div_20", "type": "submodule"}, {"id": 6, "content": "div_5", "type": "submodule"}, {"id": 7, "content": "div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_3MHz", "type": "output port"}, {"id": 3, "content": "CLK_600KHz", "type": "output port"}, {"id": 4, "content": "div_3mhz", "type": "submodule"}, {"id": 5, "content": "div_600khz", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_20", "type": "output port"}, {"id": 3, "content": "clk_5", "type": "output port"}, {"id": 4, "content": "clk_2", "type": "output port"}, {"id": 5, "content": "div_20", "type": "submodule"}, {"id": 6, "content": "div_5", "type": "submodule"}, {"id": 7, "content": "div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_out", "type": "output port"}, {"id": 3, "content": "counter_module", "type": "submodule"}], "connectivity": [[1, 0, 3], [3, 3, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_20MHz", "type": "output port"}, {"id": 3, "content": "clk_5MHz", "type": "output port"}, {"id": 4, "content": "div2", "type": "submodule"}, {"id": 5, "content": "div8", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_12", "type": "output port"}, {"id": 3, "content": "CLK_3", "type": "output port"}, {"id": 4, "content": "clk_div_12", "type": "submodule"}, {"id": 5, "content": "clk_div_3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_half", "type": "output port"}, {"id": 3, "content": "clk_quarter", "type": "output port"}, {"id": 4, "content": "half_freq", "type": "submodule"}, {"id": 5, "content": "quarter_freq", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_40", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "clk_div_40_gen", "type": "submodule"}, {"id": 6, "content": "clk_div_25_gen", "type": "submodule"}, {"id": 7, "content": "clk_div_5_gen", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_40", "type": "output port"}, {"id": 4, "content": "CLK_25", "type": "output port"}, {"id": 5, "content": "CLK_5", "type": "output port"}, {"id": 6, "content": "clk_div_100", "type": "submodule"}, {"id": 7, "content": "clk_div_40", "type": "submodule"}, {"id": 8, "content": "clk_div_25", "type": "submodule"}, {"id": 9, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_20", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_3_125", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_3_125", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_24", "type": "output port"}, {"id": 3, "content": "CLK_12", "type": "output port"}, {"id": 4, "content": "CLK_6", "type": "output port"}, {"id": 5, "content": "CLK_3", "type": "output port"}, {"id": 6, "content": "clk_div_24", "type": "submodule"}, {"id": 7, "content": "clk_div_12", "type": "submodule"}, {"id": 8, "content": "clk_div_6", "type": "submodule"}, {"id": 9, "content": "clk_div_3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_60", "type": "output port"}, {"id": 3, "content": "CLK_30", "type": "output port"}, {"id": 4, "content": "CLK_15", "type": "output port"}, {"id": 5, "content": "CLK_3", "type": "output port"}, {"id": 6, "content": "u_div_by_2", "type": "submodule"}, {"id": 7, "content": "u_div_by_4", "type": "submodule"}, {"id": 8, "content": "u_div_by_8", "type": "submodule"}, {"id": 9, "content": "u_div_by_40", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_500k", "type": "output port"}, {"id": 5, "content": "clk_div_25", "type": "submodule"}, {"id": 6, "content": "clk_div_5", "type": "submodule"}, {"id": 7, "content": "clk_div_500k", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_out", "type": "output port"}, {"id": 3, "content": "stage1", "type": "submodule"}, {"id": 4, "content": "stage2", "type": "submodule"}], "connectivity": [[0, 1, 3, 1, 4], [3, 3, 4, 4, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_33", "type": "output port"}, {"id": 4, "content": "CLK_20", "type": "output port"}, {"id": 5, "content": "CLK_5", "type": "output port"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}, {"id": 9, "content": "u4", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "reset_n", "type": "input port"}, {"id": 2, "content": "CLK_25MHz", "type": "output port"}, {"id": 3, "content": "CLK_5MHz", "type": "output port"}, {"id": 4, "content": "div_25MHz", "type": "submodule"}, {"id": 5, "content": "div_5MHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "clk_div_25", "type": "submodule"}, {"id": 6, "content": "clk_div_5", "type": "submodule"}, {"id": 7, "content": "clk_div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "div20", "type": "submodule"}, {"id": 5, "content": "div5", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "clk_div_100", "type": "submodule"}, {"id": 6, "content": "clk_div_25", "type": "submodule"}, {"id": 7, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_24MHz", "type": "output port"}, {"id": 3, "content": "clk_12MHz", "type": "output port"}, {"id": 4, "content": "clk_6MHz", "type": "output port"}, {"id": 5, "content": "clk_3MHz", "type": "output port"}, {"id": 6, "content": "div_24", "type": "submodule"}, {"id": 7, "content": "div_12", "type": "submodule"}, {"id": 8, "content": "div_6", "type": "submodule"}, {"id": 9, "content": "div_3", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_12_5", "type": "output port"}, {"id": 3, "content": "clk_5", "type": "output port"}, {"id": 4, "content": "clk_2_5", "type": "output port"}, {"id": 5, "content": "clk_1_25", "type": "output port"}, {"id": 6, "content": "clk_0_625", "type": "output port"}, {"id": 7, "content": "div_12_5", "type": "submodule"}, {"id": 8, "content": "div_5", "type": "submodule"}, {"id": 9, "content": "div_2_5", "type": "submodule"}, {"id": 10, "content": "div_1_25", "type": "submodule"}, {"id": 11, "content": "div_0_625", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 7, 8, 9, 10, 11], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 2, 3, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_30MHz", "type": "output port"}, {"id": 3, "content": "clk_3MHz", "type": "output port"}, {"id": 4, "content": "div4", "type": "submodule"}, {"id": 5, "content": "div40", "type": "submodule"}], "connectivity": [[1, 0, 1, 4, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "clk_25MHz", "type": "output port"}, {"id": 3, "content": "clk_5MHz", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_5", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_200MHz", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25MHz", "type": "output port"}, {"id": 3, "content": "CLK_5MHz", "type": "output port"}, {"id": 4, "content": "divider_25MHz", "type": "submodule"}, {"id": 5, "content": "divider_5MHz", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_33", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "clk_div_33", "type": "submodule"}, {"id": 5, "content": "clk_div_25", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "clk_div_100", "type": "submodule"}, {"id": 6, "content": "clk_div_25", "type": "submodule"}, {"id": 7, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CFG", "type": "input port"}, {"id": 3, "content": "CLK_A", "type": "output port"}, {"id": 4, "content": "CLK_B", "type": "output port"}, {"id": 5, "content": "fsel_a", "type": "submodule"}, {"id": 6, "content": "fsel_b", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 2, 1, 5, 6], [5, 5, 5, 6, 6, 6, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_20", "type": "output port"}, {"id": 4, "content": "CLK_4", "type": "output port"}, {"id": 5, "content": "CLK_500k", "type": "output port"}, {"id": 6, "content": "clk_div_100", "type": "submodule"}, {"id": 7, "content": "clk_div_20", "type": "submodule"}, {"id": 8, "content": "clk_div_4", "type": "submodule"}, {"id": 9, "content": "clk_div_500k", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_62M5", "type": "output port"}, {"id": 3, "content": "CLK_31M25", "type": "output port"}, {"id": 4, "content": "CLK_15M625", "type": "output port"}, {"id": 5, "content": "CLK_7M8125", "type": "output port"}, {"id": 6, "content": "div_2", "type": "submodule"}, {"id": 7, "content": "div_4", "type": "submodule"}, {"id": 8, "content": "div_8", "type": "submodule"}, {"id": 9, "content": "div_16", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "clk_div_25_module", "type": "submodule"}, {"id": 6, "content": "clk_div_5_module", "type": "submodule"}, {"id": 7, "content": "clk_div_2_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2_5", "type": "output port"}, {"id": 5, "content": "clk_div_25", "type": "submodule"}, {"id": 6, "content": "clk_div_5", "type": "submodule"}, {"id": 7, "content": "clk_div_2_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_12_5", "type": "output port"}, {"id": 4, "content": "CLK_6_25", "type": "output port"}, {"id": 5, "content": "CLK_3_125", "type": "output port"}, {"id": 6, "content": "clk_div_25", "type": "submodule"}, {"id": 7, "content": "clk_div_12_5", "type": "submodule"}, {"id": 8, "content": "clk_div_6_25", "type": "submodule"}, {"id": 9, "content": "clk_div_3_125", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_20", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "CLK_1", "type": "output port"}, {"id": 6, "content": "div_100", "type": "submodule"}, {"id": 7, "content": "div_20", "type": "submodule"}, {"id": 8, "content": "div_5", "type": "submodule"}, {"id": 9, "content": "div_1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_5M", "type": "output port"}, {"id": 3, "content": "CLK_2_5M", "type": "output port"}, {"id": 4, "content": "CLK_625k", "type": "output port"}, {"id": 5, "content": "clk_gen_5M", "type": "submodule"}, {"id": 6, "content": "clk_gen_2_5M", "type": "submodule"}, {"id": 7, "content": "clk_gen_625k", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_20", "type": "output port"}, {"id": 3, "content": "clk_5", "type": "output port"}, {"id": 4, "content": "clk_2", "type": "output port"}, {"id": 5, "content": "generate_clk_20", "type": "submodule"}, {"id": 6, "content": "generate_clk_5", "type": "submodule"}, {"id": 7, "content": "generate_clk_2", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_8MHz", "type": "output port"}, {"id": 3, "content": "clk_4MHz", "type": "output port"}, {"id": 4, "content": "clk_2MHz", "type": "output port"}, {"id": 5, "content": "div_6", "type": "submodule"}, {"id": 6, "content": "div_12", "type": "submodule"}, {"id": 7, "content": "div_24", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_200MHz", "type": "input port"}, {"id": 1, "content": "RESET", "type": "input port"}, {"id": 2, "content": "CLK_25MHz", "type": "output port"}, {"id": 3, "content": "CLK_40MHz", "type": "output port"}, {"id": 4, "content": "CLK_1kHz", "type": "output port"}, {"id": 5, "content": "div8", "type": "submodule"}, {"id": 6, "content": "div5", "type": "submodule"}, {"id": 7, "content": "div200k", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_20", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_gen_25", "type": "submodule"}, {"id": 5, "content": "clk_gen_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "CLK_1", "type": "output port"}, {"id": 6, "content": "div_20", "type": "submodule"}, {"id": 7, "content": "div_5", "type": "submodule"}, {"id": 8, "content": "div_2", "type": "submodule"}, {"id": 9, "content": "div_1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK", "type": "input port"}, {"id": 1, "content": "RESET", "type": "input port"}, {"id": 2, "content": "CLK_12", "type": "output port"}, {"id": 3, "content": "CLK_3", "type": "output port"}, {"id": 4, "content": "generate_clk_12", "type": "submodule"}, {"id": 5, "content": "generate_clk_3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_2_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_2_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_2_5", "type": "output port"}, {"id": 4, "content": "div8", "type": "submodule"}, {"id": 5, "content": "div80", "type": "submodule"}], "connectivity": [[0, 1, 4, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_40", "type": "output port"}, {"id": 4, "content": "CLK_20", "type": "output port"}, {"id": 5, "content": "CLK_5", "type": "output port"}, {"id": 6, "content": "clk_div_100", "type": "submodule"}, {"id": 7, "content": "clk_div_40", "type": "submodule"}, {"id": 8, "content": "clk_div_20", "type": "submodule"}, {"id": 9, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_120", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_30", "type": "output port"}, {"id": 3, "content": "CLK_3", "type": "output port"}, {"id": 4, "content": "clk_div_30_module", "type": "submodule"}, {"id": 5, "content": "clk_div_3_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_200MHz", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20MHz", "type": "output port"}, {"id": 3, "content": "CLK_1MHz", "type": "output port"}, {"id": 4, "content": "divider1", "type": "submodule"}, {"id": 5, "content": "divider2", "type": "submodule"}], "connectivity": [[0, 1, 4, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_200MHz", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_40MHz", "type": "output port"}, {"id": 3, "content": "clk_5MHz", "type": "output port"}, {"id": 4, "content": "div_40MHz", "type": "submodule"}, {"id": 5, "content": "div_5MHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_8", "type": "output port"}, {"id": 3, "content": "CLK_16", "type": "output port"}, {"id": 4, "content": "CLK_32", "type": "output port"}, {"id": 5, "content": "div8", "type": "submodule"}, {"id": 6, "content": "div16", "type": "submodule"}, {"id": 7, "content": "div32", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "EN", "type": "input port"}, {"id": 2, "content": "DIV_CTRL", "type": "input port"}, {"id": 3, "content": "CLK_out", "type": "output port"}, {"id": 4, "content": "u_counter_div", "type": "submodule"}], "connectivity": [[1, 2, 0, 4], [4, 4, 4, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_25MHz", "type": "output port"}, {"id": 3, "content": "clk_2_5MHz", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_2_5", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK200_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "CLK25_out", "type": "output port"}, {"id": 3, "content": "CLK2_5_out", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_2_5", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_60", "type": "output port"}, {"id": 3, "content": "CLK_24", "type": "output port"}, {"id": 4, "content": "CLK_3", "type": "output port"}, {"id": 5, "content": "clk_div_60", "type": "submodule"}, {"id": 6, "content": "clk_div_24", "type": "submodule"}, {"id": 7, "content": "clk_div_3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_120", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_60", "type": "output port"}, {"id": 3, "content": "clk_30", "type": "output port"}, {"id": 4, "content": "clk_15", "type": "output port"}, {"id": 5, "content": "div2", "type": "submodule"}, {"id": 6, "content": "div4", "type": "submodule"}, {"id": 7, "content": "div8", "type": "submodule"}], "connectivity": [[1, 0, 1, 5, 1, 0, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_48MHz", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "CLK_12MHz", "type": "output port"}, {"id": 3, "content": "CLK_3MHz", "type": "output port"}, {"id": 4, "content": "CLK_750KHz", "type": "output port"}, {"id": 5, "content": "module_12MHz", "type": "submodule"}, {"id": 6, "content": "module_3MHz", "type": "submodule"}, {"id": 7, "content": "module_750KHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "clk_div_25", "type": "submodule"}, {"id": 5, "content": "clk_div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_8", "type": "output port"}, {"id": 3, "content": "CLK_4", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "clk_div_8", "type": "submodule"}, {"id": 6, "content": "clk_div_4", "type": "submodule"}, {"id": 7, "content": "clk_div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "clk_25MHz", "type": "output port"}, {"id": 3, "content": "clk_5MHz", "type": "output port"}, {"id": 4, "content": "divider_25MHz", "type": "submodule"}, {"id": 5, "content": "divider_5MHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_30", "type": "output port"}, {"id": 3, "content": "CLK_6", "type": "output port"}, {"id": 4, "content": "CLK_0_5", "type": "output port"}, {"id": 5, "content": "freq_div_30", "type": "submodule"}, {"id": 6, "content": "freq_div_6", "type": "submodule"}, {"id": 7, "content": "freq_div_0_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_100", "type": "output port"}, {"id": 3, "content": "clk_25", "type": "output port"}, {"id": 4, "content": "clk_5", "type": "output port"}, {"id": 5, "content": "clk_05", "type": "output port"}, {"id": 6, "content": "div_100", "type": "submodule"}, {"id": 7, "content": "div_25", "type": "submodule"}, {"id": 8, "content": "div_5", "type": "submodule"}, {"id": 9, "content": "div_05", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk_in", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "clk_33", "type": "output port"}, {"id": 3, "content": "clk_16", "type": "output port"}, {"id": 4, "content": "clk_div_33", "type": "submodule"}, {"id": 5, "content": "clk_div_16", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_33", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "CLK_20", "type": "output port"}, {"id": 5, "content": "clk_div_33", "type": "submodule"}, {"id": 6, "content": "clk_div_25", "type": "submodule"}, {"id": 7, "content": "clk_div_20", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 5, 6, 7], [5, 5, 6, 6, 7, 7, 2, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "div_20", "type": "submodule"}, {"id": 5, "content": "div_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_33", "type": "output port"}, {"id": 3, "content": "CLK_20", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "CLK_2", "type": "output port"}, {"id": 6, "content": "div_33", "type": "submodule"}, {"id": 7, "content": "div_20", "type": "submodule"}, {"id": 8, "content": "div_5", "type": "submodule"}, {"id": 9, "content": "div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_25MHz", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "CLK_5MHz", "type": "output port"}, {"id": 3, "content": "CLK_625kHz", "type": "output port"}, {"id": 4, "content": "div_5_MHz", "type": "submodule"}, {"id": 5, "content": "div_8", "type": "submodule"}, {"id": 6, "content": "div_625_kHz", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 5, 4, 6], [4, 4, 5, 5, 6, 6, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_20", "type": "output port"}, {"id": 3, "content": "CLK_5", "type": "output port"}, {"id": 4, "content": "CLK_2", "type": "output port"}, {"id": 5, "content": "CLK_0_5", "type": "output port"}, {"id": 6, "content": "gen_clk_20", "type": "submodule"}, {"id": 7, "content": "gen_clk_5", "type": "submodule"}, {"id": 8, "content": "gen_clk_2", "type": "submodule"}, {"id": 9, "content": "gen_clk_0_5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_25", "type": "output port"}, {"id": 3, "content": "CLK_2", "type": "output port"}, {"id": 4, "content": "div_25", "type": "submodule"}, {"id": 5, "content": "div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 5], [4, 4, 5, 5, 2, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_100", "type": "output port"}, {"id": 3, "content": "CLK_25", "type": "output port"}, {"id": 4, "content": "CLK_5", "type": "output port"}, {"id": 5, "content": "CLK_2", "type": "output port"}, {"id": 6, "content": "div_100", "type": "submodule"}, {"id": 7, "content": "div_25", "type": "submodule"}, {"id": 8, "content": "div_5", "type": "submodule"}, {"id": 9, "content": "div_2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "CLK_in", "type": "input port"}, {"id": 1, "content": "RST", "type": "input port"}, {"id": 2, "content": "CLK_12_5", "type": "output port"}, {"id": 3, "content": "CLK_6_25", "type": "output port"}, {"id": 4, "content": "CLK_3_125", "type": "output port"}, {"id": 5, "content": "CLK_1_5625", "type": "output port"}, {"id": 6, "content": "clk_div_12_5", "type": "submodule"}, {"id": 7, "content": "clk_div_6_25", "type": "submodule"}, {"id": 8, "content": "clk_div_3_125", "type": "submodule"}, {"id": 9, "content": "clk_div_1_5625", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 6, 7, 8, 9], [6, 6, 7, 7, 8, 8, 9, 9, 2, 3, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 7, 1, 3, 0, 4, 1, 8, 0, 1, 5, 0, 9, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[1, 0, 6, 2, 1, 0, 3, 7, 1, 0, 8, 4, 1, 5, 0, 9, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "b0", "type": "input port"}, {"id": 5, "content": "b1", "type": "input port"}, {"id": 6, "content": "c00", "type": "output port"}, {"id": 7, "content": "c01", "type": "output port"}, {"id": 8, "content": "c10", "type": "output port"}, {"id": 9, "content": "c11", "type": "output port"}, {"id": 10, "content": "pe00", "type": "submodule"}, {"id": 11, "content": "pe01", "type": "submodule"}, {"id": 12, "content": "pe10", "type": "submodule"}, {"id": 13, "content": "pe11", "type": "submodule"}], "connectivity": [[4, 1, 2, 0, 5, 1, 2, 0, 4, 1, 3, 0, 5, 1, 3, 0, 10, 11, 12, 13], [10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 13, 13, 13, 13, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe0", "type": "submodule"}, {"id": 15, "content": "pe1", "type": "submodule"}, {"id": 16, "content": "pe2", "type": "submodule"}, {"id": 17, "content": "pe3", "type": "submodule"}], "connectivity": [[0, 3, 6, 2, 1, 8, 0, 3, 9, 2, 1, 7, 0, 6, 1, 4, 5, 8, 0, 9, 1, 7, 4, 5, 14, 15, 16, 17], [14, 14, 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 16, 16, 16, 16, 16, 16, 17, 17, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "pe0", "type": "submodule"}, {"id": 5, "content": "pe1", "type": "submodule"}, {"id": 6, "content": "pe2", "type": "submodule"}, {"id": 7, "content": "pe3", "type": "submodule"}, {"id": 8, "content": "pe4", "type": "submodule"}, {"id": 9, "content": "pe5", "type": "submodule"}, {"id": 10, "content": "pe6", "type": "submodule"}, {"id": 11, "content": "pe7", "type": "submodule"}], "connectivity": [[1, 2, 0, 1, 0, 2, 4, 1, 5, 0, 2, 1, 6, 0, 2, 1, 0, 2, 7, 1, 8, 0, 2, 1, 0, 2, 9, 1, 10, 0, 2, 11], [4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe0", "type": "submodule"}, {"id": 15, "content": "pe1", "type": "submodule"}, {"id": 16, "content": "pe2", "type": "submodule"}, {"id": 17, "content": "pe3", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 8, 0, 7, 4, 1, 0, 1, 5, 0, 9, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector_element", "type": "input port"}, {"id": 3, "content": "matrix_element", "type": "input port"}, {"id": 4, "content": "input_sum", "type": "input port"}, {"id": 5, "content": "output_sum", "type": "output port"}], "connectivity": [[3, 4, 2], [5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}, {"id": 18, "content": "reg00", "type": "submodule"}, {"id": 19, "content": "reg01", "type": "submodule"}, {"id": 20, "content": "reg10", "type": "submodule"}, {"id": 21, "content": "reg11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 8, 0, 2, 1, 0, 7, 1, 3, 9, 0, 15, 1, 14, 0, 1, 17, 0, 16, 15, 1, 14, 0, 1, 17, 0, 16, 18, 19, 20, 21], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "p00", "type": "output port"}, {"id": 11, "content": "p01", "type": "output port"}, {"id": 12, "content": "p10", "type": "output port"}, {"id": 13, "content": "p11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 14, 0, 1, 8, 14, 0, 1, 0, 5, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b", "type": "input port"}, {"id": 11, "content": "c", "type": "output port"}, {"id": 12, "content": "pe0", "type": "submodule"}, {"id": 13, "content": "pe1", "type": "submodule"}, {"id": 14, "content": "pe2", "type": "submodule"}, {"id": 15, "content": "pe3", "type": "submodule"}, {"id": 16, "content": "pe4", "type": "submodule"}, {"id": 17, "content": "pe5", "type": "submodule"}, {"id": 18, "content": "pe6", "type": "submodule"}, {"id": 19, "content": "pe7", "type": "submodule"}], "connectivity": [[1, 10, 2, 0, 1, 10, 3, 0, 1, 10, 4, 0, 5, 1, 10, 0, 1, 10, 6, 0, 1, 10, 0, 7, 1, 10, 0, 8, 9, 1, 10, 0, 13, 14, 19, 17, 15, 12, 18, 16], [12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 11, 11, 11, 11, 11, 11, 11, 11]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vec", "type": "input port"}, {"id": 3, "content": "mat0", "type": "input port"}, {"id": 4, "content": "mat1", "type": "input port"}, {"id": 5, "content": "mat2", "type": "input port"}, {"id": 6, "content": "mat3", "type": "input port"}, {"id": 7, "content": "mat4", "type": "input port"}, {"id": 8, "content": "mat5", "type": "input port"}, {"id": 9, "content": "mat6", "type": "input port"}, {"id": 10, "content": "mat7", "type": "input port"}, {"id": 11, "content": "result", "type": "output port"}, {"id": 12, "content": "pe0", "type": "submodule"}, {"id": 13, "content": "pe1", "type": "submodule"}, {"id": 14, "content": "pe2", "type": "submodule"}, {"id": 15, "content": "pe3", "type": "submodule"}, {"id": 16, "content": "pe4", "type": "submodule"}, {"id": 17, "content": "pe5", "type": "submodule"}, {"id": 18, "content": "pe6", "type": "submodule"}, {"id": 19, "content": "pe7", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 4, 1, 2, 0, 1, 2, 5, 0, 6, 1, 2, 0, 7, 1, 2, 0, 1, 2, 8, 0, 9, 1, 2, 0, 10, 1, 2, 0, 12, 17, 18, 15, 13, 16, 14, 19], [12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 11, 11, 11, 11, 11, 11, 11, 11]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "r0", "type": "output port"}, {"id": 12, "content": "r1", "type": "output port"}, {"id": 13, "content": "r2", "type": "output port"}, {"id": 14, "content": "r3", "type": "output port"}, {"id": 15, "content": "r4", "type": "output port"}, {"id": 16, "content": "r5", "type": "output port"}, {"id": 17, "content": "r6", "type": "output port"}, {"id": 18, "content": "r7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 1, 2, 0, 10, 1, 3, 0, 1, 0, 4, 10, 1, 0, 5, 10, 1, 0, 6, 10, 1, 10, 0, 7, 1, 0, 8, 10, 1, 0, 9, 10, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "b0", "type": "input port"}, {"id": 5, "content": "b1", "type": "input port"}, {"id": 6, "content": "p0", "type": "output port"}, {"id": 7, "content": "p1", "type": "output port"}, {"id": 8, "content": "p2", "type": "output port"}, {"id": 9, "content": "p3", "type": "output port"}, {"id": 10, "content": "pe0", "type": "submodule"}, {"id": 11, "content": "pe1", "type": "submodule"}, {"id": 12, "content": "pe2", "type": "submodule"}, {"id": 13, "content": "pe3", "type": "submodule"}], "connectivity": [[4, 2, 4, 3, 5, 2, 5, 3, 10, 11, 12, 13], [10, 10, 11, 11, 12, 12, 13, 13, 6, 7, 8, 9]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}, {"id": 18, "content": "pe20", "type": "submodule"}, {"id": 19, "content": "pe21", "type": "submodule"}, {"id": 20, "content": "pe30", "type": "submodule"}, {"id": 21, "content": "pe31", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 8, 0, 2, 1, 0, 7, 1, 3, 9, 0, 4, 1, 6, 0, 1, 8, 5, 0, 7, 4, 1, 0, 1, 5, 0, 9, 14, 15, 16, 17, 18, 19, 20, 21], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 10, 10, 11, 11, 12, 12, 13, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "v0", "type": "input port"}, {"id": 3, "content": "v1", "type": "input port"}, {"id": 4, "content": "v2", "type": "input port"}, {"id": 5, "content": "v3", "type": "input port"}, {"id": 6, "content": "v4", "type": "input port"}, {"id": 7, "content": "v5", "type": "input port"}, {"id": 8, "content": "v6", "type": "input port"}, {"id": 9, "content": "v7", "type": "input port"}, {"id": 10, "content": "u0", "type": "input port"}, {"id": 11, "content": "u1", "type": "input port"}, {"id": 12, "content": "u2", "type": "input port"}, {"id": 13, "content": "u3", "type": "input port"}, {"id": 14, "content": "u4", "type": "input port"}, {"id": 15, "content": "u5", "type": "input port"}, {"id": 16, "content": "u6", "type": "input port"}, {"id": 17, "content": "u7", "type": "input port"}, {"id": 18, "content": "result0", "type": "output port"}, {"id": 19, "content": "result1", "type": "output port"}, {"id": 20, "content": "result2", "type": "output port"}, {"id": 21, "content": "result3", "type": "output port"}, {"id": 22, "content": "result4", "type": "output port"}, {"id": 23, "content": "result5", "type": "output port"}, {"id": 24, "content": "result6", "type": "output port"}, {"id": 25, "content": "result7", "type": "output port"}, {"id": 26, "content": "ae0", "type": "submodule"}, {"id": 27, "content": "ae1", "type": "submodule"}, {"id": 28, "content": "ae2", "type": "submodule"}, {"id": 29, "content": "ae3", "type": "submodule"}, {"id": 30, "content": "ae4", "type": "submodule"}, {"id": 31, "content": "ae5", "type": "submodule"}, {"id": 32, "content": "ae6", "type": "submodule"}, {"id": 33, "content": "ae7", "type": "submodule"}], "connectivity": [[2, 10, 1, 0, 1, 3, 0, 11, 4, 1, 0, 12, 1, 5, 13, 0, 6, 1, 14, 0, 7, 1, 15, 0, 8, 1, 16, 0, 1, 17, 0, 9, 26, 27, 28, 29, 30, 31, 32, 33], [26, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 28, 29, 29, 29, 29, 30, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 32, 33, 33, 33, 33, 18, 19, 20, 21, 22, 23, 24, 25]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "c0", "type": "output port"}, {"id": 12, "content": "c1", "type": "output port"}, {"id": 13, "content": "c2", "type": "output port"}, {"id": 14, "content": "c3", "type": "output port"}, {"id": 15, "content": "c4", "type": "output port"}, {"id": 16, "content": "c5", "type": "output port"}, {"id": 17, "content": "c6", "type": "output port"}, {"id": 18, "content": "c7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 1, 2, 0, 10, 1, 3, 0, 1, 0, 4, 10, 1, 0, 5, 10, 1, 0, 6, 10, 1, 10, 0, 7, 1, 0, 8, 10, 1, 0, 9, 10, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "c0", "type": "output port"}, {"id": 12, "content": "c1", "type": "output port"}, {"id": 13, "content": "c2", "type": "output port"}, {"id": 14, "content": "c3", "type": "output port"}, {"id": 15, "content": "c4", "type": "output port"}, {"id": 16, "content": "c5", "type": "output port"}, {"id": 17, "content": "c6", "type": "output port"}, {"id": 18, "content": "c7", "type": "output port"}, {"id": 19, "content": "pe0", "type": "submodule"}, {"id": 20, "content": "pe1", "type": "submodule"}, {"id": 21, "content": "pe2", "type": "submodule"}, {"id": 22, "content": "pe3", "type": "submodule"}, {"id": 23, "content": "pe4", "type": "submodule"}, {"id": 24, "content": "pe5", "type": "submodule"}, {"id": 25, "content": "pe6", "type": "submodule"}, {"id": 26, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 1, 2, 0, 10, 1, 3, 0, 1, 0, 4, 10, 1, 0, 5, 10, 1, 0, 6, 10, 1, 10, 0, 7, 1, 0, 8, 10, 1, 0, 9, 10, 19, 20, 21, 22, 23, 24, 25, 26], [19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 11, 12, 13, 14, 15, 16, 17, 18]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "in0", "type": "input port"}, {"id": 3, "content": "in1", "type": "input port"}, {"id": 4, "content": "in2", "type": "input port"}, {"id": 5, "content": "in3", "type": "input port"}, {"id": 6, "content": "in4", "type": "input port"}, {"id": 7, "content": "in5", "type": "input port"}, {"id": 8, "content": "in6", "type": "input port"}, {"id": 9, "content": "in7", "type": "input port"}, {"id": 10, "content": "carry_in", "type": "input port"}, {"id": 11, "content": "out0", "type": "output port"}, {"id": 12, "content": "out1", "type": "output port"}, {"id": 13, "content": "out2", "type": "output port"}, {"id": 14, "content": "out3", "type": "output port"}, {"id": 15, "content": "out4", "type": "output port"}, {"id": 16, "content": "out5", "type": "output port"}, {"id": 17, "content": "out6", "type": "output port"}, {"id": 18, "content": "out7", "type": "output port"}, {"id": 19, "content": "carry_out", "type": "output port"}, {"id": 20, "content": "se0", "type": "submodule"}, {"id": 21, "content": "se1", "type": "submodule"}, {"id": 22, "content": "se2", "type": "submodule"}, {"id": 23, "content": "se3", "type": "submodule"}, {"id": 24, "content": "se4", "type": "submodule"}, {"id": 25, "content": "se5", "type": "submodule"}, {"id": 26, "content": "se6", "type": "submodule"}, {"id": 27, "content": "se7", "type": "submodule"}], "connectivity": [[1, 10, 2, 0, 20, 1, 0, 3, 21, 1, 4, 0, 5, 22, 1, 0, 23, 1, 6, 0, 24, 1, 7, 0, 25, 1, 8, 0, 1, 26, 0, 9, 20, 21, 22, 23, 24, 25, 26, 27, 27], [20, 20, 20, 20, 21, 21, 21, 21, 22, 22, 22, 22, 23, 23, 23, 23, 24, 24, 24, 24, 25, 25, 25, 25, 26, 26, 26, 26, 27, 27, 27, 27, 11, 12, 13, 14, 15, 16, 17, 18, 19]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "b0", "type": "input port"}, {"id": 11, "content": "b1", "type": "input port"}, {"id": 12, "content": "b2", "type": "input port"}, {"id": 13, "content": "b3", "type": "input port"}, {"id": 14, "content": "b4", "type": "input port"}, {"id": 15, "content": "b5", "type": "input port"}, {"id": 16, "content": "b6", "type": "input port"}, {"id": 17, "content": "b7", "type": "input port"}, {"id": 18, "content": "sum0", "type": "output port"}, {"id": 19, "content": "sum1", "type": "output port"}, {"id": 20, "content": "sum2", "type": "output port"}, {"id": 21, "content": "sum3", "type": "output port"}, {"id": 22, "content": "sum4", "type": "output port"}, {"id": 23, "content": "sum5", "type": "output port"}, {"id": 24, "content": "sum6", "type": "output port"}, {"id": 25, "content": "sum7", "type": "output port"}, {"id": 26, "content": "pe0", "type": "submodule"}, {"id": 27, "content": "pe1", "type": "submodule"}, {"id": 28, "content": "pe2", "type": "submodule"}, {"id": 29, "content": "pe3", "type": "submodule"}, {"id": 30, "content": "pe4", "type": "submodule"}, {"id": 31, "content": "pe5", "type": "submodule"}, {"id": 32, "content": "pe6", "type": "submodule"}, {"id": 33, "content": "pe7", "type": "submodule"}], "connectivity": [[10, 1, 2, 0, 11, 1, 3, 0, 1, 4, 0, 12, 5, 13, 1, 0, 14, 1, 6, 0, 1, 15, 0, 7, 1, 8, 16, 0, 9, 17, 1, 0, 26, 27, 28, 29, 30, 31, 32, 33], [26, 26, 26, 26, 27, 27, 27, 27, 28, 28, 28, 28, 29, 29, 29, 29, 30, 30, 30, 30, 31, 31, 31, 31, 32, 32, 32, 32, 33, 33, 33, 33, 18, 19, 20, 21, 22, 23, 24, 25]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data", "type": "input port"}, {"id": 3, "content": "factor", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "pe4", "type": "submodule"}, {"id": 10, "content": "pe5", "type": "submodule"}, {"id": 11, "content": "pe6", "type": "submodule"}, {"id": 12, "content": "pe7", "type": "submodule"}], "connectivity": [[1, 2, 0, 3, 1, 2, 5, 0, 6, 1, 2, 0, 7, 1, 2, 0, 1, 2, 8, 0, 9, 1, 2, 0, 1, 2, 10, 0, 11, 1, 2, 0, 7, 11, 8, 6, 9, 12, 5, 10], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}, {"id": 18, "content": "pe20", "type": "submodule"}, {"id": 19, "content": "pe21", "type": "submodule"}, {"id": 20, "content": "pe30", "type": "submodule"}, {"id": 21, "content": "pe31", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 8, 0, 2, 1, 0, 7, 1, 3, 9, 0, 4, 1, 6, 0, 1, 8, 5, 0, 7, 4, 1, 0, 1, 5, 0, 9, 15, 14, 16, 17, 18, 19, 21, 20], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 10, 10, 11, 11, 12, 12, 13, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a0", "type": "input port"}, {"id": 3, "content": "a1", "type": "input port"}, {"id": 4, "content": "a2", "type": "input port"}, {"id": 5, "content": "a3", "type": "input port"}, {"id": 6, "content": "a4", "type": "input port"}, {"id": 7, "content": "a5", "type": "input port"}, {"id": 8, "content": "a6", "type": "input port"}, {"id": 9, "content": "a7", "type": "input port"}, {"id": 10, "content": "v", "type": "input port"}, {"id": 11, "content": "p", "type": "output port"}, {"id": 12, "content": "pe0", "type": "submodule"}, {"id": 13, "content": "pe1", "type": "submodule"}, {"id": 14, "content": "pe2", "type": "submodule"}, {"id": 15, "content": "pe3", "type": "submodule"}, {"id": 16, "content": "pe4", "type": "submodule"}, {"id": 17, "content": "pe5", "type": "submodule"}, {"id": 18, "content": "pe6", "type": "submodule"}, {"id": 19, "content": "pe7", "type": "submodule"}], "connectivity": [[1, 2, 10, 0, 10, 1, 3, 0, 1, 4, 10, 0, 5, 1, 10, 0, 10, 1, 6, 0, 1, 10, 0, 7, 1, 8, 10, 0, 9, 1, 10, 0, 12, 18, 19, 14, 17, 13, 16, 15], [12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 11, 11, 11, 11, 11, 11, 11, 11]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 1, 3, 9, 0, 2, 1, 8, 0, 7, 4, 1, 0, 14, 15, 16, 17], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c00", "type": "output port"}, {"id": 11, "content": "c01", "type": "output port"}, {"id": 12, "content": "c10", "type": "output port"}, {"id": 13, "content": "c11", "type": "output port"}, {"id": 14, "content": "pe00", "type": "submodule"}, {"id": 15, "content": "pe01", "type": "submodule"}, {"id": 16, "content": "pe10", "type": "submodule"}, {"id": 17, "content": "pe11", "type": "submodule"}, {"id": 18, "content": "pe_add00", "type": "submodule"}, {"id": 19, "content": "pe_add01", "type": "submodule"}, {"id": 20, "content": "pe_add10", "type": "submodule"}, {"id": 21, "content": "pe_add11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 7, 1, 3, 0, 4, 1, 8, 0, 1, 5, 0, 9, 14, 1, 15, 0, 14, 1, 15, 0, 16, 1, 17, 0, 16, 1, 17, 0, 18, 19, 20, 21], [14, 14, 14, 14, 15, 15, 15, 15, 16, 16, 16, 16, 17, 17, 17, 17, 18, 18, 18, 18, 19, 19, 19, 19, 20, 20, 20, 20, 21, 21, 21, 21, 10, 11, 12, 13]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "a00", "type": "input port"}, {"id": 3, "content": "a01", "type": "input port"}, {"id": 4, "content": "a10", "type": "input port"}, {"id": 5, "content": "a11", "type": "input port"}, {"id": 6, "content": "b00", "type": "input port"}, {"id": 7, "content": "b01", "type": "input port"}, {"id": 8, "content": "b10", "type": "input port"}, {"id": 9, "content": "b11", "type": "input port"}, {"id": 10, "content": "c0", "type": "output port"}, {"id": 11, "content": "c1", "type": "output port"}, {"id": 12, "content": "pe00", "type": "submodule"}, {"id": 13, "content": "pe01", "type": "submodule"}, {"id": 14, "content": "pe10", "type": "submodule"}, {"id": 15, "content": "pe11", "type": "submodule"}], "connectivity": [[2, 1, 6, 0, 7, 1, 3, 0, 4, 1, 12, 0, 13, 1, 5, 0, 14, 15], [12, 12, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14, 15, 15, 15, 15, 10, 11]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "vector_a", "type": "input port"}, {"id": 3, "content": "vector_b", "type": "input port"}, {"id": 4, "content": "vector_c", "type": "output port"}, {"id": 5, "content": "pe0", "type": "submodule"}, {"id": 6, "content": "pe1", "type": "submodule"}, {"id": 7, "content": "pe2", "type": "submodule"}, {"id": 8, "content": "pe3", "type": "submodule"}, {"id": 9, "content": "pe4", "type": "submodule"}, {"id": 10, "content": "pe5", "type": "submodule"}, {"id": 11, "content": "pe6", "type": "submodule"}, {"id": 12, "content": "pe7", "type": "submodule"}], "connectivity": [[2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 3, 1, 2, 0, 2, 1, 3, 0, 3, 1, 2, 0, 2, 1, 3, 0, 6, 5, 9, 7, 11, 10, 12, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 11, 12, 12, 12, 12, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "oe", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 5, 0, 6, 7, 0, 2, 6, 8, 5, 7], [5, 5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 2, 1, 0, 2, 1, 0, 2, 1, 4, 5, 7, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "reg0", "type": "submodule"}, {"id": 5, "content": "reg1", "type": "submodule"}, {"id": 6, "content": "reg2", "type": "submodule"}, {"id": 7, "content": "reg3", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 4, 0, 1, 5, 0, 1, 0, 6, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "lower_shifter", "type": "submodule"}, {"id": 6, "content": "upper_shifter", "type": "submodule"}, {"id": 7, "content": "select_output", "type": "submodule"}], "connectivity": [[1, 2, 0, 0, 1, 2, 6, 1, 5, 3, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "stage0", "type": "submodule"}, {"id": 6, "content": "stage1", "type": "submodule"}, {"id": 7, "content": "stage2", "type": "submodule"}, {"id": 8, "content": "stage3", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 5, 1, 6, 0, 1, 7, 0, 3, 8, 5], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rotate_en", "type": "input port"}, {"id": 2, "content": "d", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 6, 5, 7, 4, 0, 6, 5, 7, 4, 0, 6, 5, 7, 4, 0, 6, 5, 7, 4, 6, 5, 7, 4, 2], [4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "sr0", "type": "submodule"}, {"id": 5, "content": "sr1", "type": "submodule"}, {"id": 6, "content": "sr2", "type": "submodule"}, {"id": 7, "content": "sr3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 7, 1, 6, 4], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mem_in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "mem_out", "type": "output port"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 1, 0, 2, 3, 7, 5, 6, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "din", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "dout", "type": "output port"}, {"id": 4, "content": "rotator", "type": "submodule"}, {"id": 5, "content": "shifter", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 4, 1], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "rotate_left", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "rl", "type": "submodule"}, {"id": 6, "content": "rr", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 3, 2, 6, 5], [5, 5, 5, 6, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amount", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}], "connectivity": [[1, 2], [4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}, {"id": 8, "content": "u4", "type": "submodule"}, {"id": 9, "content": "u5", "type": "submodule"}, {"id": 10, "content": "u6", "type": "submodule"}, {"id": 11, "content": "u7", "type": "submodule"}, {"id": 12, "content": "u8", "type": "submodule"}, {"id": 13, "content": "u9", "type": "submodule"}, {"id": 14, "content": "u10", "type": "submodule"}, {"id": 15, "content": "u11", "type": "submodule"}, {"id": 16, "content": "u12", "type": "submodule"}, {"id": 17, "content": "u13", "type": "submodule"}, {"id": 18, "content": "u14", "type": "submodule"}, {"id": 19, "content": "u15", "type": "submodule"}], "connectivity": [[4, 0, 2, 1, 4, 0, 0, 5, 0, 6, 7, 0, 8, 0, 0, 9, 10, 0, 0, 11, 0, 12, 13, 0, 14, 0, 15, 0, 0, 16, 0, 17, 0, 18, 8, 10, 13, 16, 4, 11, 7, 14, 6, 9, 12, 17, 15, 18, 19, 5], [4, 4, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 16, 16, 17, 17, 18, 18, 19, 19, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_enable", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "bs0", "type": "submodule"}, {"id": 5, "content": "bs1", "type": "submodule"}, {"id": 6, "content": "bs2", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 2, 1, 0, 2, 1, 4, 2, 5, 6, 1], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "bs1", "type": "submodule"}, {"id": 4, "content": "bs2", "type": "submodule"}, {"id": 5, "content": "bs3", "type": "submodule"}], "connectivity": [[0, 3, 4, 3, 0, 4, 5], [3, 4, 5, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_dir", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "sr0", "type": "submodule"}, {"id": 5, "content": "sr1", "type": "submodule"}, {"id": 6, "content": "sr2", "type": "submodule"}, {"id": 7, "content": "sr3", "type": "submodule"}], "connectivity": [[7, 0, 1, 2, 5, 0, 1, 4, 2, 6, 7, 0, 1, 2, 5, 0, 1, 4, 2, 6, 4, 7, 6, 5], [4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_left", "type": "input port"}, {"id": 2, "content": "data_right", "type": "input port"}, {"id": 3, "content": "shift_en_l", "type": "input port"}, {"id": 4, "content": "shift_en_r", "type": "input port"}, {"id": 5, "content": "load_en_l", "type": "input port"}, {"id": 6, "content": "load_en_r", "type": "input port"}, {"id": 7, "content": "q_left", "type": "output port"}, {"id": 8, "content": "q_right", "type": "output port"}, {"id": 9, "content": "left_shift", "type": "submodule"}, {"id": 10, "content": "right_shift", "type": "submodule"}], "connectivity": [[5, 1, 0, 3, 2, 4, 0, 6, 9, 10], [9, 9, 9, 9, 10, 10, 10, 10, 7, 8]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "decoder", "type": "submodule"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[1, 2, 0, 4, 0, 4, 0, 4, 0, 4, 7, 8, 5, 6], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "shift_val", "type": "input port"}, {"id": 3, "content": "dir", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "sh0", "type": "submodule"}, {"id": 6, "content": "sh1", "type": "submodule"}, {"id": 7, "content": "sh2", "type": "submodule"}, {"id": 8, "content": "sh3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 3, 0, 1, 2, 3, 0, 1, 2, 3, 0, 1, 2, 5, 6, 8, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 2, 4, 1, 5, 0, 2, 1, 0, 2, 6, 1, 5, 4, 7, 6], [4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "rotate_left", "type": "input port"}, {"id": 3, "content": "rotate_amt", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "bs0", "type": "submodule"}, {"id": 6, "content": "bs1", "type": "submodule"}, {"id": 7, "content": "bs2", "type": "submodule"}, {"id": 8, "content": "bs3", "type": "submodule"}], "connectivity": [[2, 1, 3, 2, 1, 3, 2, 1, 3, 2, 1, 3, 7, 6, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "shift_reg8_left_lower", "type": "submodule"}, {"id": 6, "content": "shift_reg8_left_upper", "type": "submodule"}, {"id": 7, "content": "shift_reg8_right_lower", "type": "submodule"}, {"id": 8, "content": "shift_reg8_right_upper", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 2, 1, 6, 8, 5], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 4, 5, 6, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "shift0", "type": "submodule"}, {"id": 6, "content": "shift1", "type": "submodule"}, {"id": 7, "content": "shift2", "type": "submodule"}, {"id": 8, "content": "shift3", "type": "submodule"}], "connectivity": [[0, 3, 0, 3, 0, 3, 0, 3, 3, 5, 8, 7, 6], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "sel_low", "type": "input port"}, {"id": 3, "content": "sel_high", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}, {"id": 5, "content": "lower_shift_reg", "type": "submodule"}, {"id": 6, "content": "upper_shift_reg", "type": "submodule"}, {"id": 7, "content": "lower_mux", "type": "submodule"}, {"id": 8, "content": "upper_mux", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 2, 1, 6, 3, 1, 7, 8], [5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "reg0", "type": "submodule"}, {"id": 5, "content": "mux0", "type": "submodule"}], "connectivity": [[0, 1, 4, 2, 5], [4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 1, 5, 6, 0, 1, 7, 0, 1, 5, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}], "connectivity": [[0, 3, 1, 0, 3, 1, 6, 2, 5], [5, 5, 5, 6, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "rotate_left", "type": "input port"}, {"id": 3, "content": "shift_right", "type": "input port"}, {"id": 4, "content": "output_select", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "rotate_module", "type": "submodule"}, {"id": 7, "content": "shift_module", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 1, 3, 7, 6], [6, 6, 6, 7, 7, 7, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 2, 5, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_ctrl", "type": "input port"}, {"id": 2, "content": "d", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "stage0", "type": "submodule"}, {"id": 5, "content": "stage1", "type": "submodule"}, {"id": 6, "content": "stage2", "type": "submodule"}, {"id": 7, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 2, 4, 0, 0, 5, 6, 0, 6, 7, 5, 4, 2], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "d", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 7, 2, 0, 1, 4, 2, 5, 0, 1, 2, 6, 0, 1, 2, 5, 4, 7, 6], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "select", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "lower_shift_reg", "type": "submodule"}, {"id": 5, "content": "upper_shift_reg", "type": "submodule"}, {"id": 6, "content": "lower_mux", "type": "submodule"}, {"id": 7, "content": "upper_mux", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 4, 2, 5, 2, 6, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "d", "type": "input port"}, {"id": 3, "content": "shift_right", "type": "input port"}, {"id": 4, "content": "shift_amt", "type": "input port"}, {"id": 5, "content": "q", "type": "output port"}, {"id": 6, "content": "u0", "type": "submodule"}, {"id": 7, "content": "u1", "type": "submodule"}, {"id": 8, "content": "u2", "type": "submodule"}, {"id": 9, "content": "u3", "type": "submodule"}], "connectivity": [[0, 3, 1, 4, 2, 0, 3, 1, 4, 2, 0, 3, 1, 4, 2, 0, 3, 1, 4, 2, 7, 8, 6, 9], [6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "din", "type": "input port"}, {"id": 4, "content": "dout", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 7, 1, 2, 6, 5, 8, 0, 7, 1, 2, 5, 0, 1, 2, 6, 8, 0, 7, 1, 2, 6, 5, 8, 7, 5, 6, 8], [5, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 7, 5, 6, 4], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 7, 1, 4, 0, 1, 4, 0, 5, 6, 0, 5, 4, 6, 5, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "mem_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}, {"id": 6, "content": "cs", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 6, 5, 4], [4, 4, 5, 5, 6, 6, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "lr", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "left_shifter", "type": "submodule"}, {"id": 6, "content": "right_shifter", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 6, 5, 3], [5, 5, 5, 6, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_control", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "left_module", "type": "submodule"}, {"id": 6, "content": "right_module", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 6, 5], [5, 5, 5, 6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "din", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "dout", "type": "output port"}, {"id": 4, "content": "m0", "type": "submodule"}, {"id": 5, "content": "m1", "type": "submodule"}, {"id": 6, "content": "m2", "type": "submodule"}, {"id": 7, "content": "m3", "type": "submodule"}], "connectivity": [[0, 1, 0, 4, 5, 0, 0, 6, 4, 5, 7, 6], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "serial_in", "type": "input port"}, {"id": 4, "content": "parallel_out", "type": "output port"}, {"id": 5, "content": "s0", "type": "submodule"}, {"id": 6, "content": "s1", "type": "submodule"}, {"id": 7, "content": "s2", "type": "submodule"}], "connectivity": [[0, 3, 2, 6, 1, 5, 0, 7, 2, 1, 0, 3, 2, 6, 1, 7, 5, 6], [5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_enable", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 4, 2, 5, 0, 2, 6, 0, 2, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_sel", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 1, 6, 4, 5], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}, {"id": 8, "content": "s4", "type": "submodule"}], "connectivity": [[1, 2, 3, 0, 5, 1, 3, 0, 1, 3, 6, 0, 7, 1, 3, 0, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in0", "type": "input port"}, {"id": 1, "content": "in1", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}], "connectivity": [[2, 0, 1], [3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 4], [4, 4, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 5, 0, 1, 0, 6, 1, 7, 0, 5, 8, 7, 2, 6], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "direction", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "stage1", "type": "submodule"}, {"id": 6, "content": "stage2", "type": "submodule"}, {"id": 7, "content": "stage3", "type": "submodule"}], "connectivity": [[0, 1, 2, 3, 0, 2, 5, 3, 6, 0, 3, 2, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 7, 8, 6, 5], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[2, 5, 0, 1, 0, 6, 2, 4, 1, 0, 7, 2, 5, 1, 0, 6, 2, 4, 1, 5, 6, 4, 7], [4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "dir", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "left_shifter", "type": "submodule"}, {"id": 6, "content": "right_shifter", "type": "submodule"}, {"id": 7, "content": "output_selector", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 2, 3, 6, 5, 7], [5, 5, 5, 6, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 2, 7, 1, 0, 2, 4, 1, 5, 0, 2, 1, 6, 0, 2, 1, 6, 5, 4, 7], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_val", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 8, 7, 5, 2, 6], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[1, 0, 3, 2, 1, 0, 3, 2, 1, 0, 3, 2, 1, 0, 3, 2, 6, 7, 8, 5], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "enable", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "shift_dir", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "sr0", "type": "submodule"}, {"id": 7, "content": "sr1", "type": "submodule"}, {"id": 8, "content": "sr2", "type": "submodule"}, {"id": 9, "content": "sr3", "type": "submodule"}], "connectivity": [[0, 4, 1, 2, 3, 0, 4, 6, 1, 2, 7, 0, 4, 1, 2, 0, 4, 1, 2, 8, 7, 9, 8, 6], [6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "shift_en", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}, {"id": 5, "content": "sr0", "type": "submodule"}, {"id": 6, "content": "sr1", "type": "submodule"}, {"id": 7, "content": "sr2", "type": "submodule"}, {"id": 8, "content": "sr3", "type": "submodule"}], "connectivity": [[2, 0, 1, 2, 0, 5, 1, 2, 6, 0, 1, 2, 7, 0, 1, 7, 6, 5, 2, 8, 1], [5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 6, 4, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "mode", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "sr0", "type": "submodule"}, {"id": 5, "content": "sr1", "type": "submodule"}, {"id": 6, "content": "sr2", "type": "submodule"}, {"id": 7, "content": "sr3", "type": "submodule"}, {"id": 8, "content": "sr4", "type": "submodule"}, {"id": 9, "content": "sr5", "type": "submodule"}, {"id": 10, "content": "sr6", "type": "submodule"}, {"id": 11, "content": "sr7", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 6, 9, 4, 8, 10, 11, 7, 5, 1], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "ctrl", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "upper_part", "type": "submodule"}, {"id": 5, "content": "lower_part", "type": "submodule"}], "connectivity": [[0, 1, 0, 2, 1, 4, 5], [4, 4, 5, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 6, 1, 4, 5], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "shift0", "type": "submodule"}, {"id": 5, "content": "shift1", "type": "submodule"}, {"id": 6, "content": "shift2", "type": "submodule"}, {"id": 7, "content": "shift3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 7, 5, 6, 4], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "sh_clk", "type": "input port"}, {"id": 2, "content": "din", "type": "input port"}, {"id": 3, "content": "sel", "type": "input port"}, {"id": 4, "content": "dout", "type": "output port"}, {"id": 5, "content": "reg0", "type": "submodule"}, {"id": 6, "content": "reg1", "type": "submodule"}, {"id": 7, "content": "reg2", "type": "submodule"}, {"id": 8, "content": "reg3", "type": "submodule"}], "connectivity": [[1, 2, 1, 5, 1, 6, 1, 7, 8, 5, 2, 6, 7], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "d", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "q", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}], "connectivity": [[0, 1, 0, 4, 5, 0, 6, 5, 4, 1], [4, 4, 5, 5, 6, 6, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst_n", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_val", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 8, 7, 5, 6], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "s0", "type": "submodule"}, {"id": 6, "content": "s1", "type": "submodule"}, {"id": 7, "content": "s2", "type": "submodule"}, {"id": 8, "content": "s3", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 2, 0, 1, 3, 0, 1, 2, 3, 2, 0, 1, 3, 5, 8, 6, 7], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "en", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "s0", "type": "submodule"}, {"id": 6, "content": "s1", "type": "submodule"}, {"id": 7, "content": "s2", "type": "submodule"}, {"id": 8, "content": "s3", "type": "submodule"}], "connectivity": [[1, 3, 2, 0, 1, 2, 5, 0, 6, 1, 2, 0, 7, 1, 2, 0, 8, 3], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_en", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "sr0", "type": "submodule"}, {"id": 5, "content": "sr1", "type": "submodule"}, {"id": 6, "content": "sr2", "type": "submodule"}, {"id": 7, "content": "sr3", "type": "submodule"}], "connectivity": [[7, 0, 1, 2, 4, 0, 1, 2, 5, 0, 1, 2, 6, 0, 1, 2, 7, 5, 4, 6], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}], "connectivity": [[1, 3, 2], [4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mem_input", "type": "input port"}, {"id": 2, "content": "mem_output", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 1, 3, 0, 4, 5, 3], [3, 3, 4, 4, 5, 5, 5, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "mode", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "lower_byte_shifter", "type": "submodule"}, {"id": 6, "content": "higher_byte_shifter", "type": "submodule"}], "connectivity": [[3, 1, 2, 0, 3, 1, 2, 0, 6, 5], [5, 5, 5, 5, 6, 6, 6, 6, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "enable", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}], "connectivity": [[1], [4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "shift", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 8, 5, 3, 1, 0, 3, 1, 5, 0, 3, 1, 6, 0, 3, 1, 7, 7, 8, 5, 6], [5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "mux0", "type": "submodule"}, {"id": 5, "content": "mux1", "type": "submodule"}, {"id": 6, "content": "mux2", "type": "submodule"}, {"id": 7, "content": "mux3", "type": "submodule"}], "connectivity": [[2, 1, 2, 1, 2, 1, 2, 1, 6, 2, 5, 4, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_en", "type": "input port"}, {"id": 2, "content": "din", "type": "input port"}, {"id": 3, "content": "dout", "type": "output port"}, {"id": 4, "content": "cell0", "type": "submodule"}, {"id": 5, "content": "cell1", "type": "submodule"}, {"id": 6, "content": "cell2", "type": "submodule"}, {"id": 7, "content": "cell3", "type": "submodule"}], "connectivity": [[4, 0, 1, 2, 6, 5, 7, 4, 0, 1, 5, 0, 1, 6, 0, 1, 6, 4, 7, 5], [4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "din", "type": "input port"}, {"id": 3, "content": "dout", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[1, 0, 4, 2, 1, 0, 5, 2, 1, 6, 0, 2, 1, 0, 7, 2, 5, 6, 7, 4], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4, 0, 5, 0, 4, 5, 6, 3], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_en", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "br0", "type": "submodule"}, {"id": 5, "content": "br1", "type": "submodule"}, {"id": 6, "content": "br2", "type": "submodule"}, {"id": 7, "content": "br3", "type": "submodule"}], "connectivity": [[5, 0, 2, 1, 0, 2, 1, 6, 7, 0, 2, 1, 0, 2, 1, 7, 4, 6, 5], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "s_dir", "type": "input port"}, {"id": 2, "content": "load_n", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 3, 2, 1, 6, 0, 5, 3, 2, 7, 1, 0, 3, 2, 8, 1, 6, 0, 3, 2, 7, 1, 8, 7, 5, 6], [5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "reg_inst", "type": "submodule"}, {"id": 5, "content": "shift_inst", "type": "submodule"}], "connectivity": [[0, 2, 1, 4, 0, 5], [4, 4, 4, 5, 5, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "s0", "type": "submodule"}, {"id": 4, "content": "s1", "type": "submodule"}, {"id": 5, "content": "s2", "type": "submodule"}, {"id": 6, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 3, 0, 1, 4, 5, 0, 1, 5, 6, 4, 3], [3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "shift_dir", "type": "input port"}, {"id": 5, "content": "shift_en", "type": "input port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "main_reg", "type": "submodule"}, {"id": 8, "content": "temp_reg", "type": "submodule"}], "connectivity": [[0, 4, 5, 1, 3, 2, 7, 0, 4, 5, 1, 7, 7], [7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "dir", "type": "input port"}, {"id": 3, "content": "d", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 6, 1, 2, 3, 0, 1, 2, 5, 7, 0, 6, 1, 2, 8, 0, 1, 2, 7, 3, 7, 8, 6, 5], [5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 3, 5, 4, 6, 3], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_mode", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "d0", "type": "submodule"}, {"id": 5, "content": "d1", "type": "submodule"}, {"id": 6, "content": "d2", "type": "submodule"}, {"id": 7, "content": "d3", "type": "submodule"}, {"id": 8, "content": "d4", "type": "submodule"}, {"id": 9, "content": "d5", "type": "submodule"}, {"id": 10, "content": "d6", "type": "submodule"}, {"id": 11, "content": "d7", "type": "submodule"}], "connectivity": [[0, 1, 2, 4, 0, 1, 2, 5, 0, 1, 2, 0, 1, 6, 2, 0, 1, 7, 2, 8, 0, 1, 2, 0, 1, 9, 2, 0, 10, 2, 7, 9, 4, 6, 8, 11, 5, 10], [4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 9, 9, 9, 9, 10, 10, 10, 10, 11, 11, 11, 3, 3, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "en", "type": "input port"}, {"id": 2, "content": "lr", "type": "input port"}, {"id": 3, "content": "d", "type": "input port"}, {"id": 4, "content": "q", "type": "output port"}], "connectivity": [[3], [4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rst", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "shift_left", "type": "input port"}, {"id": 4, "content": "shift_right", "type": "input port"}, {"id": 5, "content": "hold", "type": "input port"}, {"id": 6, "content": "data_out", "type": "output port"}, {"id": 7, "content": "dff0", "type": "submodule"}, {"id": 8, "content": "dff1", "type": "submodule"}, {"id": 9, "content": "dff2", "type": "submodule"}, {"id": 10, "content": "dff3", "type": "submodule"}], "connectivity": [[0, 3, 10, 4, 7, 1, 2, 8, 5, 0, 3, 4, 7, 1, 2, 9, 8, 5, 0, 3, 10, 4, 1, 2, 9, 8, 5, 0, 3, 10, 4, 7, 1, 2, 9, 5, 7, 9, 8, 10], [7, 7, 7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift", "type": "input port"}, {"id": 2, "content": "init", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "bs0", "type": "submodule"}, {"id": 6, "content": "bs1", "type": "submodule"}, {"id": 7, "content": "bs2", "type": "submodule"}, {"id": 8, "content": "bs3", "type": "submodule"}], "connectivity": [[0, 1, 3, 8, 2, 0, 1, 3, 5, 2, 0, 1, 6, 3, 2, 0, 1, 3, 7, 2, 8, 7, 6, 5], [5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[1], [2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amount", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "mux0", "type": "submodule"}, {"id": 6, "content": "mux1", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 6, 3, 5], [5, 5, 6, 6, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "ls", "type": "submodule"}, {"id": 5, "content": "rs", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 5, 2, 4], [4, 4, 5, 5, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "in_data", "type": "input port"}, {"id": 2, "content": "out_data", "type": "output port"}, {"id": 3, "content": "rs0", "type": "submodule"}, {"id": 4, "content": "rs1", "type": "submodule"}, {"id": 5, "content": "rs2", "type": "submodule"}, {"id": 6, "content": "rs3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 3, 6, 4], [3, 3, 4, 4, 5, 5, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "load", "type": "input port"}, {"id": 4, "content": "out", "type": "output port"}, {"id": 5, "content": "mux0", "type": "submodule"}, {"id": 6, "content": "mux1", "type": "submodule"}, {"id": 7, "content": "mux2", "type": "submodule"}, {"id": 8, "content": "mux3", "type": "submodule"}, {"id": 9, "content": "dff0", "type": "submodule"}, {"id": 10, "content": "dff1", "type": "submodule"}, {"id": 11, "content": "dff2", "type": "submodule"}, {"id": 12, "content": "dff3", "type": "submodule"}], "connectivity": [[1, 2, 10, 9, 2, 11, 12, 2, 10, 1, 2, 11, 0, 5, 0, 6, 7, 0, 0, 8, 9, 11, 10, 12], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "shift_enable", "type": "input port"}, {"id": 3, "content": "shift_amount", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}], "connectivity": [[4, 3], [5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[1, 2], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_val", "type": "input port"}, {"id": 3, "content": "direction", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "bs1", "type": "submodule"}, {"id": 6, "content": "bs2", "type": "submodule"}, {"id": 7, "content": "bs3", "type": "submodule"}, {"id": 8, "content": "bs4", "type": "submodule"}], "connectivity": [[2, 1, 3, 2, 1, 3, 2, 1, 3, 1, 3, 2, 5, 7, 6, 8], [5, 5, 5, 6, 6, 6, 7, 7, 7, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "load", "type": "input port"}, {"id": 3, "content": "shift_dir", "type": "input port"}, {"id": 4, "content": "data_in", "type": "input port"}, {"id": 5, "content": "data_out", "type": "output port"}, {"id": 6, "content": "reg0", "type": "submodule"}, {"id": 7, "content": "reg1", "type": "submodule"}, {"id": 8, "content": "reg2", "type": "submodule"}], "connectivity": [[0, 3, 1, 4, 2, 7, 1, 0, 2, 6, 0, 3, 1, 4, 2, 7, 8], [6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "data_out", "type": "output port"}, {"id": 2, "content": "s0", "type": "submodule"}, {"id": 3, "content": "s1", "type": "submodule"}, {"id": 4, "content": "s2", "type": "submodule"}, {"id": 5, "content": "s3", "type": "submodule"}], "connectivity": [[0, 0, 0, 0, 4, 5, 2, 3], [2, 3, 4, 5, 1, 1, 1, 1]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "enable", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "upper_shifter", "type": "submodule"}, {"id": 5, "content": "lower_shifter", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 2, 1, 4, 2, 5], [4, 4, 4, 5, 5, 5, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "u0", "type": "submodule"}, {"id": 6, "content": "u1", "type": "submodule"}, {"id": 7, "content": "u2", "type": "submodule"}, {"id": 8, "content": "u3", "type": "submodule"}], "connectivity": [[0, 3, 2, 1, 0, 2, 5, 3, 1, 6, 0, 2, 3, 1, 7, 0, 2, 3, 1, 6, 8, 7, 5], [5, 5, 5, 5, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "m0", "type": "submodule"}, {"id": 4, "content": "m1", "type": "submodule"}, {"id": 5, "content": "m2", "type": "submodule"}, {"id": 6, "content": "m3", "type": "submodule"}, {"id": 7, "content": "m4", "type": "submodule"}, {"id": 8, "content": "m5", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 3, 1, 5, 4, 6, 3, 1, 5, 4, 6, 7, 8], [3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_lr", "type": "input port"}, {"id": 2, "content": "d_in", "type": "input port"}, {"id": 3, "content": "q_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 5, 4, 6, 7, 0, 1, 5, 4, 6, 7, 0, 1, 5, 4, 6, 7, 0, 1, 5, 4, 6, 7, 7, 4, 6, 5], [4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "rotate", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "m0", "type": "submodule"}, {"id": 5, "content": "m1", "type": "submodule"}, {"id": 6, "content": "m2", "type": "submodule"}, {"id": 7, "content": "m3", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 5, 4, 7, 6], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_lr", "type": "input port"}, {"id": 2, "content": "load_n", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "dff0", "type": "submodule"}, {"id": 6, "content": "dff1", "type": "submodule"}, {"id": 7, "content": "dff2", "type": "submodule"}, {"id": 8, "content": "dff3", "type": "submodule"}], "connectivity": [[0, 1, 6, 3, 2, 0, 1, 3, 5, 2, 7, 8, 0, 1, 6, 3, 2, 0, 1, 3, 2, 7, 8, 5, 7, 6], [5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "s0", "type": "submodule"}, {"id": 5, "content": "s1", "type": "submodule"}, {"id": 6, "content": "s2", "type": "submodule"}, {"id": 7, "content": "s3", "type": "submodule"}], "connectivity": [[0, 1, 2, 0, 1, 2, 0, 1, 2, 0, 1, 2, 4, 6, 5, 7], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}, {"id": 7, "content": "u4", "type": "submodule"}, {"id": 8, "content": "u5", "type": "submodule"}, {"id": 9, "content": "u6", "type": "submodule"}, {"id": 10, "content": "u7", "type": "submodule"}, {"id": 11, "content": "u8", "type": "submodule"}, {"id": 12, "content": "u9", "type": "submodule"}, {"id": 13, "content": "u10", "type": "submodule"}, {"id": 14, "content": "u11", "type": "submodule"}, {"id": 15, "content": "u12", "type": "submodule"}, {"id": 16, "content": "u13", "type": "submodule"}, {"id": 17, "content": "u14", "type": "submodule"}, {"id": 18, "content": "u15", "type": "submodule"}], "connectivity": [[0, 1, 0, 3, 4, 0, 0, 5, 0, 6, 7, 0, 8, 0, 9, 0, 0, 10, 0, 11, 0, 12, 0, 13, 14, 0, 15, 0, 0, 16, 0, 17, 15, 6, 16, 17, 18, 7, 14, 1, 5, 3, 13, 8, 11, 9, 12, 4, 10], [3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 16, 16, 17, 17, 18, 18, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}], "connectivity": [[0, 1], [2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "mode", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "lower_shift_reg", "type": "submodule"}, {"id": 5, "content": "upper_shift_reg", "type": "submodule"}], "connectivity": [[5, 0, 1, 2, 4, 5, 0, 1, 2, 4, 5, 4], [4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "bs0", "type": "submodule"}, {"id": 5, "content": "bs1", "type": "submodule"}, {"id": 6, "content": "bs2", "type": "submodule"}, {"id": 7, "content": "bs3", "type": "submodule"}], "connectivity": [[1, 2, 1, 2, 1, 2, 1, 2, 4, 6, 5, 7], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_enable", "type": "input port"}, {"id": 2, "content": "shift_left", "type": "input port"}, {"id": 3, "content": "data_in", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "bs0", "type": "submodule"}, {"id": 6, "content": "bs1", "type": "submodule"}, {"id": 7, "content": "bs2", "type": "submodule"}, {"id": 8, "content": "bs3", "type": "submodule"}], "connectivity": [[3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 3, 0, 2, 1, 7, 6, 5, 8], [5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 8, 8, 8, 8, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_in", "type": "input port"}, {"id": 1, "content": "shift_amt", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "m0", "type": "submodule"}, {"id": 4, "content": "m1", "type": "submodule"}, {"id": 5, "content": "m2", "type": "submodule"}, {"id": 6, "content": "m3", "type": "submodule"}, {"id": 7, "content": "m4", "type": "submodule"}, {"id": 8, "content": "m5", "type": "submodule"}, {"id": 9, "content": "m6", "type": "submodule"}, {"id": 10, "content": "m7", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 1, 3, 1, 6, 4, 5, 1, 3, 1, 6, 4, 9, 7, 10, 8], [3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 7, 8, 8, 8, 9, 9, 9, 10, 10, 10, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "shift_lr", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[0, 2, 1, 0, 2, 1, 0, 2, 1, 0, 2, 1, 6, 7, 5, 4], [4, 4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "init", "type": "input port"}, {"id": 2, "content": "out", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 3, 0, 1, 3, 5, 4, 6], [3, 3, 4, 4, 5, 5, 6, 6, 6, 2, 2, 2, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "reset", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}], "connectivity": [[1, 0, 2, 1, 0, 4, 1, 0, 5, 6], [4, 4, 4, 5, 5, 5, 6, 6, 6, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "data_out", "type": "output port"}, {"id": 3, "content": "u0", "type": "submodule"}, {"id": 4, "content": "u1", "type": "submodule"}, {"id": 5, "content": "u2", "type": "submodule"}, {"id": 6, "content": "u3", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 4, 0, 0, 5, 6], [3, 3, 4, 4, 5, 5, 6, 6, 2]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "u0", "type": "submodule"}, {"id": 5, "content": "u1", "type": "submodule"}, {"id": 6, "content": "u2", "type": "submodule"}, {"id": 7, "content": "u3", "type": "submodule"}], "connectivity": [[7, 0, 2, 1, 0, 2, 1, 4, 5, 0, 2, 1, 6, 0, 2, 1, 5, 7, 6, 4], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amount", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[1, 2], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_amt", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}], "connectivity": [[1, 2], [3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "load", "type": "input port"}, {"id": 2, "content": "data_in", "type": "input port"}, {"id": 3, "content": "data_out", "type": "output port"}, {"id": 4, "content": "sr0", "type": "submodule"}, {"id": 5, "content": "sr1", "type": "submodule"}, {"id": 6, "content": "sr2", "type": "submodule"}, {"id": 7, "content": "sr3", "type": "submodule"}], "connectivity": [[0, 2, 1, 7, 4, 0, 2, 1, 5, 0, 2, 1, 6, 0, 2, 1, 5, 4, 6, 7], [4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 7, 7, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "data_in", "type": "input port"}, {"id": 2, "content": "shift_dir", "type": "input port"}, {"id": 3, "content": "shift_amt", "type": "input port"}, {"id": 4, "content": "data_out", "type": "output port"}, {"id": 5, "content": "left_shifter", "type": "submodule"}, {"id": 6, "content": "right_shifter", "type": "submodule"}, {"id": 7, "content": "output_mux", "type": "submodule"}], "connectivity": [[1, 3, 1, 3, 5, 2, 6, 7], [5, 5, 6, 6, 7, 7, 7, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "zero", "type": "output port"}, {"id": 6, "content": "adder_module", "type": "submodule"}, {"id": 7, "content": "subtractor_module", "type": "submodule"}, {"id": 8, "content": "and_module", "type": "submodule"}, {"id": 9, "content": "or_module", "type": "submodule"}, {"id": 10, "content": "xor_module", "type": "submodule"}, {"id": 11, "content": "lshift_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 10, 9, 11, 6, 7, 8, 6, 10, 9, 11, 6, 7, 8], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 3, 3, 3, 3, 3, 3, 4, 5, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 7, 9, 10, 6, 11, 8, 7, 9, 10, 6, 11, 8, 7, 6, 2], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "add_mod", "type": "submodule"}, {"id": 6, "content": "sub_mod", "type": "submodule"}, {"id": 7, "content": "and_mod", "type": "submodule"}, {"id": 8, "content": "or_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 7, 6, 8, 5, 7, 6, 8], [5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opA", "type": "input port"}, {"id": 1, "content": "opB", "type": "input port"}, {"id": 2, "content": "opCode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "adder", "type": "submodule"}, {"id": 8, "content": "subtractor", "type": "submodule"}, {"id": 9, "content": "and_gate", "type": "submodule"}, {"id": 10, "content": "or_gate", "type": "submodule"}, {"id": 11, "content": "xor_gate", "type": "submodule"}, {"id": 12, "content": "left_shifter", "type": "submodule"}, {"id": 13, "content": "right_shifter", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 11, 8, 7, 9, 12, 10, 13, 11, 8, 7, 9, 12, 10, 13, 8, 7, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operandA", "type": "input port"}, {"id": 1, "content": "operandB", "type": "input port"}, {"id": 2, "content": "opCode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zeroFlag", "type": "output port"}, {"id": 5, "content": "carryFlag", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 7, 9, 10, 0, 8, 6, 7, 9, 10, 0, 8, 6, 6], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operandA", "type": "input port"}, {"id": 1, "content": "operandB", "type": "input port"}, {"id": 2, "content": "opCode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "sll_mod", "type": "submodule"}, {"id": 14, "content": "srl_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 7, 14, 10, 8, 11, 9, 12, 13, 7, 14, 10, 8, 11, 9, 12, 13, 7, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}, {"id": 12, "content": "shl_mod", "type": "submodule"}, {"id": 13, "content": "shr_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 7, 12, 10, 6, 9, 11, 8, 13, 7, 12, 10, 6, 9, 11, 8, 13, 6, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "zero", "type": "output port"}, {"id": 6, "content": "add_inst", "type": "submodule"}, {"id": 7, "content": "sub_inst", "type": "submodule"}, {"id": 8, "content": "and_inst", "type": "submodule"}, {"id": 9, "content": "or_inst", "type": "submodule"}, {"id": 10, "content": "xor_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 10, 6, 8, 9, 7, 7, 6, 10, 6, 8, 9, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 3, 4, 4, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "lshift_mod", "type": "submodule"}, {"id": 14, "content": "rshift_mod", "type": "submodule"}, {"id": 15, "content": "arshift_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 14, 11, 10, 9, 7, 12, 15, 8, 13, 14, 11, 10, 9, 7, 12, 15, 8, 13, 8, 7, 8, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "input1", "type": "input port"}, {"id": 1, "content": "input2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "not_mod", "type": "submodule"}, {"id": 13, "content": "inc_mod", "type": "submodule"}, {"id": 14, "content": "dec_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 12, 8, 14, 11, 10, 13, 9, 7, 12, 8, 14, 11, 10, 13, 9, 7, 7, 2, 8, 7, 2, 8], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 13, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_a", "type": "input port"}, {"id": 1, "content": "op_b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "alu_out", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "add_module", "type": "submodule"}, {"id": 8, "content": "sub_module", "type": "submodule"}, {"id": 9, "content": "and_module", "type": "submodule"}, {"id": 10, "content": "or_module", "type": "submodule"}, {"id": 11, "content": "xor_module", "type": "submodule"}, {"id": 12, "content": "nor_module", "type": "submodule"}, {"id": 13, "content": "left_shift_module", "type": "submodule"}, {"id": 14, "content": "right_shift_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 11, 7, 9, 14, 10, 8, 12, 13, 11, 7, 9, 14, 10, 8, 12, 13, 7, 2, 11, 7, 9, 14, 10, 8, 12, 13], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "add_module", "type": "submodule"}, {"id": 8, "content": "sub_module", "type": "submodule"}, {"id": 9, "content": "and_module", "type": "submodule"}, {"id": 10, "content": "or_module", "type": "submodule"}, {"id": 11, "content": "xor_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 8, 0, 11, 9, 7, 10, 1, 8, 0, 11, 7, 9, 10, 1, 8, 7, 2, 8, 0, 11, 7, 9, 10, 1], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "Y", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "add_mod", "type": "submodule"}, {"id": 6, "content": "sub_mod", "type": "submodule"}, {"id": 7, "content": "and_mod", "type": "submodule"}, {"id": 8, "content": "or_mod", "type": "submodule"}, {"id": 9, "content": "xor_mod", "type": "submodule"}, {"id": 10, "content": "ls_mod", "type": "submodule"}, {"id": 11, "content": "rs_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 11, 6, 5, 10, 8, 7, 9, 6, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}, {"id": 12, "content": "nand_mod", "type": "submodule"}, {"id": 13, "content": "nor_mod", "type": "submodule"}, {"id": 14, "content": "xnor_mod", "type": "submodule"}, {"id": 15, "content": "inc_mod", "type": "submodule"}, {"id": 16, "content": "dec_mod", "type": "submodule"}, {"id": 17, "content": "clear_mod", "type": "submodule"}, {"id": 18, "content": "set_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 1, 0, 0, 18, 7, 13, 6, 15, 14, 16, 12, 11, 17, 9, 8, 10, 18, 7, 13, 6, 15, 14, 16, 12, 11, 17, 9, 8, 10, 6], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 12, 13, 13, 14, 14, 15, 16, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "Y", "type": "output port"}, {"id": 4, "content": "Zero", "type": "output port"}, {"id": 5, "content": "Carry", "type": "output port"}, {"id": 6, "content": "Negative", "type": "output port"}, {"id": 7, "content": "Overflow", "type": "output port"}, {"id": 8, "content": "add_mod", "type": "submodule"}, {"id": 9, "content": "sub_mod", "type": "submodule"}, {"id": 10, "content": "and_mod", "type": "submodule"}, {"id": 11, "content": "or_mod", "type": "submodule"}, {"id": 12, "content": "xor_mod", "type": "submodule"}, {"id": 13, "content": "nor_mod", "type": "submodule"}, {"id": 14, "content": "lsh_mod", "type": "submodule"}, {"id": 15, "content": "rsh_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 12, 10, 9, 13, 14, 15, 11, 8, 12, 10, 9, 13, 14, 15, 11, 8, 8, 12, 10, 9, 13, 14, 15, 11, 8, 8], [8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 15, 15, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 6, 6, 6, 6, 6, 6, 6, 6, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "input1", "type": "input port"}, {"id": 1, "content": "input2", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_out", "type": "output port"}, {"id": 6, "content": "overflow_flag", "type": "output port"}, {"id": 7, "content": "add_unit", "type": "submodule"}, {"id": 8, "content": "sub_unit", "type": "submodule"}, {"id": 9, "content": "and_unit", "type": "submodule"}, {"id": 10, "content": "or_unit", "type": "submodule"}, {"id": 11, "content": "xor_unit", "type": "submodule"}, {"id": 12, "content": "inc_unit", "type": "submodule"}, {"id": 13, "content": "dec_unit", "type": "submodule"}, {"id": 14, "content": "comp_unit", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 0, 1, 0, 8, 13, 11, 10, 7, 9, 12, 8, 13, 11, 10, 7, 14, 9, 12, 8, 13, 12, 7, 8, 13, 0, 11, 10, 7, 1, 9, 12], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "negative", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}, {"id": 7, "content": "subtractor", "type": "submodule"}, {"id": 8, "content": "increment", "type": "submodule"}, {"id": 9, "content": "decrement", "type": "submodule"}, {"id": 10, "content": "and_op", "type": "submodule"}, {"id": 11, "content": "or_op", "type": "submodule"}, {"id": 12, "content": "xor_op", "type": "submodule"}, {"id": 13, "content": "set_less_than", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 1, 11, 10, 9, 8, 7, 6, 12, 13, 11, 10, 9, 8, 7, 6, 12, 13, 11, 10, 9, 8, 7, 6, 12, 13], [6, 6, 7, 7, 8, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry", "type": "output port"}, {"id": 5, "content": "zero", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "am", "type": "submodule"}, {"id": 8, "content": "sm", "type": "submodule"}, {"id": 9, "content": "andm", "type": "submodule"}, {"id": 10, "content": "orm", "type": "submodule"}, {"id": 11, "content": "mm", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 10, 7, 9, 8, 11, 11, 8, 7, 0, 10, 7, 9, 8, 11, 10, 7, 9, 8, 11], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 4, 4, 4, 4, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "flags", "type": "output port"}, {"id": 5, "content": "add_mod", "type": "submodule"}, {"id": 6, "content": "sub_mod", "type": "submodule"}, {"id": 7, "content": "and_mod", "type": "submodule"}, {"id": 8, "content": "or_mod", "type": "submodule"}, {"id": 9, "content": "xor_mod", "type": "submodule"}, {"id": 10, "content": "not_mod", "type": "submodule"}, {"id": 11, "content": "shiftl_mod", "type": "submodule"}, {"id": 12, "content": "shiftr_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 12, 6, 8, 11, 10, 7, 9, 5, 12, 6, 8, 11, 10, 7, 9, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "status", "type": "output port"}], "connectivity": [[0, 1, 2, 0, 1], [3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "overflow", "type": "output port"}, {"id": 8, "content": "adder", "type": "submodule"}, {"id": 9, "content": "subtractor", "type": "submodule"}, {"id": 10, "content": "and_gate", "type": "submodule"}, {"id": 11, "content": "or_gate", "type": "submodule"}, {"id": 12, "content": "xor_gate", "type": "submodule"}, {"id": 13, "content": "not_gate", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 10, 12, 9, 11, 8, 13, 10, 12, 9, 11, 8, 13, 8, 2, 10, 12, 9, 11, 8, 13, 1, 12, 10, 9, 2, 11, 8, 13, 0], [8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "add_mod", "type": "submodule"}, {"id": 5, "content": "sub_mod", "type": "submodule"}, {"id": 6, "content": "and_mod", "type": "submodule"}, {"id": 7, "content": "or_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 5, 4, 7, 6], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 9, 10, 8, 7, 9, 10, 8, 7, 7, 7, 8], [7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 4, 4, 4, 4, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "mod_add", "type": "submodule"}, {"id": 8, "content": "mod_sub", "type": "submodule"}, {"id": 9, "content": "mod_and", "type": "submodule"}, {"id": 10, "content": "mod_or", "type": "submodule"}, {"id": 11, "content": "mod_xor", "type": "submodule"}, {"id": 12, "content": "mod_not", "type": "submodule"}, {"id": 13, "content": "mod_shl", "type": "submodule"}, {"id": 14, "content": "mod_shr", "type": "submodule"}, {"id": 15, "content": "mod_swap", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 11, 14, 8, 9, 13, 15, 12, 7, 10, 11, 14, 8, 9, 13, 15, 12, 7, 10, 7, 8, 2, 7, 8, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 13, 13, 14, 14, 15, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}, {"id": 12, "content": "nand_mod", "type": "submodule"}, {"id": 13, "content": "nor_mod", "type": "submodule"}, {"id": 14, "content": "inc_mod", "type": "submodule"}, {"id": 15, "content": "dec_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 1, 0, 1, 0, 0, 0, 11, 6, 14, 8, 9, 13, 10, 15, 12, 7, 11, 6, 14, 8, 9, 13, 10, 15, 12, 7, 11, 6, 2, 14, 8, 9, 13, 10, 1, 12, 15, 7, 0], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 12, 13, 13, 14, 15, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "overflow", "type": "output port"}, {"id": 5, "content": "add_module", "type": "submodule"}, {"id": 6, "content": "sub_module", "type": "submodule"}, {"id": 7, "content": "and_module", "type": "submodule"}, {"id": 8, "content": "or_module", "type": "submodule"}, {"id": 9, "content": "xor_module", "type": "submodule"}, {"id": 10, "content": "not_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 6, 7, 5, 8, 9, 10, 5, 6], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 3, 3, 3, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "adder_inst", "type": "submodule"}, {"id": 8, "content": "subtractor_inst", "type": "submodule"}, {"id": 9, "content": "and_inst", "type": "submodule"}, {"id": 10, "content": "or_inst", "type": "submodule"}, {"id": 11, "content": "xor_inst", "type": "submodule"}, {"id": 12, "content": "nor_inst", "type": "submodule"}, {"id": 13, "content": "not_inst", "type": "submodule"}, {"id": 14, "content": "inc_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 0, 7, 13, 12, 14, 8, 9, 11, 10, 7, 13, 12, 14, 8, 9, 11, 10, 2, 7, 8, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry_out", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "adder_module", "type": "submodule"}, {"id": 8, "content": "subtractor_module", "type": "submodule"}, {"id": 9, "content": "and_gate_module", "type": "submodule"}, {"id": 10, "content": "or_gate_module", "type": "submodule"}, {"id": 11, "content": "xor_gate_module", "type": "submodule"}, {"id": 12, "content": "not_gate_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 8, 11, 9, 10, 7, 12, 8, 11, 9, 10, 7, 12, 8, 7, 2, 8, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_module", "type": "submodule"}, {"id": 8, "content": "sub_module", "type": "submodule"}, {"id": 9, "content": "and_module", "type": "submodule"}, {"id": 10, "content": "or_module", "type": "submodule"}, {"id": 11, "content": "xor_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 7, 8, 11, 10, 9, 7, 8, 11, 10, 7, 0, 7, 9, 8, 11, 10, 1], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 5, 6, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 7, 8, 11, 10, 9, 7, 8, 11, 10, 9, 8, 2, 7, 8, 2, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "opc", "type": "input port"}, {"id": 3, "content": "z", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}, {"id": 7, "content": "subtractor", "type": "submodule"}, {"id": 8, "content": "and_gate", "type": "submodule"}, {"id": 9, "content": "or_gate", "type": "submodule"}, {"id": 10, "content": "xor_gate", "type": "submodule"}, {"id": 11, "content": "not_gate", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 10, 9, 8, 6, 7, 11, 10, 9, 8, 6, 7, 11, 2, 6], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "not_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 8, 9, 10, 12, 11, 7, 8, 9, 10, 12, 11, 7, 8, 7, 2, 8, 9, 10, 12, 11, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "in1", "type": "input port"}, {"id": 1, "content": "in2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}], "connectivity": [[1, 0, 1, 0], [3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "overflow_flag", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "sll_mod", "type": "submodule"}, {"id": 14, "content": "sra_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 13, 11, 14, 8, 12, 7, 10, 9, 13, 11, 14, 8, 12, 7, 10, 9, 7, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "add_mod", "type": "submodule"}, {"id": 5, "content": "and_mod", "type": "submodule"}, {"id": 6, "content": "or_mod", "type": "submodule"}, {"id": 7, "content": "xor_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 4, 5, 7, 6], [4, 4, 5, 5, 6, 6, 7, 7, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result_out", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "overflow_flag", "type": "output port"}, {"id": 7, "content": "adder_mod", "type": "submodule"}, {"id": 8, "content": "subtractor_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "lshift_mod", "type": "submodule"}, {"id": 13, "content": "rshift_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 13, 8, 7, 9, 12, 10, 11, 13, 8, 7, 9, 12, 10, 11, 2, 7, 8, 2, 7, 8], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operandA", "type": "input port"}, {"id": 1, "content": "operandB", "type": "input port"}, {"id": 2, "content": "select_input", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 12, 10, 8, 11, 7, 9, 12, 10, 8, 11, 7, 2, 7, 2, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "parity_flag", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "lshift_mod", "type": "submodule"}, {"id": 13, "content": "rshift_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 12, 7, 11, 8, 13, 10, 9, 12, 7, 11, 8, 13, 10, 9, 7, 8, 12, 7, 11, 8, 13, 10, 9], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "cin", "type": "input port"}, {"id": 4, "content": "res", "type": "output port"}, {"id": 5, "content": "zero", "type": "output port"}, {"id": 6, "content": "cout", "type": "output port"}, {"id": 7, "content": "adder", "type": "submodule"}, {"id": 8, "content": "subtractor", "type": "submodule"}, {"id": 9, "content": "and_gate", "type": "submodule"}, {"id": 10, "content": "or_gate", "type": "submodule"}, {"id": 11, "content": "xor_gate", "type": "submodule"}, {"id": 12, "content": "not_gate", "type": "submodule"}], "connectivity": [[0, 1, 3, 0, 1, 3, 0, 1, 0, 1, 0, 1, 0, 8, 11, 10, 12, 9, 7, 8, 11, 10, 12, 9, 7, 7, 8], [7, 7, 7, 8, 8, 8, 9, 9, 10, 10, 11, 11, 12, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry", "type": "output port"}, {"id": 5, "content": "and_module", "type": "submodule"}, {"id": 6, "content": "add_module", "type": "submodule"}, {"id": 7, "content": "custom_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 7, 6, 5, 6], [5, 5, 6, 6, 7, 7, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "negative", "type": "output port"}, {"id": 6, "content": "add_module", "type": "submodule"}, {"id": 7, "content": "sub_module", "type": "submodule"}, {"id": 8, "content": "and_module", "type": "submodule"}, {"id": 9, "content": "or_module", "type": "submodule"}, {"id": 10, "content": "xor_module", "type": "submodule"}, {"id": 11, "content": "slt_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 10, 7, 8, 6, 9, 11, 10, 7, 8, 6, 9, 11, 10, 7, 8, 6, 9, 11], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "input1", "type": "input port"}, {"id": 1, "content": "input2", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry", "type": "output port"}, {"id": 5, "content": "add_mod", "type": "submodule"}, {"id": 6, "content": "sub_mod", "type": "submodule"}, {"id": 7, "content": "and_mod", "type": "submodule"}, {"id": 8, "content": "or_mod", "type": "submodule"}, {"id": 9, "content": "xor_mod", "type": "submodule"}, {"id": 10, "content": "nor_mod", "type": "submodule"}, {"id": 11, "content": "sll_mod", "type": "submodule"}, {"id": 12, "content": "srl_mod", "type": "submodule"}, {"id": 13, "content": "rll_mod", "type": "submodule"}, {"id": 14, "content": "rlr_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 13, 8, 7, 14, 10, 5, 6, 9, 11, 12, 13, 8, 7, 14, 10, 5, 6, 9, 11, 12], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "negative", "type": "output port"}, {"id": 7, "content": "overflow", "type": "output port"}, {"id": 8, "content": "add_mod", "type": "submodule"}, {"id": 9, "content": "sub_mod", "type": "submodule"}, {"id": 10, "content": "and_mod", "type": "submodule"}, {"id": 11, "content": "or_mod", "type": "submodule"}, {"id": 12, "content": "xor_mod", "type": "submodule"}, {"id": 13, "content": "shl_mod", "type": "submodule"}, {"id": 14, "content": "shr_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 10, 11, 12, 8, 13, 14, 9, 10, 11, 12, 8, 13, 14, 2, 8, 9, 10, 11, 12, 8, 13, 14, 2, 8, 9], [8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6, 6, 6, 6, 6, 6, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "lsh_mod", "type": "submodule"}, {"id": 13, "content": "rsh_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 7, 11, 9, 8, 13, 12, 10, 7, 11, 9, 8, 13, 12, 10, 7, 8, 2, 8, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "ad", "type": "submodule"}, {"id": 6, "content": "sub", "type": "submodule"}, {"id": 7, "content": "ag", "type": "submodule"}, {"id": 8, "content": "og", "type": "submodule"}, {"id": 9, "content": "xg", "type": "submodule"}, {"id": 10, "content": "ng", "type": "submodule"}, {"id": 11, "content": "shl", "type": "submodule"}, {"id": 12, "content": "shr", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 12, 9, 7, 10, 6, 8, 11, 5, 12, 9, 7, 10, 6, 8, 11, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "overflow_flag", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "lshift_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 11, 7, 10, 12, 8, 9, 11, 7, 10, 12, 8, 7, 2, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op_a", "type": "input port"}, {"id": 1, "content": "op_b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "neg_flag", "type": "output port"}, {"id": 7, "content": "over_flag", "type": "output port"}, {"id": 8, "content": "add_mod", "type": "submodule"}, {"id": 9, "content": "sub_mod", "type": "submodule"}, {"id": 10, "content": "and_mod", "type": "submodule"}, {"id": 11, "content": "or_mod", "type": "submodule"}, {"id": 12, "content": "xor_mod", "type": "submodule"}, {"id": 13, "content": "not_mod", "type": "submodule"}, {"id": 14, "content": "shl_mod", "type": "submodule"}, {"id": 15, "content": "shr_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 0, 14, 15, 10, 8, 13, 12, 11, 9, 14, 15, 10, 8, 13, 12, 11, 9, 9, 2, 8, 14, 15, 10, 8, 13, 12, 11, 9, 9, 2, 8], [8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 14, 15, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6, 6, 6, 6, 6, 6, 7, 7, 7]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "zero_flag", "type": "output port"}, {"id": 6, "content": "equal_flag", "type": "output port"}, {"id": 7, "content": "adder_mod", "type": "submodule"}, {"id": 8, "content": "subtractor_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "comp_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 8, 9, 10, 11, 7, 8, 7, 8, 9, 10, 11, 7, 12], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 3, 3, 3, 3, 3, 4, 4, 5, 5, 5, 5, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "inp1", "type": "input port"}, {"id": 1, "content": "inp2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_out", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}, {"id": 12, "content": "sl_mod", "type": "submodule"}, {"id": 13, "content": "sr_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 11, 13, 9, 6, 12, 10, 8, 7, 11, 13, 9, 6, 12, 10, 8, 7, 6, 2, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 13, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "not_mod", "type": "submodule"}, {"id": 13, "content": "shl_mod", "type": "submodule"}, {"id": 14, "content": "shr_mod", "type": "submodule"}, {"id": 15, "content": "sar_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 0, 1, 0, 15, 7, 13, 14, 10, 11, 12, 8, 9, 15, 7, 13, 14, 10, 11, 12, 8, 9, 8, 7, 2, 8, 2, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 13, 13, 14, 14, 15, 15, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "negative", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "slt_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 8, 10, 6, 7, 9, 8, 10, 6, 7, 9, 8, 10, 6, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "input1", "type": "input port"}, {"id": 1, "content": "input2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "add_module", "type": "submodule"}, {"id": 5, "content": "sub_module", "type": "submodule"}, {"id": 6, "content": "and_module", "type": "submodule"}, {"id": 7, "content": "or_module", "type": "submodule"}, {"id": 8, "content": "xor_module", "type": "submodule"}, {"id": 9, "content": "not_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 9, 6, 5, 4, 7, 8], [4, 4, 5, 5, 6, 6, 7, 7, 8, 8, 9, 3, 3, 3, 3, 3, 3]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_module", "type": "submodule"}, {"id": 8, "content": "sub_module", "type": "submodule"}, {"id": 9, "content": "and_module", "type": "submodule"}, {"id": 10, "content": "or_module", "type": "submodule"}, {"id": 11, "content": "xor_module", "type": "submodule"}, {"id": 12, "content": "not_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 12, 8, 10, 11, 9, 7, 12, 8, 10, 11, 9, 7, 8, 7, 8, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "OP_CODE", "type": "input port"}, {"id": 3, "content": "RESULT", "type": "output port"}, {"id": 4, "content": "ZERO", "type": "output port"}, {"id": 5, "content": "CARRY", "type": "output port"}, {"id": 6, "content": "OVERFLOW", "type": "output port"}, {"id": 7, "content": "add_unit", "type": "submodule"}, {"id": 8, "content": "sub_unit", "type": "submodule"}, {"id": 9, "content": "and_unit", "type": "submodule"}, {"id": 10, "content": "or_unit", "type": "submodule"}, {"id": 11, "content": "xor_unit", "type": "submodule"}, {"id": 12, "content": "shl_unit", "type": "submodule"}, {"id": 13, "content": "shr_unit", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 8, 13, 11, 9, 10, 12, 7, 8, 13, 11, 9, 10, 12, 7, 2, 7, 2, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_a", "type": "input port"}, {"id": 1, "content": "data_b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "is_zero", "type": "output port"}, {"id": 5, "content": "overflow", "type": "output port"}, {"id": 6, "content": "adder", "type": "submodule"}, {"id": 7, "content": "subtractor", "type": "submodule"}, {"id": 8, "content": "and_gate", "type": "submodule"}, {"id": 9, "content": "or_gate", "type": "submodule"}, {"id": 10, "content": "xor_gate", "type": "submodule"}, {"id": 11, "content": "shift_left", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 7, 9, 11, 6, 8, 10, 7, 9, 11, 6, 8, 10, 6, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data_a", "type": "input port"}, {"id": 1, "content": "data_b", "type": "input port"}, {"id": 2, "content": "op_sel", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "adder_inst", "type": "submodule"}, {"id": 6, "content": "and_inst", "type": "submodule"}, {"id": 7, "content": "or_inst", "type": "submodule"}, {"id": 8, "content": "xor_inst", "type": "submodule"}, {"id": 9, "content": "shift_inst", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 0, 6, 9, 8, 7, 5, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 3, 3, 3, 3, 3, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand1", "type": "input port"}, {"id": 1, "content": "operand2", "type": "input port"}, {"id": 2, "content": "op_select", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero_flag", "type": "output port"}, {"id": 5, "content": "carry_flag", "type": "output port"}, {"id": 6, "content": "parity_flag", "type": "output port"}, {"id": 7, "content": "add_sub", "type": "submodule"}, {"id": 8, "content": "and_op", "type": "submodule"}, {"id": 9, "content": "or_op", "type": "submodule"}, {"id": 10, "content": "xor_op", "type": "submodule"}, {"id": 11, "content": "not_op", "type": "submodule"}, {"id": 12, "content": "mult", "type": "submodule"}], "connectivity": [[2, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 9, 11, 8, 10, 12, 7, 9, 11, 8, 10, 12, 7, 7, 9, 11, 8, 10, 12, 7], [7, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "opA", "type": "input port"}, {"id": 1, "content": "opB", "type": "input port"}, {"id": 2, "content": "opSelect", "type": "input port"}, {"id": 3, "content": "out", "type": "output port"}, {"id": 4, "content": "ZF", "type": "output port"}, {"id": 5, "content": "CF", "type": "output port"}, {"id": 6, "content": "add_mod", "type": "submodule"}, {"id": 7, "content": "sub_mod", "type": "submodule"}, {"id": 8, "content": "and_mod", "type": "submodule"}, {"id": 9, "content": "or_mod", "type": "submodule"}, {"id": 10, "content": "xor_mod", "type": "submodule"}, {"id": 11, "content": "not_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 10, 7, 8, 6, 11, 9, 10, 7, 8, 11, 9, 6, 6, 7], [6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "parity", "type": "output port"}, {"id": 5, "content": "add_module", "type": "submodule"}, {"id": 6, "content": "and_module", "type": "submodule"}, {"id": 7, "content": "or_module", "type": "submodule"}, {"id": 8, "content": "not_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 8, 7, 5, 6, 8, 7, 5, 6], [5, 5, 6, 6, 7, 7, 8, 3, 3, 3, 3, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "operand_a", "type": "input port"}, {"id": 1, "content": "operand_b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "shl_mod", "type": "submodule"}, {"id": 14, "content": "shr_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 0, 1, 11, 12, 13, 10, 7, 8, 14, 9, 0, 1, 11, 12, 13, 10, 7, 8, 14, 8, 7, 2, 8, 7, 2], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}], "connectivity": [[0, 1, 0, 1], [3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "r", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "adder_mod", "type": "submodule"}, {"id": 8, "content": "subtractor_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "shift_left_mod", "type": "submodule"}, {"id": 14, "content": "shift_right_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 8, 14, 7, 13, 9, 10, 12, 11, 8, 14, 7, 13, 9, 10, 12, 11, 7, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "not_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 9, 11, 12, 7, 10, 8, 9, 11, 12, 7, 10, 8, 7, 8, 7, 8], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "x", "type": "input port"}, {"id": 1, "content": "y", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "adder_subtractor", "type": "submodule"}, {"id": 8, "content": "and_op", "type": "submodule"}, {"id": 9, "content": "or_op", "type": "submodule"}, {"id": 10, "content": "xor_op", "type": "submodule"}, {"id": 11, "content": "not_op", "type": "submodule"}, {"id": 12, "content": "shl_op", "type": "submodule"}, {"id": 13, "content": "shr_op", "type": "submodule"}], "connectivity": [[2, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 1, 11, 10, 7, 12, 9, 13, 8, 11, 10, 7, 12, 9, 13, 8, 7, 2, 0, 7, 1], [7, 7, 7, 8, 8, 9, 9, 10, 10, 11, 12, 12, 13, 13, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 5, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "data1", "type": "input port"}, {"id": 1, "content": "data2", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "add_module", "type": "submodule"}, {"id": 6, "content": "sub_module", "type": "submodule"}, {"id": 7, "content": "and_module", "type": "submodule"}, {"id": 8, "content": "or_module", "type": "submodule"}, {"id": 9, "content": "xor_module", "type": "submodule"}, {"id": 10, "content": "not_module", "type": "submodule"}, {"id": 11, "content": "toggle", "type": "submodule"}, {"id": 12, "content": "pass_module", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 6, 10, 5, 7, 11, 12, 9, 8, 6, 10, 5, 7, 11, 12, 9, 8], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op_code", "type": "input port"}, {"id": 3, "content": "res", "type": "output port"}, {"id": 4, "content": "ovf", "type": "output port"}, {"id": 5, "content": "adder_inst", "type": "submodule"}, {"id": 6, "content": "subtractor_inst", "type": "submodule"}, {"id": 7, "content": "and_inst", "type": "submodule"}, {"id": 8, "content": "or_inst", "type": "submodule"}, {"id": 9, "content": "xor_inst", "type": "submodule"}, {"id": 10, "content": "mul_inst", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 10, 9, 8, 7, 5, 6, 10, 6, 5], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 3, 3, 3, 3, 3, 3, 4, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "op", "type": "input port"}, {"id": 3, "content": "y", "type": "output port"}, {"id": 4, "content": "carry_out", "type": "output port"}, {"id": 5, "content": "adder_unit", "type": "submodule"}, {"id": 6, "content": "subtractor_unit", "type": "submodule"}, {"id": 7, "content": "and_gate_unit", "type": "submodule"}, {"id": 8, "content": "or_gate_unit", "type": "submodule"}, {"id": 9, "content": "xor_gate_unit", "type": "submodule"}, {"id": 10, "content": "lshift_unit", "type": "submodule"}, {"id": 11, "content": "rshift_unit", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 9, 7, 6, 11, 8, 5, 10, 5, 6], [5, 5, 6, 6, 7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 3, 3, 3, 3, 3, 3, 3, 4, 4]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "a", "type": "input port"}, {"id": 1, "content": "b", "type": "input port"}, {"id": 2, "content": "sel", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "not_mod", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 9, 8, 11, 12, 10, 7, 9, 8, 11, 12, 10, 7, 9, 8, 11, 12, 10, 7, 9, 8, 11, 12, 10, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_module", "type": "submodule"}, {"id": 8, "content": "sub_module", "type": "submodule"}, {"id": 9, "content": "and_module", "type": "submodule"}, {"id": 10, "content": "or_module", "type": "submodule"}, {"id": 11, "content": "xor_module", "type": "submodule"}, {"id": 12, "content": "not_module", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 0, 11, 10, 12, 7, 8, 9, 11, 10, 12, 7, 8, 9, 7, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "A", "type": "input port"}, {"id": 1, "content": "B", "type": "input port"}, {"id": 2, "content": "OP_CODE", "type": "input port"}, {"id": 3, "content": "OUT", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "carry", "type": "output port"}, {"id": 6, "content": "overflow", "type": "output port"}, {"id": 7, "content": "add_mod", "type": "submodule"}, {"id": 8, "content": "sub_mod", "type": "submodule"}, {"id": 9, "content": "and_mod", "type": "submodule"}, {"id": 10, "content": "or_mod", "type": "submodule"}, {"id": 11, "content": "xor_mod", "type": "submodule"}, {"id": 12, "content": "nor_mod", "type": "submodule"}, {"id": 13, "content": "sll_mod", "type": "submodule"}, {"id": 14, "content": "srl_mod", "type": "submodule"}], "connectivity": [[1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 1, 0, 11, 13, 9, 12, 8, 7, 10, 14, 11, 13, 9, 12, 7, 8, 10, 14, 7, 7], [7, 7, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4, 5, 6]]}
{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "op1", "type": "input port"}, {"id": 1, "content": "op2", "type": "input port"}, {"id": 2, "content": "opcode", "type": "input port"}, {"id": 3, "content": "result", "type": "output port"}, {"id": 4, "content": "zero", "type": "output port"}, {"id": 5, "content": "add_op", "type": "submodule"}, {"id": 6, "content": "sub_op", "type": "submodule"}, {"id": 7, "content": "and_op", "type": "submodule"}, {"id": 8, "content": "or_op", "type": "submodule"}], "connectivity": [[0, 1, 0, 1, 0, 1, 0, 1, 8, 5, 7, 6, 8, 5, 7, 6], [5, 5, 6, 6, 7, 7, 8, 8, 3, 3, 3, 3, 4, 4, 4, 4]]}
