

================================================================
== Vitis HLS Report for 'gemm_Pipeline_VITIS_LOOP_51_3'
================================================================
* Date:           Thu Nov 30 17:26:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        6_outer_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_3  |       31|       31|        11|          3|          2|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 14 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_12254 = alloca i32 1"   --->   Operation 15 'alloca' 'add_12254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_22755 = alloca i32 1"   --->   Operation 16 'alloca' 'add_22755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_33256 = alloca i32 1"   --->   Operation 17 'alloca' 'add_33256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_43757 = alloca i32 1"   --->   Operation 18 'alloca' 'add_43757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_54258 = alloca i32 1"   --->   Operation 19 'alloca' 'add_54258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_64759 = alloca i32 1"   --->   Operation 20 'alloca' 'add_64759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_75260 = alloca i32 1"   --->   Operation 21 'alloca' 'add_75260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_161 = alloca i32 1"   --->   Operation 22 'alloca' 'add_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_1_162 = alloca i32 1"   --->   Operation 23 'alloca' 'add_1_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_1_263 = alloca i32 1"   --->   Operation 24 'alloca' 'add_1_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_1_364 = alloca i32 1"   --->   Operation 25 'alloca' 'add_1_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_1_465 = alloca i32 1"   --->   Operation 26 'alloca' 'add_1_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_1_566 = alloca i32 1"   --->   Operation 27 'alloca' 'add_1_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_1_667 = alloca i32 1"   --->   Operation 28 'alloca' 'add_1_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add_1_768 = alloca i32 1"   --->   Operation 29 'alloca' 'add_1_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_269 = alloca i32 1"   --->   Operation 30 'alloca' 'add_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_2_170 = alloca i32 1"   --->   Operation 31 'alloca' 'add_2_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add_2_271 = alloca i32 1"   --->   Operation 32 'alloca' 'add_2_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add_2_372 = alloca i32 1"   --->   Operation 33 'alloca' 'add_2_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_2_473 = alloca i32 1"   --->   Operation 34 'alloca' 'add_2_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add_2_574 = alloca i32 1"   --->   Operation 35 'alloca' 'add_2_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add_2_675 = alloca i32 1"   --->   Operation 36 'alloca' 'add_2_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_2_776 = alloca i32 1"   --->   Operation 37 'alloca' 'add_2_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_377 = alloca i32 1"   --->   Operation 38 'alloca' 'add_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add_3_178 = alloca i32 1"   --->   Operation 39 'alloca' 'add_3_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add_3_279 = alloca i32 1"   --->   Operation 40 'alloca' 'add_3_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add_3_380 = alloca i32 1"   --->   Operation 41 'alloca' 'add_3_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add_3_481 = alloca i32 1"   --->   Operation 42 'alloca' 'add_3_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_3_582 = alloca i32 1"   --->   Operation 43 'alloca' 'add_3_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add_3_683 = alloca i32 1"   --->   Operation 44 'alloca' 'add_3_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_3_784 = alloca i32 1"   --->   Operation 45 'alloca' 'add_3_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add_485 = alloca i32 1"   --->   Operation 46 'alloca' 'add_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_4_186 = alloca i32 1"   --->   Operation 47 'alloca' 'add_4_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add_4_287 = alloca i32 1"   --->   Operation 48 'alloca' 'add_4_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add_4_388 = alloca i32 1"   --->   Operation 49 'alloca' 'add_4_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_4_489 = alloca i32 1"   --->   Operation 50 'alloca' 'add_4_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add_4_590 = alloca i32 1"   --->   Operation 51 'alloca' 'add_4_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_4_691 = alloca i32 1"   --->   Operation 52 'alloca' 'add_4_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_4_792 = alloca i32 1"   --->   Operation 53 'alloca' 'add_4_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add_593 = alloca i32 1"   --->   Operation 54 'alloca' 'add_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add_5_194 = alloca i32 1"   --->   Operation 55 'alloca' 'add_5_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add_5_295 = alloca i32 1"   --->   Operation 56 'alloca' 'add_5_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_5_396 = alloca i32 1"   --->   Operation 57 'alloca' 'add_5_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add_5_497 = alloca i32 1"   --->   Operation 58 'alloca' 'add_5_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_5_598 = alloca i32 1"   --->   Operation 59 'alloca' 'add_5_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_5_699 = alloca i32 1"   --->   Operation 60 'alloca' 'add_5_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_5_7100 = alloca i32 1"   --->   Operation 61 'alloca' 'add_5_7100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_6101 = alloca i32 1"   --->   Operation 62 'alloca' 'add_6101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_6_1102 = alloca i32 1"   --->   Operation 63 'alloca' 'add_6_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_6_2103 = alloca i32 1"   --->   Operation 64 'alloca' 'add_6_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_6_3104 = alloca i32 1"   --->   Operation 65 'alloca' 'add_6_3104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_6_4105 = alloca i32 1"   --->   Operation 66 'alloca' 'add_6_4105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add_6_5106 = alloca i32 1"   --->   Operation 67 'alloca' 'add_6_5106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add_6_6107 = alloca i32 1"   --->   Operation 68 'alloca' 'add_6_6107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add_6_7108 = alloca i32 1"   --->   Operation 69 'alloca' 'add_6_7108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add_7109 = alloca i32 1"   --->   Operation 70 'alloca' 'add_7109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_7_1110 = alloca i32 1"   --->   Operation 71 'alloca' 'add_7_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_7_2111 = alloca i32 1"   --->   Operation 72 'alloca' 'add_7_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add_7_3112 = alloca i32 1"   --->   Operation 73 'alloca' 'add_7_3112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add_7_4113 = alloca i32 1"   --->   Operation 74 'alloca' 'add_7_4113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add_7_5114 = alloca i32 1"   --->   Operation 75 'alloca' 'add_7_5114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add_7_6115 = alloca i32 1"   --->   Operation 76 'alloca' 'add_7_6115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add_7_7116 = alloca i32 1"   --->   Operation 77 'alloca' 'add_7_7116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 78 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%a_buff_7_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_7"   --->   Operation 79 'read' 'a_buff_7_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%a_buff_6_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_7"   --->   Operation 80 'read' 'a_buff_6_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%a_buff_5_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_7"   --->   Operation 81 'read' 'a_buff_5_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%a_buff_4_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_7"   --->   Operation 82 'read' 'a_buff_4_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%a_buff_3_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_7"   --->   Operation 83 'read' 'a_buff_3_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%a_buff_2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_7"   --->   Operation 84 'read' 'a_buff_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%a_buff_1_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_7"   --->   Operation 85 'read' 'a_buff_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%a_buff_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_7"   --->   Operation 86 'read' 'a_buff_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%a_buff_7_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_6"   --->   Operation 87 'read' 'a_buff_7_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%a_buff_6_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_6"   --->   Operation 88 'read' 'a_buff_6_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%a_buff_5_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_6"   --->   Operation 89 'read' 'a_buff_5_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%a_buff_4_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_6"   --->   Operation 90 'read' 'a_buff_4_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%a_buff_3_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_6"   --->   Operation 91 'read' 'a_buff_3_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%a_buff_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_6"   --->   Operation 92 'read' 'a_buff_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%a_buff_1_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_6"   --->   Operation 93 'read' 'a_buff_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%a_buff_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_6"   --->   Operation 94 'read' 'a_buff_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%a_buff_7_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_5"   --->   Operation 95 'read' 'a_buff_7_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%a_buff_6_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_5"   --->   Operation 96 'read' 'a_buff_6_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%a_buff_5_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_5"   --->   Operation 97 'read' 'a_buff_5_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%a_buff_4_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_5"   --->   Operation 98 'read' 'a_buff_4_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%a_buff_3_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_5"   --->   Operation 99 'read' 'a_buff_3_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%a_buff_2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_5"   --->   Operation 100 'read' 'a_buff_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%a_buff_1_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_5"   --->   Operation 101 'read' 'a_buff_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_buff_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_5"   --->   Operation 102 'read' 'a_buff_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%a_buff_7_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_4"   --->   Operation 103 'read' 'a_buff_7_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%a_buff_6_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_4"   --->   Operation 104 'read' 'a_buff_6_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%a_buff_5_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_4"   --->   Operation 105 'read' 'a_buff_5_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%a_buff_4_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_4"   --->   Operation 106 'read' 'a_buff_4_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%a_buff_3_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_4"   --->   Operation 107 'read' 'a_buff_3_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%a_buff_2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_4"   --->   Operation 108 'read' 'a_buff_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%a_buff_1_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_4"   --->   Operation 109 'read' 'a_buff_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%a_buff_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_4"   --->   Operation 110 'read' 'a_buff_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%a_buff_7_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_3"   --->   Operation 111 'read' 'a_buff_7_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%a_buff_6_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_3"   --->   Operation 112 'read' 'a_buff_6_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%a_buff_5_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_3"   --->   Operation 113 'read' 'a_buff_5_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%a_buff_4_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_3"   --->   Operation 114 'read' 'a_buff_4_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%a_buff_3_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_3"   --->   Operation 115 'read' 'a_buff_3_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%a_buff_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_3"   --->   Operation 116 'read' 'a_buff_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%a_buff_1_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_3"   --->   Operation 117 'read' 'a_buff_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%a_buff_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_3"   --->   Operation 118 'read' 'a_buff_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%a_buff_7_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_2"   --->   Operation 119 'read' 'a_buff_7_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%a_buff_6_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_2"   --->   Operation 120 'read' 'a_buff_6_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%a_buff_5_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_2"   --->   Operation 121 'read' 'a_buff_5_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%a_buff_4_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_2"   --->   Operation 122 'read' 'a_buff_4_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%a_buff_3_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_2"   --->   Operation 123 'read' 'a_buff_3_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%a_buff_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_2"   --->   Operation 124 'read' 'a_buff_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%a_buff_1_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_2"   --->   Operation 125 'read' 'a_buff_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%a_buff_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_2"   --->   Operation 126 'read' 'a_buff_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%a_buff_7_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load_1"   --->   Operation 127 'read' 'a_buff_7_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%a_buff_6_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load_1"   --->   Operation 128 'read' 'a_buff_6_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%a_buff_5_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load_1"   --->   Operation 129 'read' 'a_buff_5_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%a_buff_4_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load_1"   --->   Operation 130 'read' 'a_buff_4_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%a_buff_3_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load_1"   --->   Operation 131 'read' 'a_buff_3_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%a_buff_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load_1"   --->   Operation 132 'read' 'a_buff_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%a_buff_1_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load_1"   --->   Operation 133 'read' 'a_buff_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%a_buff_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load_1"   --->   Operation 134 'read' 'a_buff_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%a_buff_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_7_load"   --->   Operation 135 'read' 'a_buff_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%a_buff_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_6_load"   --->   Operation 136 'read' 'a_buff_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%a_buff_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_5_load"   --->   Operation 137 'read' 'a_buff_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%a_buff_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_4_load"   --->   Operation 138 'read' 'a_buff_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%a_buff_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_3_load"   --->   Operation 139 'read' 'a_buff_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%a_buff_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_2_load"   --->   Operation 140 'read' 'a_buff_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%a_buff_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_1_load"   --->   Operation 141 'read' 'a_buff_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%a_buff_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a_buff_load"   --->   Operation 142 'read' 'a_buff_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%c_buff_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_reload"   --->   Operation 143 'read' 'c_buff_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%c_buff_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_1_reload"   --->   Operation 144 'read' 'c_buff_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%c_buff_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_2_reload"   --->   Operation 145 'read' 'c_buff_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%c_buff_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_3_reload"   --->   Operation 146 'read' 'c_buff_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%c_buff_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_4_reload"   --->   Operation 147 'read' 'c_buff_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%c_buff_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_5_reload"   --->   Operation 148 'read' 'c_buff_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%c_buff_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_6_reload"   --->   Operation 149 'read' 'c_buff_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%c_buff_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_7_reload"   --->   Operation 150 'read' 'c_buff_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%c_buff_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_8_reload"   --->   Operation 151 'read' 'c_buff_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%c_buff_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_9_reload"   --->   Operation 152 'read' 'c_buff_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%c_buff_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_10_reload"   --->   Operation 153 'read' 'c_buff_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%c_buff_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_11_reload"   --->   Operation 154 'read' 'c_buff_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%c_buff_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_12_reload"   --->   Operation 155 'read' 'c_buff_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%c_buff_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_13_reload"   --->   Operation 156 'read' 'c_buff_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%c_buff_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_14_reload"   --->   Operation 157 'read' 'c_buff_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%c_buff_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_15_reload"   --->   Operation 158 'read' 'c_buff_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%c_buff_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_16_reload"   --->   Operation 159 'read' 'c_buff_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%c_buff_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_17_reload"   --->   Operation 160 'read' 'c_buff_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%c_buff_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_18_reload"   --->   Operation 161 'read' 'c_buff_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%c_buff_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_19_reload"   --->   Operation 162 'read' 'c_buff_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%c_buff_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_20_reload"   --->   Operation 163 'read' 'c_buff_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%c_buff_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_21_reload"   --->   Operation 164 'read' 'c_buff_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%c_buff_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_22_reload"   --->   Operation 165 'read' 'c_buff_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%c_buff_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_23_reload"   --->   Operation 166 'read' 'c_buff_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%c_buff_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_24_reload"   --->   Operation 167 'read' 'c_buff_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%c_buff_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_25_reload"   --->   Operation 168 'read' 'c_buff_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%c_buff_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_26_reload"   --->   Operation 169 'read' 'c_buff_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%c_buff_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_27_reload"   --->   Operation 170 'read' 'c_buff_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%c_buff_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_28_reload"   --->   Operation 171 'read' 'c_buff_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%c_buff_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_29_reload"   --->   Operation 172 'read' 'c_buff_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%c_buff_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_30_reload"   --->   Operation 173 'read' 'c_buff_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%c_buff_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_31_reload"   --->   Operation 174 'read' 'c_buff_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%c_buff_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_32_reload"   --->   Operation 175 'read' 'c_buff_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%c_buff_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_33_reload"   --->   Operation 176 'read' 'c_buff_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%c_buff_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_34_reload"   --->   Operation 177 'read' 'c_buff_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%c_buff_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_35_reload"   --->   Operation 178 'read' 'c_buff_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%c_buff_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_36_reload"   --->   Operation 179 'read' 'c_buff_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%c_buff_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_37_reload"   --->   Operation 180 'read' 'c_buff_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%c_buff_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_38_reload"   --->   Operation 181 'read' 'c_buff_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%c_buff_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_39_reload"   --->   Operation 182 'read' 'c_buff_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%c_buff_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_40_reload"   --->   Operation 183 'read' 'c_buff_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%c_buff_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_41_reload"   --->   Operation 184 'read' 'c_buff_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%c_buff_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_42_reload"   --->   Operation 185 'read' 'c_buff_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%c_buff_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_43_reload"   --->   Operation 186 'read' 'c_buff_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%c_buff_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_44_reload"   --->   Operation 187 'read' 'c_buff_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%c_buff_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_45_reload"   --->   Operation 188 'read' 'c_buff_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%c_buff_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_46_reload"   --->   Operation 189 'read' 'c_buff_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%c_buff_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_47_reload"   --->   Operation 190 'read' 'c_buff_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%c_buff_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_48_reload"   --->   Operation 191 'read' 'c_buff_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%c_buff_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_49_reload"   --->   Operation 192 'read' 'c_buff_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%c_buff_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_50_reload"   --->   Operation 193 'read' 'c_buff_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%c_buff_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_51_reload"   --->   Operation 194 'read' 'c_buff_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%c_buff_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_52_reload"   --->   Operation 195 'read' 'c_buff_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%c_buff_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_53_reload"   --->   Operation 196 'read' 'c_buff_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%c_buff_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_54_reload"   --->   Operation 197 'read' 'c_buff_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%c_buff_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_55_reload"   --->   Operation 198 'read' 'c_buff_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%c_buff_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_56_reload"   --->   Operation 199 'read' 'c_buff_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%c_buff_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_57_reload"   --->   Operation 200 'read' 'c_buff_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%c_buff_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_58_reload"   --->   Operation 201 'read' 'c_buff_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%c_buff_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_59_reload"   --->   Operation 202 'read' 'c_buff_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%c_buff_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_60_reload"   --->   Operation 203 'read' 'c_buff_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%c_buff_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_61_reload"   --->   Operation 204 'read' 'c_buff_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%c_buff_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_62_reload"   --->   Operation 205 'read' 'c_buff_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%c_buff_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_buff_63_reload"   --->   Operation 206 'read' 'c_buff_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %n"   --->   Operation 207 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 208 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_63_reload_read, i32 %add_7_7116"   --->   Operation 208 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 209 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_62_reload_read, i32 %add_7_6115"   --->   Operation 209 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_61_reload_read, i32 %add_7_5114"   --->   Operation 210 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 211 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_60_reload_read, i32 %add_7_4113"   --->   Operation 211 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_59_reload_read, i32 %add_7_3112"   --->   Operation 212 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 213 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_58_reload_read, i32 %add_7_2111"   --->   Operation 213 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 214 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_57_reload_read, i32 %add_7_1110"   --->   Operation 214 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 215 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_56_reload_read, i32 %add_7109"   --->   Operation 215 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 216 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_55_reload_read, i32 %add_6_7108"   --->   Operation 216 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 217 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_54_reload_read, i32 %add_6_6107"   --->   Operation 217 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_53_reload_read, i32 %add_6_5106"   --->   Operation 218 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 219 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_52_reload_read, i32 %add_6_4105"   --->   Operation 219 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_51_reload_read, i32 %add_6_3104"   --->   Operation 220 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 221 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_50_reload_read, i32 %add_6_2103"   --->   Operation 221 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 222 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_49_reload_read, i32 %add_6_1102"   --->   Operation 222 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 223 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_48_reload_read, i32 %add_6101"   --->   Operation 223 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 224 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_47_reload_read, i32 %add_5_7100"   --->   Operation 224 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_46_reload_read, i32 %add_5_699"   --->   Operation 225 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_45_reload_read, i32 %add_5_598"   --->   Operation 226 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_44_reload_read, i32 %add_5_497"   --->   Operation 227 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_43_reload_read, i32 %add_5_396"   --->   Operation 228 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 229 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_42_reload_read, i32 %add_5_295"   --->   Operation 229 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 230 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_41_reload_read, i32 %add_5_194"   --->   Operation 230 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 231 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_40_reload_read, i32 %add_593"   --->   Operation 231 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 232 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_39_reload_read, i32 %add_4_792"   --->   Operation 232 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 233 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_38_reload_read, i32 %add_4_691"   --->   Operation 233 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 234 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_37_reload_read, i32 %add_4_590"   --->   Operation 234 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_36_reload_read, i32 %add_4_489"   --->   Operation 235 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 236 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_35_reload_read, i32 %add_4_388"   --->   Operation 236 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_34_reload_read, i32 %add_4_287"   --->   Operation 237 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 238 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_33_reload_read, i32 %add_4_186"   --->   Operation 238 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 239 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_32_reload_read, i32 %add_485"   --->   Operation 239 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 240 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_31_reload_read, i32 %add_3_784"   --->   Operation 240 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 241 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_30_reload_read, i32 %add_3_683"   --->   Operation 241 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 242 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_29_reload_read, i32 %add_3_582"   --->   Operation 242 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 243 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_28_reload_read, i32 %add_3_481"   --->   Operation 243 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 244 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_27_reload_read, i32 %add_3_380"   --->   Operation 244 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 245 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_26_reload_read, i32 %add_3_279"   --->   Operation 245 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 246 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_25_reload_read, i32 %add_3_178"   --->   Operation 246 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 247 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_24_reload_read, i32 %add_377"   --->   Operation 247 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_23_reload_read, i32 %add_2_776"   --->   Operation 248 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 249 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_22_reload_read, i32 %add_2_675"   --->   Operation 249 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 250 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_21_reload_read, i32 %add_2_574"   --->   Operation 250 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_20_reload_read, i32 %add_2_473"   --->   Operation 251 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 252 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_19_reload_read, i32 %add_2_372"   --->   Operation 252 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 253 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_18_reload_read, i32 %add_2_271"   --->   Operation 253 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_17_reload_read, i32 %add_2_170"   --->   Operation 254 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 255 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_16_reload_read, i32 %add_269"   --->   Operation 255 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_15_reload_read, i32 %add_1_768"   --->   Operation 256 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_14_reload_read, i32 %add_1_667"   --->   Operation 257 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_13_reload_read, i32 %add_1_566"   --->   Operation 258 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_12_reload_read, i32 %add_1_465"   --->   Operation 259 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 260 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_11_reload_read, i32 %add_1_364"   --->   Operation 260 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_10_reload_read, i32 %add_1_263"   --->   Operation 261 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 262 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_9_reload_read, i32 %add_1_162"   --->   Operation 262 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 263 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_8_reload_read, i32 %add_161"   --->   Operation 263 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 264 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_7_reload_read, i32 %add_75260"   --->   Operation 264 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 265 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_6_reload_read, i32 %add_64759"   --->   Operation 265 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 266 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_5_reload_read, i32 %add_54258"   --->   Operation 266 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 267 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_4_reload_read, i32 %add_43757"   --->   Operation 267 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 268 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_3_reload_read, i32 %add_33256"   --->   Operation 268 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 269 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_2_reload_read, i32 %add_22755"   --->   Operation 269 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 270 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_1_reload_read, i32 %add_12254"   --->   Operation 270 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 271 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_buff_reload_read, i32 %empty"   --->   Operation 271 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc40.7"   --->   Operation 272 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%n_1 = load i4 %n" [gemm_outer.cc:56]   --->   Operation 273 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.72ns)   --->   "%icmp_ln51 = icmp_eq  i4 %n_1, i4 8" [gemm_outer.cc:51]   --->   Operation 274 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 275 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.79ns)   --->   "%add_ln51 = add i4 %n_1, i4 1" [gemm_outer.cc:51]   --->   Operation 276 'add' 'add_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc40.7.split, void %for.end48.exitStub" [gemm_outer.cc:51]   --->   Operation 277 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %n_1" [gemm_outer.cc:51]   --->   Operation 278 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i4 %n_1" [gemm_outer.cc:56]   --->   Operation 279 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_read, i32 %a_buff_1_load_read, i32 %a_buff_2_load_read, i32 %a_buff_3_load_read, i32 %a_buff_4_load_read, i32 %a_buff_5_load_read, i32 %a_buff_6_load_read, i32 %a_buff_7_load_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 280 'mux' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%b_buff_addr = getelementptr i32 %b_buff, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 281 'getelementptr' 'b_buff_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 282 [2/2] (0.67ns)   --->   "%b_buff_load = load i3 %b_buff_addr" [gemm_outer.cc:56]   --->   Operation 282 'load' 'b_buff_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%b_buff_1_addr = getelementptr i32 %b_buff_1, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 283 'getelementptr' 'b_buff_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 284 [2/2] (0.67ns)   --->   "%b_buff_1_load = load i3 %b_buff_1_addr" [gemm_outer.cc:56]   --->   Operation 284 'load' 'b_buff_1_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%b_buff_2_addr = getelementptr i32 %b_buff_2, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 285 'getelementptr' 'b_buff_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 286 [2/2] (0.67ns)   --->   "%b_buff_2_load = load i3 %b_buff_2_addr" [gemm_outer.cc:56]   --->   Operation 286 'load' 'b_buff_2_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%b_buff_3_addr = getelementptr i32 %b_buff_3, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 287 'getelementptr' 'b_buff_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 288 [2/2] (0.67ns)   --->   "%b_buff_3_load = load i3 %b_buff_3_addr" [gemm_outer.cc:56]   --->   Operation 288 'load' 'b_buff_3_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%b_buff_4_addr = getelementptr i32 %b_buff_4, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 289 'getelementptr' 'b_buff_4_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 290 [2/2] (0.67ns)   --->   "%b_buff_4_load = load i3 %b_buff_4_addr" [gemm_outer.cc:56]   --->   Operation 290 'load' 'b_buff_4_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%b_buff_5_addr = getelementptr i32 %b_buff_5, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 291 'getelementptr' 'b_buff_5_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 292 [2/2] (0.67ns)   --->   "%b_buff_5_load = load i3 %b_buff_5_addr" [gemm_outer.cc:56]   --->   Operation 292 'load' 'b_buff_5_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%b_buff_6_addr = getelementptr i32 %b_buff_6, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 293 'getelementptr' 'b_buff_6_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 294 [2/2] (0.67ns)   --->   "%b_buff_6_load = load i3 %b_buff_6_addr" [gemm_outer.cc:56]   --->   Operation 294 'load' 'b_buff_6_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%b_buff_7_addr = getelementptr i32 %b_buff_7, i64 0, i64 %zext_ln51" [gemm_outer.cc:56]   --->   Operation 295 'getelementptr' 'b_buff_7_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 296 [2/2] (0.67ns)   --->   "%b_buff_7_load = load i3 %b_buff_7_addr" [gemm_outer.cc:56]   --->   Operation 296 'load' 'b_buff_7_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 297 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_1_read, i32 %a_buff_1_load_1_read, i32 %a_buff_2_load_1_read, i32 %a_buff_3_load_1_read, i32 %a_buff_4_load_1_read, i32 %a_buff_5_load_1_read, i32 %a_buff_6_load_1_read, i32 %a_buff_7_load_1_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 297 'mux' 'tmp_1' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_2_read, i32 %a_buff_1_load_2_read, i32 %a_buff_2_load_2_read, i32 %a_buff_3_load_2_read, i32 %a_buff_4_load_2_read, i32 %a_buff_5_load_2_read, i32 %a_buff_6_load_2_read, i32 %a_buff_7_load_2_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 298 'mux' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_3_read, i32 %a_buff_1_load_3_read, i32 %a_buff_2_load_3_read, i32 %a_buff_3_load_3_read, i32 %a_buff_4_load_3_read, i32 %a_buff_5_load_3_read, i32 %a_buff_6_load_3_read, i32 %a_buff_7_load_3_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 299 'mux' 'tmp_3' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_4_read, i32 %a_buff_1_load_4_read, i32 %a_buff_2_load_4_read, i32 %a_buff_3_load_4_read, i32 %a_buff_4_load_4_read, i32 %a_buff_5_load_4_read, i32 %a_buff_6_load_4_read, i32 %a_buff_7_load_4_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 300 'mux' 'tmp_4' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_5_read, i32 %a_buff_1_load_5_read, i32 %a_buff_2_load_5_read, i32 %a_buff_3_load_5_read, i32 %a_buff_4_load_5_read, i32 %a_buff_5_load_5_read, i32 %a_buff_6_load_5_read, i32 %a_buff_7_load_5_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 301 'mux' 'tmp_5' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_6_read, i32 %a_buff_1_load_6_read, i32 %a_buff_2_load_6_read, i32 %a_buff_3_load_6_read, i32 %a_buff_4_load_6_read, i32 %a_buff_5_load_6_read, i32 %a_buff_6_load_6_read, i32 %a_buff_7_load_6_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 302 'mux' 'tmp_6' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.72ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %a_buff_load_7_read, i32 %a_buff_1_load_7_read, i32 %a_buff_2_load_7_read, i32 %a_buff_3_load_7_read, i32 %a_buff_4_load_7_read, i32 %a_buff_5_load_7_read, i32 %a_buff_6_load_7_read, i32 %a_buff_7_load_7_read, i3 %trunc_ln56" [gemm_outer.cc:56]   --->   Operation 303 'mux' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.42ns)   --->   "%store_ln51 = store i4 %add_ln51, i4 %n" [gemm_outer.cc:51]   --->   Operation 304 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 305 [1/2] (0.67ns)   --->   "%b_buff_load = load i3 %b_buff_addr" [gemm_outer.cc:56]   --->   Operation 305 'load' 'b_buff_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 306 [1/2] (0.67ns)   --->   "%b_buff_1_load = load i3 %b_buff_1_addr" [gemm_outer.cc:56]   --->   Operation 306 'load' 'b_buff_1_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 307 [1/2] (0.67ns)   --->   "%b_buff_2_load = load i3 %b_buff_2_addr" [gemm_outer.cc:56]   --->   Operation 307 'load' 'b_buff_2_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 308 [1/2] (0.67ns)   --->   "%b_buff_3_load = load i3 %b_buff_3_addr" [gemm_outer.cc:56]   --->   Operation 308 'load' 'b_buff_3_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 309 [1/2] (0.67ns)   --->   "%b_buff_4_load = load i3 %b_buff_4_addr" [gemm_outer.cc:56]   --->   Operation 309 'load' 'b_buff_4_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 310 [1/2] (0.67ns)   --->   "%b_buff_5_load = load i3 %b_buff_5_addr" [gemm_outer.cc:56]   --->   Operation 310 'load' 'b_buff_5_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 311 [1/2] (0.67ns)   --->   "%b_buff_6_load = load i3 %b_buff_6_addr" [gemm_outer.cc:56]   --->   Operation 311 'load' 'b_buff_6_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 312 [1/2] (0.67ns)   --->   "%b_buff_7_load = load i3 %b_buff_7_addr" [gemm_outer.cc:56]   --->   Operation 312 'load' 'b_buff_7_load' <Predicate = (!icmp_ln51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 313 [3/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 313 'fmul' 'mul' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [3/3] (7.01ns)   --->   "%mul_s = fmul i32 %tmp, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 314 'fmul' 'mul_s' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [3/3] (7.01ns)   --->   "%mul_8 = fmul i32 %tmp, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 315 'fmul' 'mul_8' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [3/3] (7.01ns)   --->   "%mul_9 = fmul i32 %tmp, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 316 'fmul' 'mul_9' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [3/3] (7.01ns)   --->   "%mul_10 = fmul i32 %tmp, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 317 'fmul' 'mul_10' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [3/3] (7.01ns)   --->   "%mul_11 = fmul i32 %tmp, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 318 'fmul' 'mul_11' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [3/3] (7.01ns)   --->   "%mul_12 = fmul i32 %tmp, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 319 'fmul' 'mul_12' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [3/3] (7.01ns)   --->   "%mul_13 = fmul i32 %tmp, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 320 'fmul' 'mul_13' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_1, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 321 'fmul' 'mul_1' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [3/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %tmp_1, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 322 'fmul' 'mul_1_1' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [3/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %tmp_1, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 323 'fmul' 'mul_1_2' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [3/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %tmp_1, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 324 'fmul' 'mul_1_3' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [3/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %tmp_1, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 325 'fmul' 'mul_1_4' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [3/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %tmp_1, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 326 'fmul' 'mul_1_5' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [3/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %tmp_1, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 327 'fmul' 'mul_1_6' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [3/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %tmp_1, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 328 'fmul' 'mul_1_7' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %tmp_2, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 329 'fmul' 'mul_2' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [3/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %tmp_2, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 330 'fmul' 'mul_2_1' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [3/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %tmp_2, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 331 'fmul' 'mul_2_2' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [3/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %tmp_2, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 332 'fmul' 'mul_2_3' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [3/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %tmp_2, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 333 'fmul' 'mul_2_4' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [3/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %tmp_2, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 334 'fmul' 'mul_2_5' <Predicate = (!icmp_ln51)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 335 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 335 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %tmp, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 336 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %tmp, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 337 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [2/3] (7.01ns)   --->   "%mul_9 = fmul i32 %tmp, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 338 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [2/3] (7.01ns)   --->   "%mul_10 = fmul i32 %tmp, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 339 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [2/3] (7.01ns)   --->   "%mul_11 = fmul i32 %tmp, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 340 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [2/3] (7.01ns)   --->   "%mul_12 = fmul i32 %tmp, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 341 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [2/3] (7.01ns)   --->   "%mul_13 = fmul i32 %tmp, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 342 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_1, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 343 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %tmp_1, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 344 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %tmp_1, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 345 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %tmp_1, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 346 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %tmp_1, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 347 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %tmp_1, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 348 'fmul' 'mul_1_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %tmp_1, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 349 'fmul' 'mul_1_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %tmp_1, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 350 'fmul' 'mul_1_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %tmp_2, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 351 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %tmp_2, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 352 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %tmp_2, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 353 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %tmp_2, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 354 'fmul' 'mul_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %tmp_2, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 355 'fmul' 'mul_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [2/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %tmp_2, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 356 'fmul' 'mul_2_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [3/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %tmp_2, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 357 'fmul' 'mul_2_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [3/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %tmp_2, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 358 'fmul' 'mul_2_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_3, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 359 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [3/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %tmp_3, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 360 'fmul' 'mul_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [3/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %tmp_3, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 361 'fmul' 'mul_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [3/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %tmp_3, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 362 'fmul' 'mul_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [3/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %tmp_3, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 363 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [3/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %tmp_3, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 364 'fmul' 'mul_3_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [3/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %tmp_3, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 365 'fmul' 'mul_3_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [3/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %tmp_3, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 366 'fmul' 'mul_3_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %tmp_4, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 367 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [3/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %tmp_4, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 368 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [3/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %tmp_4, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 369 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [3/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %tmp_4, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 370 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [3/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %tmp_4, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 371 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [3/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %tmp_4, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 372 'fmul' 'mul_4_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [3/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %tmp_4, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 373 'fmul' 'mul_4_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [3/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %tmp_4, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 374 'fmul' 'mul_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %tmp_5, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 375 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [3/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %tmp_5, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 376 'fmul' 'mul_5_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [3/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %tmp_5, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 377 'fmul' 'mul_5_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [3/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %tmp_5, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 378 'fmul' 'mul_5_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 379 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 379 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %tmp, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 380 'fmul' 'mul_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %tmp, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 381 'fmul' 'mul_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/3] (7.01ns)   --->   "%mul_9 = fmul i32 %tmp, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 382 'fmul' 'mul_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 383 [1/3] (7.01ns)   --->   "%mul_10 = fmul i32 %tmp, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 383 'fmul' 'mul_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 384 [1/3] (7.01ns)   --->   "%mul_11 = fmul i32 %tmp, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 384 'fmul' 'mul_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/3] (7.01ns)   --->   "%mul_12 = fmul i32 %tmp, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 385 'fmul' 'mul_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 386 [1/3] (7.01ns)   --->   "%mul_13 = fmul i32 %tmp, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 386 'fmul' 'mul_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 387 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %tmp_1, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 387 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %tmp_1, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 388 'fmul' 'mul_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 389 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %tmp_1, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 389 'fmul' 'mul_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 390 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %tmp_1, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 390 'fmul' 'mul_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %tmp_1, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 391 'fmul' 'mul_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %tmp_1, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 392 'fmul' 'mul_1_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %tmp_1, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 393 'fmul' 'mul_1_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %tmp_1, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 394 'fmul' 'mul_1_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %tmp_2, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 395 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 396 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %tmp_2, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 396 'fmul' 'mul_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %tmp_2, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 397 'fmul' 'mul_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %tmp_2, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 398 'fmul' 'mul_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %tmp_2, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 399 'fmul' 'mul_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %tmp_2, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 400 'fmul' 'mul_2_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [2/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %tmp_2, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 401 'fmul' 'mul_2_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [2/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %tmp_2, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 402 'fmul' 'mul_2_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_3, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 403 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %tmp_3, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 404 'fmul' 'mul_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %tmp_3, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 405 'fmul' 'mul_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %tmp_3, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 406 'fmul' 'mul_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %tmp_3, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 407 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [2/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %tmp_3, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 408 'fmul' 'mul_3_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [2/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %tmp_3, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 409 'fmul' 'mul_3_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 410 [2/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %tmp_3, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 410 'fmul' 'mul_3_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 411 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %tmp_4, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 411 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %tmp_4, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 412 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %tmp_4, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 413 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 414 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %tmp_4, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 414 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %tmp_4, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 415 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [2/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %tmp_4, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 416 'fmul' 'mul_4_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [2/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %tmp_4, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 417 'fmul' 'mul_4_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [2/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %tmp_4, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 418 'fmul' 'mul_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %tmp_5, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 419 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [2/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %tmp_5, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 420 'fmul' 'mul_5_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [2/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %tmp_5, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 421 'fmul' 'mul_5_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [2/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %tmp_5, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 422 'fmul' 'mul_5_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [3/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %tmp_5, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 423 'fmul' 'mul_5_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [3/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %tmp_5, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 424 'fmul' 'mul_5_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [3/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %tmp_5, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 425 'fmul' 'mul_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [3/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %tmp_5, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 426 'fmul' 'mul_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %tmp_6, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 427 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [3/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %tmp_6, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 428 'fmul' 'mul_6_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [3/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %tmp_6, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 429 'fmul' 'mul_6_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [3/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %tmp_6, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 430 'fmul' 'mul_6_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [3/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %tmp_6, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 431 'fmul' 'mul_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [3/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %tmp_6, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 432 'fmul' 'mul_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [3/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %tmp_6, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 433 'fmul' 'mul_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [3/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %tmp_6, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 434 'fmul' 'mul_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %tmp_7, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 435 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [3/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %tmp_7, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 436 'fmul' 'mul_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [3/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %tmp_7, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 437 'fmul' 'mul_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [3/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %tmp_7, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 438 'fmul' 'mul_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [3/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %tmp_7, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 439 'fmul' 'mul_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [3/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %tmp_7, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 440 'fmul' 'mul_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [3/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %tmp_7, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 441 'fmul' 'mul_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [3/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %tmp_7, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 442 'fmul' 'mul_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [gemm_outer.cc:56]   --->   Operation 443 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%add_12254_load = load i32 %add_12254" [gemm_outer.cc:56]   --->   Operation 444 'load' 'add_12254_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%add_22755_load = load i32 %add_22755" [gemm_outer.cc:56]   --->   Operation 445 'load' 'add_22755_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%add_33256_load = load i32 %add_33256" [gemm_outer.cc:56]   --->   Operation 446 'load' 'add_33256_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%add_43757_load = load i32 %add_43757" [gemm_outer.cc:56]   --->   Operation 447 'load' 'add_43757_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%add_54258_load = load i32 %add_54258" [gemm_outer.cc:56]   --->   Operation 448 'load' 'add_54258_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%add_64759_load = load i32 %add_64759" [gemm_outer.cc:56]   --->   Operation 449 'load' 'add_64759_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%add_75260_load = load i32 %add_75260" [gemm_outer.cc:56]   --->   Operation 450 'load' 'add_75260_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%add_161_load = load i32 %add_161" [gemm_outer.cc:56]   --->   Operation 451 'load' 'add_161_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%add_1_162_load = load i32 %add_1_162" [gemm_outer.cc:56]   --->   Operation 452 'load' 'add_1_162_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%add_1_263_load = load i32 %add_1_263" [gemm_outer.cc:56]   --->   Operation 453 'load' 'add_1_263_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%add_1_364_load = load i32 %add_1_364" [gemm_outer.cc:56]   --->   Operation 454 'load' 'add_1_364_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%add_1_465_load = load i32 %add_1_465" [gemm_outer.cc:56]   --->   Operation 455 'load' 'add_1_465_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 456 [1/1] (0.00ns)   --->   "%add_1_566_load = load i32 %add_1_566" [gemm_outer.cc:56]   --->   Operation 456 'load' 'add_1_566_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 457 [1/1] (0.00ns)   --->   "%add_1_667_load = load i32 %add_1_667" [gemm_outer.cc:56]   --->   Operation 457 'load' 'add_1_667_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 458 [1/1] (0.00ns)   --->   "%add_1_768_load = load i32 %add_1_768" [gemm_outer.cc:56]   --->   Operation 458 'load' 'add_1_768_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 459 [1/1] (0.00ns)   --->   "%add_269_load = load i32 %add_269" [gemm_outer.cc:56]   --->   Operation 459 'load' 'add_269_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 460 [1/1] (0.00ns)   --->   "%add_2_170_load = load i32 %add_2_170" [gemm_outer.cc:56]   --->   Operation 460 'load' 'add_2_170_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 461 [1/1] (0.00ns)   --->   "%add_2_271_load = load i32 %add_2_271" [gemm_outer.cc:56]   --->   Operation 461 'load' 'add_2_271_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 462 [1/1] (0.00ns)   --->   "%add_2_372_load = load i32 %add_2_372" [gemm_outer.cc:56]   --->   Operation 462 'load' 'add_2_372_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 463 [1/1] (0.00ns)   --->   "%add_2_473_load = load i32 %add_2_473" [gemm_outer.cc:56]   --->   Operation 463 'load' 'add_2_473_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 464 [1/1] (0.00ns)   --->   "%add_2_574_load = load i32 %add_2_574" [gemm_outer.cc:56]   --->   Operation 464 'load' 'add_2_574_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 465 [4/4] (4.89ns)   --->   "%c_buff_s = fadd i32 %p_load, i32 %mul" [gemm_outer.cc:56]   --->   Operation 465 'fadd' 'c_buff_s' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [4/4] (6.43ns)   --->   "%c_buff_1 = fadd i32 %add_12254_load, i32 %mul_s" [gemm_outer.cc:56]   --->   Operation 466 'fadd' 'c_buff_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [4/4] (6.43ns)   --->   "%c_buff_2 = fadd i32 %add_22755_load, i32 %mul_8" [gemm_outer.cc:56]   --->   Operation 467 'fadd' 'c_buff_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [4/4] (6.43ns)   --->   "%c_buff_3 = fadd i32 %add_33256_load, i32 %mul_9" [gemm_outer.cc:56]   --->   Operation 468 'fadd' 'c_buff_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [4/4] (6.43ns)   --->   "%c_buff_4 = fadd i32 %add_43757_load, i32 %mul_10" [gemm_outer.cc:56]   --->   Operation 469 'fadd' 'c_buff_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [4/4] (6.43ns)   --->   "%c_buff_5 = fadd i32 %add_54258_load, i32 %mul_11" [gemm_outer.cc:56]   --->   Operation 470 'fadd' 'c_buff_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [4/4] (6.43ns)   --->   "%c_buff_6 = fadd i32 %add_64759_load, i32 %mul_12" [gemm_outer.cc:56]   --->   Operation 471 'fadd' 'c_buff_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [4/4] (6.43ns)   --->   "%c_buff_7 = fadd i32 %add_75260_load, i32 %mul_13" [gemm_outer.cc:56]   --->   Operation 472 'fadd' 'c_buff_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [4/4] (6.43ns)   --->   "%c_buff_8 = fadd i32 %add_161_load, i32 %mul_1" [gemm_outer.cc:56]   --->   Operation 473 'fadd' 'c_buff_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [4/4] (6.43ns)   --->   "%c_buff_9 = fadd i32 %add_1_162_load, i32 %mul_1_1" [gemm_outer.cc:56]   --->   Operation 474 'fadd' 'c_buff_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [4/4] (6.43ns)   --->   "%c_buff_10 = fadd i32 %add_1_263_load, i32 %mul_1_2" [gemm_outer.cc:56]   --->   Operation 475 'fadd' 'c_buff_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [4/4] (6.43ns)   --->   "%c_buff_11 = fadd i32 %add_1_364_load, i32 %mul_1_3" [gemm_outer.cc:56]   --->   Operation 476 'fadd' 'c_buff_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 477 [4/4] (6.43ns)   --->   "%c_buff_12 = fadd i32 %add_1_465_load, i32 %mul_1_4" [gemm_outer.cc:56]   --->   Operation 477 'fadd' 'c_buff_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 478 [4/4] (6.43ns)   --->   "%c_buff_13 = fadd i32 %add_1_566_load, i32 %mul_1_5" [gemm_outer.cc:56]   --->   Operation 478 'fadd' 'c_buff_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 479 [4/4] (6.43ns)   --->   "%c_buff_14 = fadd i32 %add_1_667_load, i32 %mul_1_6" [gemm_outer.cc:56]   --->   Operation 479 'fadd' 'c_buff_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 480 [4/4] (6.43ns)   --->   "%c_buff_15 = fadd i32 %add_1_768_load, i32 %mul_1_7" [gemm_outer.cc:56]   --->   Operation 480 'fadd' 'c_buff_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [4/4] (6.43ns)   --->   "%c_buff_16 = fadd i32 %add_269_load, i32 %mul_2" [gemm_outer.cc:56]   --->   Operation 481 'fadd' 'c_buff_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [4/4] (6.43ns)   --->   "%c_buff_17 = fadd i32 %add_2_170_load, i32 %mul_2_1" [gemm_outer.cc:56]   --->   Operation 482 'fadd' 'c_buff_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 483 [4/4] (6.43ns)   --->   "%c_buff_18 = fadd i32 %add_2_271_load, i32 %mul_2_2" [gemm_outer.cc:56]   --->   Operation 483 'fadd' 'c_buff_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [4/4] (6.43ns)   --->   "%c_buff_19 = fadd i32 %add_2_372_load, i32 %mul_2_3" [gemm_outer.cc:56]   --->   Operation 484 'fadd' 'c_buff_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [4/4] (6.43ns)   --->   "%c_buff_20 = fadd i32 %add_2_473_load, i32 %mul_2_4" [gemm_outer.cc:56]   --->   Operation 485 'fadd' 'c_buff_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [4/4] (6.43ns)   --->   "%c_buff_21 = fadd i32 %add_2_574_load, i32 %mul_2_5" [gemm_outer.cc:56]   --->   Operation 486 'fadd' 'c_buff_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %tmp_2, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 487 'fmul' 'mul_2_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %tmp_2, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 488 'fmul' 'mul_2_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %tmp_3, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 489 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %tmp_3, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 490 'fmul' 'mul_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %tmp_3, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 491 'fmul' 'mul_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 492 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %tmp_3, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 492 'fmul' 'mul_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %tmp_3, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 493 'fmul' 'mul_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %tmp_3, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 494 'fmul' 'mul_3_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 495 [1/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %tmp_3, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 495 'fmul' 'mul_3_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %tmp_3, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 496 'fmul' 'mul_3_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %tmp_4, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 497 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %tmp_4, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 498 'fmul' 'mul_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %tmp_4, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 499 'fmul' 'mul_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %tmp_4, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 500 'fmul' 'mul_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 501 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %tmp_4, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 501 'fmul' 'mul_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %tmp_4, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 502 'fmul' 'mul_4_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %tmp_4, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 503 'fmul' 'mul_4_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 504 [1/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %tmp_4, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 504 'fmul' 'mul_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %tmp_5, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 505 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %tmp_5, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 506 'fmul' 'mul_5_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %tmp_5, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 507 'fmul' 'mul_5_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %tmp_5, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 508 'fmul' 'mul_5_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [2/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %tmp_5, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 509 'fmul' 'mul_5_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [2/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %tmp_5, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 510 'fmul' 'mul_5_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [2/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %tmp_5, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 511 'fmul' 'mul_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [2/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %tmp_5, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 512 'fmul' 'mul_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %tmp_6, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 513 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [2/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %tmp_6, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 514 'fmul' 'mul_6_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [2/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %tmp_6, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 515 'fmul' 'mul_6_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [2/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %tmp_6, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 516 'fmul' 'mul_6_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 517 [2/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %tmp_6, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 517 'fmul' 'mul_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 518 [2/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %tmp_6, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 518 'fmul' 'mul_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [2/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %tmp_6, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 519 'fmul' 'mul_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 520 [2/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %tmp_6, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 520 'fmul' 'mul_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 521 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %tmp_7, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 521 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 522 [2/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %tmp_7, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 522 'fmul' 'mul_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 523 [2/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %tmp_7, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 523 'fmul' 'mul_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 524 [2/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %tmp_7, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 524 'fmul' 'mul_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [2/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %tmp_7, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 525 'fmul' 'mul_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 526 [2/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %tmp_7, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 526 'fmul' 'mul_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [2/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %tmp_7, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 527 'fmul' 'mul_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [2/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %tmp_7, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 528 'fmul' 'mul_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%add_2_675_load = load i32 %add_2_675" [gemm_outer.cc:56]   --->   Operation 529 'load' 'add_2_675_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%add_2_776_load = load i32 %add_2_776" [gemm_outer.cc:56]   --->   Operation 530 'load' 'add_2_776_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%add_377_load = load i32 %add_377" [gemm_outer.cc:56]   --->   Operation 531 'load' 'add_377_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%add_3_178_load = load i32 %add_3_178" [gemm_outer.cc:56]   --->   Operation 532 'load' 'add_3_178_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%add_3_279_load = load i32 %add_3_279" [gemm_outer.cc:56]   --->   Operation 533 'load' 'add_3_279_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%add_3_380_load = load i32 %add_3_380" [gemm_outer.cc:56]   --->   Operation 534 'load' 'add_3_380_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%add_3_481_load = load i32 %add_3_481" [gemm_outer.cc:56]   --->   Operation 535 'load' 'add_3_481_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%add_3_582_load = load i32 %add_3_582" [gemm_outer.cc:56]   --->   Operation 536 'load' 'add_3_582_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%add_3_683_load = load i32 %add_3_683" [gemm_outer.cc:56]   --->   Operation 537 'load' 'add_3_683_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%add_3_784_load = load i32 %add_3_784" [gemm_outer.cc:56]   --->   Operation 538 'load' 'add_3_784_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%add_485_load = load i32 %add_485" [gemm_outer.cc:56]   --->   Operation 539 'load' 'add_485_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%add_4_186_load = load i32 %add_4_186" [gemm_outer.cc:56]   --->   Operation 540 'load' 'add_4_186_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%add_4_287_load = load i32 %add_4_287" [gemm_outer.cc:56]   --->   Operation 541 'load' 'add_4_287_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%add_4_388_load = load i32 %add_4_388" [gemm_outer.cc:56]   --->   Operation 542 'load' 'add_4_388_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%add_4_489_load = load i32 %add_4_489" [gemm_outer.cc:56]   --->   Operation 543 'load' 'add_4_489_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%add_4_590_load = load i32 %add_4_590" [gemm_outer.cc:56]   --->   Operation 544 'load' 'add_4_590_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (0.00ns)   --->   "%add_4_691_load = load i32 %add_4_691" [gemm_outer.cc:56]   --->   Operation 545 'load' 'add_4_691_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%add_4_792_load = load i32 %add_4_792" [gemm_outer.cc:56]   --->   Operation 546 'load' 'add_4_792_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (0.00ns)   --->   "%add_593_load = load i32 %add_593" [gemm_outer.cc:56]   --->   Operation 547 'load' 'add_593_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%add_5_194_load = load i32 %add_5_194" [gemm_outer.cc:56]   --->   Operation 548 'load' 'add_5_194_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%add_5_295_load = load i32 %add_5_295" [gemm_outer.cc:56]   --->   Operation 549 'load' 'add_5_295_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 550 [3/4] (4.89ns)   --->   "%c_buff_s = fadd i32 %p_load, i32 %mul" [gemm_outer.cc:56]   --->   Operation 550 'fadd' 'c_buff_s' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [3/4] (6.43ns)   --->   "%c_buff_1 = fadd i32 %add_12254_load, i32 %mul_s" [gemm_outer.cc:56]   --->   Operation 551 'fadd' 'c_buff_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 552 [3/4] (6.43ns)   --->   "%c_buff_2 = fadd i32 %add_22755_load, i32 %mul_8" [gemm_outer.cc:56]   --->   Operation 552 'fadd' 'c_buff_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [3/4] (6.43ns)   --->   "%c_buff_3 = fadd i32 %add_33256_load, i32 %mul_9" [gemm_outer.cc:56]   --->   Operation 553 'fadd' 'c_buff_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 554 [3/4] (6.43ns)   --->   "%c_buff_4 = fadd i32 %add_43757_load, i32 %mul_10" [gemm_outer.cc:56]   --->   Operation 554 'fadd' 'c_buff_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [3/4] (6.43ns)   --->   "%c_buff_5 = fadd i32 %add_54258_load, i32 %mul_11" [gemm_outer.cc:56]   --->   Operation 555 'fadd' 'c_buff_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [3/4] (6.43ns)   --->   "%c_buff_6 = fadd i32 %add_64759_load, i32 %mul_12" [gemm_outer.cc:56]   --->   Operation 556 'fadd' 'c_buff_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 557 [3/4] (6.43ns)   --->   "%c_buff_7 = fadd i32 %add_75260_load, i32 %mul_13" [gemm_outer.cc:56]   --->   Operation 557 'fadd' 'c_buff_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 558 [3/4] (6.43ns)   --->   "%c_buff_8 = fadd i32 %add_161_load, i32 %mul_1" [gemm_outer.cc:56]   --->   Operation 558 'fadd' 'c_buff_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 559 [3/4] (6.43ns)   --->   "%c_buff_9 = fadd i32 %add_1_162_load, i32 %mul_1_1" [gemm_outer.cc:56]   --->   Operation 559 'fadd' 'c_buff_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 560 [3/4] (6.43ns)   --->   "%c_buff_10 = fadd i32 %add_1_263_load, i32 %mul_1_2" [gemm_outer.cc:56]   --->   Operation 560 'fadd' 'c_buff_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [3/4] (6.43ns)   --->   "%c_buff_11 = fadd i32 %add_1_364_load, i32 %mul_1_3" [gemm_outer.cc:56]   --->   Operation 561 'fadd' 'c_buff_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 562 [3/4] (6.43ns)   --->   "%c_buff_12 = fadd i32 %add_1_465_load, i32 %mul_1_4" [gemm_outer.cc:56]   --->   Operation 562 'fadd' 'c_buff_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [3/4] (6.43ns)   --->   "%c_buff_13 = fadd i32 %add_1_566_load, i32 %mul_1_5" [gemm_outer.cc:56]   --->   Operation 563 'fadd' 'c_buff_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 564 [3/4] (6.43ns)   --->   "%c_buff_14 = fadd i32 %add_1_667_load, i32 %mul_1_6" [gemm_outer.cc:56]   --->   Operation 564 'fadd' 'c_buff_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [3/4] (6.43ns)   --->   "%c_buff_15 = fadd i32 %add_1_768_load, i32 %mul_1_7" [gemm_outer.cc:56]   --->   Operation 565 'fadd' 'c_buff_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [3/4] (6.43ns)   --->   "%c_buff_16 = fadd i32 %add_269_load, i32 %mul_2" [gemm_outer.cc:56]   --->   Operation 566 'fadd' 'c_buff_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [3/4] (6.43ns)   --->   "%c_buff_17 = fadd i32 %add_2_170_load, i32 %mul_2_1" [gemm_outer.cc:56]   --->   Operation 567 'fadd' 'c_buff_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 568 [3/4] (6.43ns)   --->   "%c_buff_18 = fadd i32 %add_2_271_load, i32 %mul_2_2" [gemm_outer.cc:56]   --->   Operation 568 'fadd' 'c_buff_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [3/4] (6.43ns)   --->   "%c_buff_19 = fadd i32 %add_2_372_load, i32 %mul_2_3" [gemm_outer.cc:56]   --->   Operation 569 'fadd' 'c_buff_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [3/4] (6.43ns)   --->   "%c_buff_20 = fadd i32 %add_2_473_load, i32 %mul_2_4" [gemm_outer.cc:56]   --->   Operation 570 'fadd' 'c_buff_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 571 [3/4] (6.43ns)   --->   "%c_buff_21 = fadd i32 %add_2_574_load, i32 %mul_2_5" [gemm_outer.cc:56]   --->   Operation 571 'fadd' 'c_buff_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 572 [4/4] (6.43ns)   --->   "%c_buff_22 = fadd i32 %add_2_675_load, i32 %mul_2_6" [gemm_outer.cc:56]   --->   Operation 572 'fadd' 'c_buff_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [4/4] (6.43ns)   --->   "%c_buff_23 = fadd i32 %add_2_776_load, i32 %mul_2_7" [gemm_outer.cc:56]   --->   Operation 573 'fadd' 'c_buff_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 574 [4/4] (6.43ns)   --->   "%c_buff_24 = fadd i32 %add_377_load, i32 %mul_3" [gemm_outer.cc:56]   --->   Operation 574 'fadd' 'c_buff_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [4/4] (6.43ns)   --->   "%c_buff_25 = fadd i32 %add_3_178_load, i32 %mul_3_1" [gemm_outer.cc:56]   --->   Operation 575 'fadd' 'c_buff_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [4/4] (6.43ns)   --->   "%c_buff_26 = fadd i32 %add_3_279_load, i32 %mul_3_2" [gemm_outer.cc:56]   --->   Operation 576 'fadd' 'c_buff_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 577 [4/4] (6.43ns)   --->   "%c_buff_27 = fadd i32 %add_3_380_load, i32 %mul_3_3" [gemm_outer.cc:56]   --->   Operation 577 'fadd' 'c_buff_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [4/4] (6.43ns)   --->   "%c_buff_28 = fadd i32 %add_3_481_load, i32 %mul_3_4" [gemm_outer.cc:56]   --->   Operation 578 'fadd' 'c_buff_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [4/4] (6.43ns)   --->   "%c_buff_29 = fadd i32 %add_3_582_load, i32 %mul_3_5" [gemm_outer.cc:56]   --->   Operation 579 'fadd' 'c_buff_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 580 [4/4] (6.43ns)   --->   "%c_buff_30 = fadd i32 %add_3_683_load, i32 %mul_3_6" [gemm_outer.cc:56]   --->   Operation 580 'fadd' 'c_buff_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [4/4] (6.43ns)   --->   "%c_buff_31 = fadd i32 %add_3_784_load, i32 %mul_3_7" [gemm_outer.cc:56]   --->   Operation 581 'fadd' 'c_buff_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [4/4] (6.43ns)   --->   "%c_buff_32 = fadd i32 %add_485_load, i32 %mul_4" [gemm_outer.cc:56]   --->   Operation 582 'fadd' 'c_buff_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [4/4] (6.43ns)   --->   "%c_buff_33 = fadd i32 %add_4_186_load, i32 %mul_4_1" [gemm_outer.cc:56]   --->   Operation 583 'fadd' 'c_buff_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [4/4] (6.43ns)   --->   "%c_buff_34 = fadd i32 %add_4_287_load, i32 %mul_4_2" [gemm_outer.cc:56]   --->   Operation 584 'fadd' 'c_buff_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [4/4] (6.43ns)   --->   "%c_buff_35 = fadd i32 %add_4_388_load, i32 %mul_4_3" [gemm_outer.cc:56]   --->   Operation 585 'fadd' 'c_buff_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [4/4] (6.43ns)   --->   "%c_buff_36 = fadd i32 %add_4_489_load, i32 %mul_4_4" [gemm_outer.cc:56]   --->   Operation 586 'fadd' 'c_buff_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [4/4] (6.43ns)   --->   "%c_buff_37 = fadd i32 %add_4_590_load, i32 %mul_4_5" [gemm_outer.cc:56]   --->   Operation 587 'fadd' 'c_buff_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [4/4] (6.43ns)   --->   "%c_buff_38 = fadd i32 %add_4_691_load, i32 %mul_4_6" [gemm_outer.cc:56]   --->   Operation 588 'fadd' 'c_buff_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [4/4] (6.43ns)   --->   "%c_buff_39 = fadd i32 %add_4_792_load, i32 %mul_4_7" [gemm_outer.cc:56]   --->   Operation 589 'fadd' 'c_buff_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [4/4] (6.43ns)   --->   "%c_buff_40 = fadd i32 %add_593_load, i32 %mul_5" [gemm_outer.cc:56]   --->   Operation 590 'fadd' 'c_buff_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [4/4] (6.43ns)   --->   "%c_buff_41 = fadd i32 %add_5_194_load, i32 %mul_5_1" [gemm_outer.cc:56]   --->   Operation 591 'fadd' 'c_buff_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [4/4] (6.43ns)   --->   "%c_buff_42 = fadd i32 %add_5_295_load, i32 %mul_5_2" [gemm_outer.cc:56]   --->   Operation 592 'fadd' 'c_buff_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %tmp_5, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 593 'fmul' 'mul_5_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %tmp_5, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 594 'fmul' 'mul_5_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %tmp_5, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 595 'fmul' 'mul_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %tmp_5, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 596 'fmul' 'mul_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %tmp_6, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 597 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %tmp_6, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 598 'fmul' 'mul_6_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %tmp_6, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 599 'fmul' 'mul_6_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 600 [1/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %tmp_6, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 600 'fmul' 'mul_6_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %tmp_6, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 601 'fmul' 'mul_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 602 [1/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %tmp_6, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 602 'fmul' 'mul_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %tmp_6, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 603 'fmul' 'mul_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %tmp_6, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 604 'fmul' 'mul_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 605 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %tmp_7, i32 %b_buff_load" [gemm_outer.cc:56]   --->   Operation 605 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 606 [1/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %tmp_7, i32 %b_buff_1_load" [gemm_outer.cc:56]   --->   Operation 606 'fmul' 'mul_7_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %tmp_7, i32 %b_buff_2_load" [gemm_outer.cc:56]   --->   Operation 607 'fmul' 'mul_7_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 608 [1/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %tmp_7, i32 %b_buff_3_load" [gemm_outer.cc:56]   --->   Operation 608 'fmul' 'mul_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [1/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %tmp_7, i32 %b_buff_4_load" [gemm_outer.cc:56]   --->   Operation 609 'fmul' 'mul_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [1/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %tmp_7, i32 %b_buff_5_load" [gemm_outer.cc:56]   --->   Operation 610 'fmul' 'mul_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 611 [1/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %tmp_7, i32 %b_buff_6_load" [gemm_outer.cc:56]   --->   Operation 611 'fmul' 'mul_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %tmp_7, i32 %b_buff_7_load" [gemm_outer.cc:56]   --->   Operation 612 'fmul' 'mul_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%add_5_396_load = load i32 %add_5_396" [gemm_outer.cc:56]   --->   Operation 613 'load' 'add_5_396_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%add_5_497_load = load i32 %add_5_497" [gemm_outer.cc:56]   --->   Operation 614 'load' 'add_5_497_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%add_5_598_load = load i32 %add_5_598" [gemm_outer.cc:56]   --->   Operation 615 'load' 'add_5_598_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%add_5_699_load = load i32 %add_5_699" [gemm_outer.cc:56]   --->   Operation 616 'load' 'add_5_699_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%add_5_7100_load = load i32 %add_5_7100" [gemm_outer.cc:56]   --->   Operation 617 'load' 'add_5_7100_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%add_6101_load = load i32 %add_6101" [gemm_outer.cc:56]   --->   Operation 618 'load' 'add_6101_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%add_6_1102_load = load i32 %add_6_1102" [gemm_outer.cc:56]   --->   Operation 619 'load' 'add_6_1102_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%add_6_2103_load = load i32 %add_6_2103" [gemm_outer.cc:56]   --->   Operation 620 'load' 'add_6_2103_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%add_6_3104_load = load i32 %add_6_3104" [gemm_outer.cc:56]   --->   Operation 621 'load' 'add_6_3104_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%add_6_4105_load = load i32 %add_6_4105" [gemm_outer.cc:56]   --->   Operation 622 'load' 'add_6_4105_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%add_6_5106_load = load i32 %add_6_5106" [gemm_outer.cc:56]   --->   Operation 623 'load' 'add_6_5106_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%add_6_6107_load = load i32 %add_6_6107" [gemm_outer.cc:56]   --->   Operation 624 'load' 'add_6_6107_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%add_6_7108_load = load i32 %add_6_7108" [gemm_outer.cc:56]   --->   Operation 625 'load' 'add_6_7108_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%add_7109_load = load i32 %add_7109" [gemm_outer.cc:56]   --->   Operation 626 'load' 'add_7109_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%add_7_1110_load = load i32 %add_7_1110" [gemm_outer.cc:56]   --->   Operation 627 'load' 'add_7_1110_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%add_7_2111_load = load i32 %add_7_2111" [gemm_outer.cc:56]   --->   Operation 628 'load' 'add_7_2111_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%add_7_3112_load = load i32 %add_7_3112" [gemm_outer.cc:56]   --->   Operation 629 'load' 'add_7_3112_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%add_7_4113_load = load i32 %add_7_4113" [gemm_outer.cc:56]   --->   Operation 630 'load' 'add_7_4113_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%add_7_5114_load = load i32 %add_7_5114" [gemm_outer.cc:56]   --->   Operation 631 'load' 'add_7_5114_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%add_7_6115_load = load i32 %add_7_6115" [gemm_outer.cc:56]   --->   Operation 632 'load' 'add_7_6115_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 633 [1/1] (0.00ns)   --->   "%add_7_7116_load = load i32 %add_7_7116" [gemm_outer.cc:56]   --->   Operation 633 'load' 'add_7_7116_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 634 [2/4] (4.89ns)   --->   "%c_buff_s = fadd i32 %p_load, i32 %mul" [gemm_outer.cc:56]   --->   Operation 634 'fadd' 'c_buff_s' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 635 [2/4] (6.43ns)   --->   "%c_buff_1 = fadd i32 %add_12254_load, i32 %mul_s" [gemm_outer.cc:56]   --->   Operation 635 'fadd' 'c_buff_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 636 [2/4] (6.43ns)   --->   "%c_buff_2 = fadd i32 %add_22755_load, i32 %mul_8" [gemm_outer.cc:56]   --->   Operation 636 'fadd' 'c_buff_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [2/4] (6.43ns)   --->   "%c_buff_3 = fadd i32 %add_33256_load, i32 %mul_9" [gemm_outer.cc:56]   --->   Operation 637 'fadd' 'c_buff_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 638 [2/4] (6.43ns)   --->   "%c_buff_4 = fadd i32 %add_43757_load, i32 %mul_10" [gemm_outer.cc:56]   --->   Operation 638 'fadd' 'c_buff_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 639 [2/4] (6.43ns)   --->   "%c_buff_5 = fadd i32 %add_54258_load, i32 %mul_11" [gemm_outer.cc:56]   --->   Operation 639 'fadd' 'c_buff_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 640 [2/4] (6.43ns)   --->   "%c_buff_6 = fadd i32 %add_64759_load, i32 %mul_12" [gemm_outer.cc:56]   --->   Operation 640 'fadd' 'c_buff_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 641 [2/4] (6.43ns)   --->   "%c_buff_7 = fadd i32 %add_75260_load, i32 %mul_13" [gemm_outer.cc:56]   --->   Operation 641 'fadd' 'c_buff_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 642 [2/4] (6.43ns)   --->   "%c_buff_8 = fadd i32 %add_161_load, i32 %mul_1" [gemm_outer.cc:56]   --->   Operation 642 'fadd' 'c_buff_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [2/4] (6.43ns)   --->   "%c_buff_9 = fadd i32 %add_1_162_load, i32 %mul_1_1" [gemm_outer.cc:56]   --->   Operation 643 'fadd' 'c_buff_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 644 [2/4] (6.43ns)   --->   "%c_buff_10 = fadd i32 %add_1_263_load, i32 %mul_1_2" [gemm_outer.cc:56]   --->   Operation 644 'fadd' 'c_buff_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [2/4] (6.43ns)   --->   "%c_buff_11 = fadd i32 %add_1_364_load, i32 %mul_1_3" [gemm_outer.cc:56]   --->   Operation 645 'fadd' 'c_buff_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [2/4] (6.43ns)   --->   "%c_buff_12 = fadd i32 %add_1_465_load, i32 %mul_1_4" [gemm_outer.cc:56]   --->   Operation 646 'fadd' 'c_buff_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 647 [2/4] (6.43ns)   --->   "%c_buff_13 = fadd i32 %add_1_566_load, i32 %mul_1_5" [gemm_outer.cc:56]   --->   Operation 647 'fadd' 'c_buff_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [2/4] (6.43ns)   --->   "%c_buff_14 = fadd i32 %add_1_667_load, i32 %mul_1_6" [gemm_outer.cc:56]   --->   Operation 648 'fadd' 'c_buff_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [2/4] (6.43ns)   --->   "%c_buff_15 = fadd i32 %add_1_768_load, i32 %mul_1_7" [gemm_outer.cc:56]   --->   Operation 649 'fadd' 'c_buff_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 650 [2/4] (6.43ns)   --->   "%c_buff_16 = fadd i32 %add_269_load, i32 %mul_2" [gemm_outer.cc:56]   --->   Operation 650 'fadd' 'c_buff_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [2/4] (6.43ns)   --->   "%c_buff_17 = fadd i32 %add_2_170_load, i32 %mul_2_1" [gemm_outer.cc:56]   --->   Operation 651 'fadd' 'c_buff_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [2/4] (6.43ns)   --->   "%c_buff_18 = fadd i32 %add_2_271_load, i32 %mul_2_2" [gemm_outer.cc:56]   --->   Operation 652 'fadd' 'c_buff_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [2/4] (6.43ns)   --->   "%c_buff_19 = fadd i32 %add_2_372_load, i32 %mul_2_3" [gemm_outer.cc:56]   --->   Operation 653 'fadd' 'c_buff_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [2/4] (6.43ns)   --->   "%c_buff_20 = fadd i32 %add_2_473_load, i32 %mul_2_4" [gemm_outer.cc:56]   --->   Operation 654 'fadd' 'c_buff_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [2/4] (6.43ns)   --->   "%c_buff_21 = fadd i32 %add_2_574_load, i32 %mul_2_5" [gemm_outer.cc:56]   --->   Operation 655 'fadd' 'c_buff_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 656 [3/4] (6.43ns)   --->   "%c_buff_22 = fadd i32 %add_2_675_load, i32 %mul_2_6" [gemm_outer.cc:56]   --->   Operation 656 'fadd' 'c_buff_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [3/4] (6.43ns)   --->   "%c_buff_23 = fadd i32 %add_2_776_load, i32 %mul_2_7" [gemm_outer.cc:56]   --->   Operation 657 'fadd' 'c_buff_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [3/4] (6.43ns)   --->   "%c_buff_24 = fadd i32 %add_377_load, i32 %mul_3" [gemm_outer.cc:56]   --->   Operation 658 'fadd' 'c_buff_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [3/4] (6.43ns)   --->   "%c_buff_25 = fadd i32 %add_3_178_load, i32 %mul_3_1" [gemm_outer.cc:56]   --->   Operation 659 'fadd' 'c_buff_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [3/4] (6.43ns)   --->   "%c_buff_26 = fadd i32 %add_3_279_load, i32 %mul_3_2" [gemm_outer.cc:56]   --->   Operation 660 'fadd' 'c_buff_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [3/4] (6.43ns)   --->   "%c_buff_27 = fadd i32 %add_3_380_load, i32 %mul_3_3" [gemm_outer.cc:56]   --->   Operation 661 'fadd' 'c_buff_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [3/4] (6.43ns)   --->   "%c_buff_28 = fadd i32 %add_3_481_load, i32 %mul_3_4" [gemm_outer.cc:56]   --->   Operation 662 'fadd' 'c_buff_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [3/4] (6.43ns)   --->   "%c_buff_29 = fadd i32 %add_3_582_load, i32 %mul_3_5" [gemm_outer.cc:56]   --->   Operation 663 'fadd' 'c_buff_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [3/4] (6.43ns)   --->   "%c_buff_30 = fadd i32 %add_3_683_load, i32 %mul_3_6" [gemm_outer.cc:56]   --->   Operation 664 'fadd' 'c_buff_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [3/4] (6.43ns)   --->   "%c_buff_31 = fadd i32 %add_3_784_load, i32 %mul_3_7" [gemm_outer.cc:56]   --->   Operation 665 'fadd' 'c_buff_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 666 [3/4] (6.43ns)   --->   "%c_buff_32 = fadd i32 %add_485_load, i32 %mul_4" [gemm_outer.cc:56]   --->   Operation 666 'fadd' 'c_buff_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [3/4] (6.43ns)   --->   "%c_buff_33 = fadd i32 %add_4_186_load, i32 %mul_4_1" [gemm_outer.cc:56]   --->   Operation 667 'fadd' 'c_buff_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [3/4] (6.43ns)   --->   "%c_buff_34 = fadd i32 %add_4_287_load, i32 %mul_4_2" [gemm_outer.cc:56]   --->   Operation 668 'fadd' 'c_buff_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [3/4] (6.43ns)   --->   "%c_buff_35 = fadd i32 %add_4_388_load, i32 %mul_4_3" [gemm_outer.cc:56]   --->   Operation 669 'fadd' 'c_buff_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [3/4] (6.43ns)   --->   "%c_buff_36 = fadd i32 %add_4_489_load, i32 %mul_4_4" [gemm_outer.cc:56]   --->   Operation 670 'fadd' 'c_buff_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [3/4] (6.43ns)   --->   "%c_buff_37 = fadd i32 %add_4_590_load, i32 %mul_4_5" [gemm_outer.cc:56]   --->   Operation 671 'fadd' 'c_buff_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 672 [3/4] (6.43ns)   --->   "%c_buff_38 = fadd i32 %add_4_691_load, i32 %mul_4_6" [gemm_outer.cc:56]   --->   Operation 672 'fadd' 'c_buff_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [3/4] (6.43ns)   --->   "%c_buff_39 = fadd i32 %add_4_792_load, i32 %mul_4_7" [gemm_outer.cc:56]   --->   Operation 673 'fadd' 'c_buff_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [3/4] (6.43ns)   --->   "%c_buff_40 = fadd i32 %add_593_load, i32 %mul_5" [gemm_outer.cc:56]   --->   Operation 674 'fadd' 'c_buff_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [3/4] (6.43ns)   --->   "%c_buff_41 = fadd i32 %add_5_194_load, i32 %mul_5_1" [gemm_outer.cc:56]   --->   Operation 675 'fadd' 'c_buff_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [3/4] (6.43ns)   --->   "%c_buff_42 = fadd i32 %add_5_295_load, i32 %mul_5_2" [gemm_outer.cc:56]   --->   Operation 676 'fadd' 'c_buff_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [4/4] (6.43ns)   --->   "%c_buff_43 = fadd i32 %add_5_396_load, i32 %mul_5_3" [gemm_outer.cc:56]   --->   Operation 677 'fadd' 'c_buff_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 678 [4/4] (6.43ns)   --->   "%c_buff_44 = fadd i32 %add_5_497_load, i32 %mul_5_4" [gemm_outer.cc:56]   --->   Operation 678 'fadd' 'c_buff_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [4/4] (6.43ns)   --->   "%c_buff_45 = fadd i32 %add_5_598_load, i32 %mul_5_5" [gemm_outer.cc:56]   --->   Operation 679 'fadd' 'c_buff_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [4/4] (6.43ns)   --->   "%c_buff_46 = fadd i32 %add_5_699_load, i32 %mul_5_6" [gemm_outer.cc:56]   --->   Operation 680 'fadd' 'c_buff_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [4/4] (6.43ns)   --->   "%c_buff_47 = fadd i32 %add_5_7100_load, i32 %mul_5_7" [gemm_outer.cc:56]   --->   Operation 681 'fadd' 'c_buff_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [4/4] (6.43ns)   --->   "%c_buff_48 = fadd i32 %add_6101_load, i32 %mul_6" [gemm_outer.cc:56]   --->   Operation 682 'fadd' 'c_buff_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [4/4] (6.43ns)   --->   "%c_buff_49 = fadd i32 %add_6_1102_load, i32 %mul_6_1" [gemm_outer.cc:56]   --->   Operation 683 'fadd' 'c_buff_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [4/4] (6.43ns)   --->   "%c_buff_50 = fadd i32 %add_6_2103_load, i32 %mul_6_2" [gemm_outer.cc:56]   --->   Operation 684 'fadd' 'c_buff_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [4/4] (6.43ns)   --->   "%c_buff_51 = fadd i32 %add_6_3104_load, i32 %mul_6_3" [gemm_outer.cc:56]   --->   Operation 685 'fadd' 'c_buff_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [4/4] (6.43ns)   --->   "%c_buff_52 = fadd i32 %add_6_4105_load, i32 %mul_6_4" [gemm_outer.cc:56]   --->   Operation 686 'fadd' 'c_buff_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 687 [4/4] (6.43ns)   --->   "%c_buff_53 = fadd i32 %add_6_5106_load, i32 %mul_6_5" [gemm_outer.cc:56]   --->   Operation 687 'fadd' 'c_buff_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [4/4] (6.43ns)   --->   "%c_buff_54 = fadd i32 %add_6_6107_load, i32 %mul_6_6" [gemm_outer.cc:56]   --->   Operation 688 'fadd' 'c_buff_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 689 [4/4] (6.43ns)   --->   "%c_buff_55 = fadd i32 %add_6_7108_load, i32 %mul_6_7" [gemm_outer.cc:56]   --->   Operation 689 'fadd' 'c_buff_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [4/4] (6.43ns)   --->   "%c_buff_56 = fadd i32 %add_7109_load, i32 %mul_7" [gemm_outer.cc:56]   --->   Operation 690 'fadd' 'c_buff_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [4/4] (6.43ns)   --->   "%c_buff_57 = fadd i32 %add_7_1110_load, i32 %mul_7_1" [gemm_outer.cc:56]   --->   Operation 691 'fadd' 'c_buff_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [4/4] (6.43ns)   --->   "%c_buff_58 = fadd i32 %add_7_2111_load, i32 %mul_7_2" [gemm_outer.cc:56]   --->   Operation 692 'fadd' 'c_buff_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [4/4] (6.43ns)   --->   "%c_buff_59 = fadd i32 %add_7_3112_load, i32 %mul_7_3" [gemm_outer.cc:56]   --->   Operation 693 'fadd' 'c_buff_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [4/4] (6.43ns)   --->   "%c_buff_60 = fadd i32 %add_7_4113_load, i32 %mul_7_4" [gemm_outer.cc:56]   --->   Operation 694 'fadd' 'c_buff_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [4/4] (6.43ns)   --->   "%c_buff_61 = fadd i32 %add_7_5114_load, i32 %mul_7_5" [gemm_outer.cc:56]   --->   Operation 695 'fadd' 'c_buff_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [4/4] (6.43ns)   --->   "%c_buff_62 = fadd i32 %add_7_6115_load, i32 %mul_7_6" [gemm_outer.cc:56]   --->   Operation 696 'fadd' 'c_buff_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [4/4] (6.43ns)   --->   "%c_buff_63 = fadd i32 %add_7_7116_load, i32 %mul_7_7" [gemm_outer.cc:56]   --->   Operation 697 'fadd' 'c_buff_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 892 [1/1] (0.00ns)   --->   "%p_load192 = load i32 %empty"   --->   Operation 892 'load' 'p_load192' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 893 [1/1] (0.00ns)   --->   "%add_12254_load_1 = load i32 %add_12254"   --->   Operation 893 'load' 'add_12254_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 894 [1/1] (0.00ns)   --->   "%add_22755_load_1 = load i32 %add_22755"   --->   Operation 894 'load' 'add_22755_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 895 [1/1] (0.00ns)   --->   "%add_33256_load_1 = load i32 %add_33256"   --->   Operation 895 'load' 'add_33256_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 896 [1/1] (0.00ns)   --->   "%add_43757_load_1 = load i32 %add_43757"   --->   Operation 896 'load' 'add_43757_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 897 [1/1] (0.00ns)   --->   "%add_54258_load_1 = load i32 %add_54258"   --->   Operation 897 'load' 'add_54258_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 898 [1/1] (0.00ns)   --->   "%add_64759_load_1 = load i32 %add_64759"   --->   Operation 898 'load' 'add_64759_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 899 [1/1] (0.00ns)   --->   "%add_75260_load_1 = load i32 %add_75260"   --->   Operation 899 'load' 'add_75260_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 900 [1/1] (0.00ns)   --->   "%add_161_load_1 = load i32 %add_161"   --->   Operation 900 'load' 'add_161_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 901 [1/1] (0.00ns)   --->   "%add_1_162_load_1 = load i32 %add_1_162"   --->   Operation 901 'load' 'add_1_162_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 902 [1/1] (0.00ns)   --->   "%add_1_263_load_1 = load i32 %add_1_263"   --->   Operation 902 'load' 'add_1_263_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 903 [1/1] (0.00ns)   --->   "%add_1_364_load_1 = load i32 %add_1_364"   --->   Operation 903 'load' 'add_1_364_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 904 [1/1] (0.00ns)   --->   "%add_1_465_load_1 = load i32 %add_1_465"   --->   Operation 904 'load' 'add_1_465_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 905 [1/1] (0.00ns)   --->   "%add_1_566_load_1 = load i32 %add_1_566"   --->   Operation 905 'load' 'add_1_566_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 906 [1/1] (0.00ns)   --->   "%add_1_667_load_1 = load i32 %add_1_667"   --->   Operation 906 'load' 'add_1_667_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 907 [1/1] (0.00ns)   --->   "%add_1_768_load_1 = load i32 %add_1_768"   --->   Operation 907 'load' 'add_1_768_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 908 [1/1] (0.00ns)   --->   "%add_269_load_1 = load i32 %add_269"   --->   Operation 908 'load' 'add_269_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 909 [1/1] (0.00ns)   --->   "%add_2_170_load_1 = load i32 %add_2_170"   --->   Operation 909 'load' 'add_2_170_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 910 [1/1] (0.00ns)   --->   "%add_2_271_load_1 = load i32 %add_2_271"   --->   Operation 910 'load' 'add_2_271_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 911 [1/1] (0.00ns)   --->   "%add_2_372_load_1 = load i32 %add_2_372"   --->   Operation 911 'load' 'add_2_372_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 912 [1/1] (0.00ns)   --->   "%add_2_473_load_1 = load i32 %add_2_473"   --->   Operation 912 'load' 'add_2_473_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 913 [1/1] (0.00ns)   --->   "%add_2_574_load_1 = load i32 %add_2_574"   --->   Operation 913 'load' 'add_2_574_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 914 [1/1] (0.00ns)   --->   "%add_2_675_load_1 = load i32 %add_2_675"   --->   Operation 914 'load' 'add_2_675_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 915 [1/1] (0.00ns)   --->   "%add_2_776_load_1 = load i32 %add_2_776"   --->   Operation 915 'load' 'add_2_776_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 916 [1/1] (0.00ns)   --->   "%add_377_load_1 = load i32 %add_377"   --->   Operation 916 'load' 'add_377_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 917 [1/1] (0.00ns)   --->   "%add_3_178_load_1 = load i32 %add_3_178"   --->   Operation 917 'load' 'add_3_178_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 918 [1/1] (0.00ns)   --->   "%add_3_279_load_1 = load i32 %add_3_279"   --->   Operation 918 'load' 'add_3_279_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 919 [1/1] (0.00ns)   --->   "%add_3_380_load_1 = load i32 %add_3_380"   --->   Operation 919 'load' 'add_3_380_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 920 [1/1] (0.00ns)   --->   "%add_3_481_load_1 = load i32 %add_3_481"   --->   Operation 920 'load' 'add_3_481_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 921 [1/1] (0.00ns)   --->   "%add_3_582_load_1 = load i32 %add_3_582"   --->   Operation 921 'load' 'add_3_582_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 922 [1/1] (0.00ns)   --->   "%add_3_683_load_1 = load i32 %add_3_683"   --->   Operation 922 'load' 'add_3_683_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 923 [1/1] (0.00ns)   --->   "%add_3_784_load_1 = load i32 %add_3_784"   --->   Operation 923 'load' 'add_3_784_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 924 [1/1] (0.00ns)   --->   "%add_485_load_1 = load i32 %add_485"   --->   Operation 924 'load' 'add_485_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 925 [1/1] (0.00ns)   --->   "%add_4_186_load_1 = load i32 %add_4_186"   --->   Operation 925 'load' 'add_4_186_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 926 [1/1] (0.00ns)   --->   "%add_4_287_load_1 = load i32 %add_4_287"   --->   Operation 926 'load' 'add_4_287_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 927 [1/1] (0.00ns)   --->   "%add_4_388_load_1 = load i32 %add_4_388"   --->   Operation 927 'load' 'add_4_388_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 928 [1/1] (0.00ns)   --->   "%add_4_489_load_1 = load i32 %add_4_489"   --->   Operation 928 'load' 'add_4_489_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 929 [1/1] (0.00ns)   --->   "%add_4_590_load_1 = load i32 %add_4_590"   --->   Operation 929 'load' 'add_4_590_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 930 [1/1] (0.00ns)   --->   "%add_4_691_load_1 = load i32 %add_4_691"   --->   Operation 930 'load' 'add_4_691_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 931 [1/1] (0.00ns)   --->   "%add_4_792_load_1 = load i32 %add_4_792"   --->   Operation 931 'load' 'add_4_792_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 932 [1/1] (0.00ns)   --->   "%add_593_load_1 = load i32 %add_593"   --->   Operation 932 'load' 'add_593_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 933 [1/1] (0.00ns)   --->   "%add_5_194_load_1 = load i32 %add_5_194"   --->   Operation 933 'load' 'add_5_194_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 934 [1/1] (0.00ns)   --->   "%add_5_295_load_1 = load i32 %add_5_295"   --->   Operation 934 'load' 'add_5_295_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 935 [1/1] (0.00ns)   --->   "%add_5_396_load_1 = load i32 %add_5_396"   --->   Operation 935 'load' 'add_5_396_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 936 [1/1] (0.00ns)   --->   "%add_5_497_load_1 = load i32 %add_5_497"   --->   Operation 936 'load' 'add_5_497_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 937 [1/1] (0.00ns)   --->   "%add_5_598_load_1 = load i32 %add_5_598"   --->   Operation 937 'load' 'add_5_598_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 938 [1/1] (0.00ns)   --->   "%add_5_699_load_1 = load i32 %add_5_699"   --->   Operation 938 'load' 'add_5_699_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 939 [1/1] (0.00ns)   --->   "%add_5_7100_load_1 = load i32 %add_5_7100"   --->   Operation 939 'load' 'add_5_7100_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 940 [1/1] (0.00ns)   --->   "%add_6101_load_1 = load i32 %add_6101"   --->   Operation 940 'load' 'add_6101_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 941 [1/1] (0.00ns)   --->   "%add_6_1102_load_1 = load i32 %add_6_1102"   --->   Operation 941 'load' 'add_6_1102_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 942 [1/1] (0.00ns)   --->   "%add_6_2103_load_1 = load i32 %add_6_2103"   --->   Operation 942 'load' 'add_6_2103_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 943 [1/1] (0.00ns)   --->   "%add_6_3104_load_1 = load i32 %add_6_3104"   --->   Operation 943 'load' 'add_6_3104_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 944 [1/1] (0.00ns)   --->   "%add_6_4105_load_1 = load i32 %add_6_4105"   --->   Operation 944 'load' 'add_6_4105_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 945 [1/1] (0.00ns)   --->   "%add_6_5106_load_1 = load i32 %add_6_5106"   --->   Operation 945 'load' 'add_6_5106_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 946 [1/1] (0.00ns)   --->   "%add_6_6107_load_1 = load i32 %add_6_6107"   --->   Operation 946 'load' 'add_6_6107_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 947 [1/1] (0.00ns)   --->   "%add_6_7108_load_1 = load i32 %add_6_7108"   --->   Operation 947 'load' 'add_6_7108_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 948 [1/1] (0.00ns)   --->   "%add_7109_load_1 = load i32 %add_7109"   --->   Operation 948 'load' 'add_7109_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 949 [1/1] (0.00ns)   --->   "%add_7_1110_load_1 = load i32 %add_7_1110"   --->   Operation 949 'load' 'add_7_1110_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 950 [1/1] (0.00ns)   --->   "%add_7_2111_load_1 = load i32 %add_7_2111"   --->   Operation 950 'load' 'add_7_2111_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 951 [1/1] (0.00ns)   --->   "%add_7_3112_load_1 = load i32 %add_7_3112"   --->   Operation 951 'load' 'add_7_3112_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 952 [1/1] (0.00ns)   --->   "%add_7_4113_load_1 = load i32 %add_7_4113"   --->   Operation 952 'load' 'add_7_4113_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 953 [1/1] (0.00ns)   --->   "%add_7_5114_load_1 = load i32 %add_7_5114"   --->   Operation 953 'load' 'add_7_5114_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 954 [1/1] (0.00ns)   --->   "%add_7_6115_load_1 = load i32 %add_7_6115"   --->   Operation 954 'load' 'add_7_6115_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 955 [1/1] (0.00ns)   --->   "%add_7_7116_load_1 = load i32 %add_7_7116"   --->   Operation 955 'load' 'add_7_7116_load_1' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 956 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_7116_out, i32 %add_7_7116_load_1"   --->   Operation 956 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 957 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_6115_out, i32 %add_7_6115_load_1"   --->   Operation 957 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 958 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_5114_out, i32 %add_7_5114_load_1"   --->   Operation 958 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 959 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_4113_out, i32 %add_7_4113_load_1"   --->   Operation 959 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 960 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_3112_out, i32 %add_7_3112_load_1"   --->   Operation 960 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 961 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_2111_out, i32 %add_7_2111_load_1"   --->   Operation 961 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 962 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7_1110_out, i32 %add_7_1110_load_1"   --->   Operation 962 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 963 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_7109_out, i32 %add_7109_load_1"   --->   Operation 963 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 964 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_7108_out, i32 %add_6_7108_load_1"   --->   Operation 964 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 965 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_6107_out, i32 %add_6_6107_load_1"   --->   Operation 965 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 966 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_5106_out, i32 %add_6_5106_load_1"   --->   Operation 966 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 967 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_4105_out, i32 %add_6_4105_load_1"   --->   Operation 967 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 968 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_3104_out, i32 %add_6_3104_load_1"   --->   Operation 968 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 969 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_2103_out, i32 %add_6_2103_load_1"   --->   Operation 969 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 970 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6_1102_out, i32 %add_6_1102_load_1"   --->   Operation 970 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 971 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_6101_out, i32 %add_6101_load_1"   --->   Operation 971 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 972 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_7100_out, i32 %add_5_7100_load_1"   --->   Operation 972 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 973 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_699_out, i32 %add_5_699_load_1"   --->   Operation 973 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 974 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_598_out, i32 %add_5_598_load_1"   --->   Operation 974 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 975 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_497_out, i32 %add_5_497_load_1"   --->   Operation 975 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 976 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_396_out, i32 %add_5_396_load_1"   --->   Operation 976 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 977 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_295_out, i32 %add_5_295_load_1"   --->   Operation 977 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 978 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_5_194_out, i32 %add_5_194_load_1"   --->   Operation 978 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 979 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_593_out, i32 %add_593_load_1"   --->   Operation 979 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 980 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_792_out, i32 %add_4_792_load_1"   --->   Operation 980 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 981 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_691_out, i32 %add_4_691_load_1"   --->   Operation 981 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 982 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_590_out, i32 %add_4_590_load_1"   --->   Operation 982 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 983 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_489_out, i32 %add_4_489_load_1"   --->   Operation 983 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 984 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_388_out, i32 %add_4_388_load_1"   --->   Operation 984 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 985 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_287_out, i32 %add_4_287_load_1"   --->   Operation 985 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 986 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_4_186_out, i32 %add_4_186_load_1"   --->   Operation 986 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 987 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_485_out, i32 %add_485_load_1"   --->   Operation 987 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 988 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_784_out, i32 %add_3_784_load_1"   --->   Operation 988 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 989 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_683_out, i32 %add_3_683_load_1"   --->   Operation 989 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 990 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_582_out, i32 %add_3_582_load_1"   --->   Operation 990 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 991 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_481_out, i32 %add_3_481_load_1"   --->   Operation 991 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 992 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_380_out, i32 %add_3_380_load_1"   --->   Operation 992 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 993 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_279_out, i32 %add_3_279_load_1"   --->   Operation 993 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 994 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_3_178_out, i32 %add_3_178_load_1"   --->   Operation 994 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 995 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_377_out, i32 %add_377_load_1"   --->   Operation 995 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 996 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_776_out, i32 %add_2_776_load_1"   --->   Operation 996 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 997 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_675_out, i32 %add_2_675_load_1"   --->   Operation 997 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 998 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_574_out, i32 %add_2_574_load_1"   --->   Operation 998 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 999 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_473_out, i32 %add_2_473_load_1"   --->   Operation 999 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1000 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_372_out, i32 %add_2_372_load_1"   --->   Operation 1000 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1001 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_271_out, i32 %add_2_271_load_1"   --->   Operation 1001 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1002 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_2_170_out, i32 %add_2_170_load_1"   --->   Operation 1002 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1003 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_269_out, i32 %add_269_load_1"   --->   Operation 1003 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1004 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_768_out, i32 %add_1_768_load_1"   --->   Operation 1004 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1005 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_667_out, i32 %add_1_667_load_1"   --->   Operation 1005 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1006 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_566_out, i32 %add_1_566_load_1"   --->   Operation 1006 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1007 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_465_out, i32 %add_1_465_load_1"   --->   Operation 1007 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1008 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_364_out, i32 %add_1_364_load_1"   --->   Operation 1008 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1009 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_263_out, i32 %add_1_263_load_1"   --->   Operation 1009 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1010 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_1_162_out, i32 %add_1_162_load_1"   --->   Operation 1010 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1011 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_161_out, i32 %add_161_load_1"   --->   Operation 1011 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1012 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_75260_out, i32 %add_75260_load_1"   --->   Operation 1012 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1013 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_64759_out, i32 %add_64759_load_1"   --->   Operation 1013 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1014 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_54258_out, i32 %add_54258_load_1"   --->   Operation 1014 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1015 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_43757_out, i32 %add_43757_load_1"   --->   Operation 1015 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1016 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_33256_out, i32 %add_33256_load_1"   --->   Operation 1016 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1017 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_22755_out, i32 %add_22755_load_1"   --->   Operation 1017 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1018 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add_12254_out, i32 %add_12254_load_1"   --->   Operation 1018 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1019 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load192"   --->   Operation 1019 'write' 'write_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_8 : Operation 1020 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1020 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 698 [1/4] (4.89ns)   --->   "%c_buff_s = fadd i32 %p_load, i32 %mul" [gemm_outer.cc:56]   --->   Operation 698 'fadd' 'c_buff_s' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 699 [1/4] (6.43ns)   --->   "%c_buff_1 = fadd i32 %add_12254_load, i32 %mul_s" [gemm_outer.cc:56]   --->   Operation 699 'fadd' 'c_buff_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 700 [1/4] (6.43ns)   --->   "%c_buff_2 = fadd i32 %add_22755_load, i32 %mul_8" [gemm_outer.cc:56]   --->   Operation 700 'fadd' 'c_buff_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 701 [1/4] (6.43ns)   --->   "%c_buff_3 = fadd i32 %add_33256_load, i32 %mul_9" [gemm_outer.cc:56]   --->   Operation 701 'fadd' 'c_buff_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 702 [1/4] (6.43ns)   --->   "%c_buff_4 = fadd i32 %add_43757_load, i32 %mul_10" [gemm_outer.cc:56]   --->   Operation 702 'fadd' 'c_buff_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 703 [1/4] (6.43ns)   --->   "%c_buff_5 = fadd i32 %add_54258_load, i32 %mul_11" [gemm_outer.cc:56]   --->   Operation 703 'fadd' 'c_buff_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 704 [1/4] (6.43ns)   --->   "%c_buff_6 = fadd i32 %add_64759_load, i32 %mul_12" [gemm_outer.cc:56]   --->   Operation 704 'fadd' 'c_buff_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 705 [1/4] (6.43ns)   --->   "%c_buff_7 = fadd i32 %add_75260_load, i32 %mul_13" [gemm_outer.cc:56]   --->   Operation 705 'fadd' 'c_buff_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 706 [1/4] (6.43ns)   --->   "%c_buff_8 = fadd i32 %add_161_load, i32 %mul_1" [gemm_outer.cc:56]   --->   Operation 706 'fadd' 'c_buff_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 707 [1/4] (6.43ns)   --->   "%c_buff_9 = fadd i32 %add_1_162_load, i32 %mul_1_1" [gemm_outer.cc:56]   --->   Operation 707 'fadd' 'c_buff_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 708 [1/4] (6.43ns)   --->   "%c_buff_10 = fadd i32 %add_1_263_load, i32 %mul_1_2" [gemm_outer.cc:56]   --->   Operation 708 'fadd' 'c_buff_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 709 [1/4] (6.43ns)   --->   "%c_buff_11 = fadd i32 %add_1_364_load, i32 %mul_1_3" [gemm_outer.cc:56]   --->   Operation 709 'fadd' 'c_buff_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 710 [1/4] (6.43ns)   --->   "%c_buff_12 = fadd i32 %add_1_465_load, i32 %mul_1_4" [gemm_outer.cc:56]   --->   Operation 710 'fadd' 'c_buff_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 711 [1/4] (6.43ns)   --->   "%c_buff_13 = fadd i32 %add_1_566_load, i32 %mul_1_5" [gemm_outer.cc:56]   --->   Operation 711 'fadd' 'c_buff_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 712 [1/4] (6.43ns)   --->   "%c_buff_14 = fadd i32 %add_1_667_load, i32 %mul_1_6" [gemm_outer.cc:56]   --->   Operation 712 'fadd' 'c_buff_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 713 [1/4] (6.43ns)   --->   "%c_buff_15 = fadd i32 %add_1_768_load, i32 %mul_1_7" [gemm_outer.cc:56]   --->   Operation 713 'fadd' 'c_buff_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 714 [1/4] (6.43ns)   --->   "%c_buff_16 = fadd i32 %add_269_load, i32 %mul_2" [gemm_outer.cc:56]   --->   Operation 714 'fadd' 'c_buff_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 715 [1/4] (6.43ns)   --->   "%c_buff_17 = fadd i32 %add_2_170_load, i32 %mul_2_1" [gemm_outer.cc:56]   --->   Operation 715 'fadd' 'c_buff_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 716 [1/4] (6.43ns)   --->   "%c_buff_18 = fadd i32 %add_2_271_load, i32 %mul_2_2" [gemm_outer.cc:56]   --->   Operation 716 'fadd' 'c_buff_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 717 [1/4] (6.43ns)   --->   "%c_buff_19 = fadd i32 %add_2_372_load, i32 %mul_2_3" [gemm_outer.cc:56]   --->   Operation 717 'fadd' 'c_buff_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 718 [1/4] (6.43ns)   --->   "%c_buff_20 = fadd i32 %add_2_473_load, i32 %mul_2_4" [gemm_outer.cc:56]   --->   Operation 718 'fadd' 'c_buff_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/4] (6.43ns)   --->   "%c_buff_21 = fadd i32 %add_2_574_load, i32 %mul_2_5" [gemm_outer.cc:56]   --->   Operation 719 'fadd' 'c_buff_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 720 [2/4] (6.43ns)   --->   "%c_buff_22 = fadd i32 %add_2_675_load, i32 %mul_2_6" [gemm_outer.cc:56]   --->   Operation 720 'fadd' 'c_buff_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 721 [2/4] (6.43ns)   --->   "%c_buff_23 = fadd i32 %add_2_776_load, i32 %mul_2_7" [gemm_outer.cc:56]   --->   Operation 721 'fadd' 'c_buff_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [2/4] (6.43ns)   --->   "%c_buff_24 = fadd i32 %add_377_load, i32 %mul_3" [gemm_outer.cc:56]   --->   Operation 722 'fadd' 'c_buff_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 723 [2/4] (6.43ns)   --->   "%c_buff_25 = fadd i32 %add_3_178_load, i32 %mul_3_1" [gemm_outer.cc:56]   --->   Operation 723 'fadd' 'c_buff_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 724 [2/4] (6.43ns)   --->   "%c_buff_26 = fadd i32 %add_3_279_load, i32 %mul_3_2" [gemm_outer.cc:56]   --->   Operation 724 'fadd' 'c_buff_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [2/4] (6.43ns)   --->   "%c_buff_27 = fadd i32 %add_3_380_load, i32 %mul_3_3" [gemm_outer.cc:56]   --->   Operation 725 'fadd' 'c_buff_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 726 [2/4] (6.43ns)   --->   "%c_buff_28 = fadd i32 %add_3_481_load, i32 %mul_3_4" [gemm_outer.cc:56]   --->   Operation 726 'fadd' 'c_buff_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [2/4] (6.43ns)   --->   "%c_buff_29 = fadd i32 %add_3_582_load, i32 %mul_3_5" [gemm_outer.cc:56]   --->   Operation 727 'fadd' 'c_buff_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [2/4] (6.43ns)   --->   "%c_buff_30 = fadd i32 %add_3_683_load, i32 %mul_3_6" [gemm_outer.cc:56]   --->   Operation 728 'fadd' 'c_buff_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 729 [2/4] (6.43ns)   --->   "%c_buff_31 = fadd i32 %add_3_784_load, i32 %mul_3_7" [gemm_outer.cc:56]   --->   Operation 729 'fadd' 'c_buff_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [2/4] (6.43ns)   --->   "%c_buff_32 = fadd i32 %add_485_load, i32 %mul_4" [gemm_outer.cc:56]   --->   Operation 730 'fadd' 'c_buff_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [2/4] (6.43ns)   --->   "%c_buff_33 = fadd i32 %add_4_186_load, i32 %mul_4_1" [gemm_outer.cc:56]   --->   Operation 731 'fadd' 'c_buff_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 732 [2/4] (6.43ns)   --->   "%c_buff_34 = fadd i32 %add_4_287_load, i32 %mul_4_2" [gemm_outer.cc:56]   --->   Operation 732 'fadd' 'c_buff_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [2/4] (6.43ns)   --->   "%c_buff_35 = fadd i32 %add_4_388_load, i32 %mul_4_3" [gemm_outer.cc:56]   --->   Operation 733 'fadd' 'c_buff_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [2/4] (6.43ns)   --->   "%c_buff_36 = fadd i32 %add_4_489_load, i32 %mul_4_4" [gemm_outer.cc:56]   --->   Operation 734 'fadd' 'c_buff_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [2/4] (6.43ns)   --->   "%c_buff_37 = fadd i32 %add_4_590_load, i32 %mul_4_5" [gemm_outer.cc:56]   --->   Operation 735 'fadd' 'c_buff_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [2/4] (6.43ns)   --->   "%c_buff_38 = fadd i32 %add_4_691_load, i32 %mul_4_6" [gemm_outer.cc:56]   --->   Operation 736 'fadd' 'c_buff_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [2/4] (6.43ns)   --->   "%c_buff_39 = fadd i32 %add_4_792_load, i32 %mul_4_7" [gemm_outer.cc:56]   --->   Operation 737 'fadd' 'c_buff_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [2/4] (6.43ns)   --->   "%c_buff_40 = fadd i32 %add_593_load, i32 %mul_5" [gemm_outer.cc:56]   --->   Operation 738 'fadd' 'c_buff_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [2/4] (6.43ns)   --->   "%c_buff_41 = fadd i32 %add_5_194_load, i32 %mul_5_1" [gemm_outer.cc:56]   --->   Operation 739 'fadd' 'c_buff_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [2/4] (6.43ns)   --->   "%c_buff_42 = fadd i32 %add_5_295_load, i32 %mul_5_2" [gemm_outer.cc:56]   --->   Operation 740 'fadd' 'c_buff_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [3/4] (6.43ns)   --->   "%c_buff_43 = fadd i32 %add_5_396_load, i32 %mul_5_3" [gemm_outer.cc:56]   --->   Operation 741 'fadd' 'c_buff_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 742 [3/4] (6.43ns)   --->   "%c_buff_44 = fadd i32 %add_5_497_load, i32 %mul_5_4" [gemm_outer.cc:56]   --->   Operation 742 'fadd' 'c_buff_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [3/4] (6.43ns)   --->   "%c_buff_45 = fadd i32 %add_5_598_load, i32 %mul_5_5" [gemm_outer.cc:56]   --->   Operation 743 'fadd' 'c_buff_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 744 [3/4] (6.43ns)   --->   "%c_buff_46 = fadd i32 %add_5_699_load, i32 %mul_5_6" [gemm_outer.cc:56]   --->   Operation 744 'fadd' 'c_buff_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 745 [3/4] (6.43ns)   --->   "%c_buff_47 = fadd i32 %add_5_7100_load, i32 %mul_5_7" [gemm_outer.cc:56]   --->   Operation 745 'fadd' 'c_buff_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 746 [3/4] (6.43ns)   --->   "%c_buff_48 = fadd i32 %add_6101_load, i32 %mul_6" [gemm_outer.cc:56]   --->   Operation 746 'fadd' 'c_buff_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [3/4] (6.43ns)   --->   "%c_buff_49 = fadd i32 %add_6_1102_load, i32 %mul_6_1" [gemm_outer.cc:56]   --->   Operation 747 'fadd' 'c_buff_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 748 [3/4] (6.43ns)   --->   "%c_buff_50 = fadd i32 %add_6_2103_load, i32 %mul_6_2" [gemm_outer.cc:56]   --->   Operation 748 'fadd' 'c_buff_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 749 [3/4] (6.43ns)   --->   "%c_buff_51 = fadd i32 %add_6_3104_load, i32 %mul_6_3" [gemm_outer.cc:56]   --->   Operation 749 'fadd' 'c_buff_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 750 [3/4] (6.43ns)   --->   "%c_buff_52 = fadd i32 %add_6_4105_load, i32 %mul_6_4" [gemm_outer.cc:56]   --->   Operation 750 'fadd' 'c_buff_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 751 [3/4] (6.43ns)   --->   "%c_buff_53 = fadd i32 %add_6_5106_load, i32 %mul_6_5" [gemm_outer.cc:56]   --->   Operation 751 'fadd' 'c_buff_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 752 [3/4] (6.43ns)   --->   "%c_buff_54 = fadd i32 %add_6_6107_load, i32 %mul_6_6" [gemm_outer.cc:56]   --->   Operation 752 'fadd' 'c_buff_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [3/4] (6.43ns)   --->   "%c_buff_55 = fadd i32 %add_6_7108_load, i32 %mul_6_7" [gemm_outer.cc:56]   --->   Operation 753 'fadd' 'c_buff_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 754 [3/4] (6.43ns)   --->   "%c_buff_56 = fadd i32 %add_7109_load, i32 %mul_7" [gemm_outer.cc:56]   --->   Operation 754 'fadd' 'c_buff_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [3/4] (6.43ns)   --->   "%c_buff_57 = fadd i32 %add_7_1110_load, i32 %mul_7_1" [gemm_outer.cc:56]   --->   Operation 755 'fadd' 'c_buff_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [3/4] (6.43ns)   --->   "%c_buff_58 = fadd i32 %add_7_2111_load, i32 %mul_7_2" [gemm_outer.cc:56]   --->   Operation 756 'fadd' 'c_buff_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 757 [3/4] (6.43ns)   --->   "%c_buff_59 = fadd i32 %add_7_3112_load, i32 %mul_7_3" [gemm_outer.cc:56]   --->   Operation 757 'fadd' 'c_buff_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 758 [3/4] (6.43ns)   --->   "%c_buff_60 = fadd i32 %add_7_4113_load, i32 %mul_7_4" [gemm_outer.cc:56]   --->   Operation 758 'fadd' 'c_buff_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [3/4] (6.43ns)   --->   "%c_buff_61 = fadd i32 %add_7_5114_load, i32 %mul_7_5" [gemm_outer.cc:56]   --->   Operation 759 'fadd' 'c_buff_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 760 [3/4] (6.43ns)   --->   "%c_buff_62 = fadd i32 %add_7_6115_load, i32 %mul_7_6" [gemm_outer.cc:56]   --->   Operation 760 'fadd' 'c_buff_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 761 [3/4] (6.43ns)   --->   "%c_buff_63 = fadd i32 %add_7_7116_load, i32 %mul_7_7" [gemm_outer.cc:56]   --->   Operation 761 'fadd' 'c_buff_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_21, i32 %add_2_574" [gemm_outer.cc:51]   --->   Operation 762 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 763 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_20, i32 %add_2_473" [gemm_outer.cc:51]   --->   Operation 763 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 764 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_19, i32 %add_2_372" [gemm_outer.cc:51]   --->   Operation 764 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 765 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_18, i32 %add_2_271" [gemm_outer.cc:51]   --->   Operation 765 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 766 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_17, i32 %add_2_170" [gemm_outer.cc:51]   --->   Operation 766 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 767 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_16, i32 %add_269" [gemm_outer.cc:51]   --->   Operation 767 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 768 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_15, i32 %add_1_768" [gemm_outer.cc:51]   --->   Operation 768 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 769 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_14, i32 %add_1_667" [gemm_outer.cc:51]   --->   Operation 769 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 770 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_13, i32 %add_1_566" [gemm_outer.cc:51]   --->   Operation 770 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 771 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_12, i32 %add_1_465" [gemm_outer.cc:51]   --->   Operation 771 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 772 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_11, i32 %add_1_364" [gemm_outer.cc:51]   --->   Operation 772 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 773 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_10, i32 %add_1_263" [gemm_outer.cc:51]   --->   Operation 773 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 774 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_9, i32 %add_1_162" [gemm_outer.cc:51]   --->   Operation 774 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 775 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_8, i32 %add_161" [gemm_outer.cc:51]   --->   Operation 775 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 776 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_7, i32 %add_75260" [gemm_outer.cc:51]   --->   Operation 776 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 777 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_6, i32 %add_64759" [gemm_outer.cc:51]   --->   Operation 777 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 778 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_5, i32 %add_54258" [gemm_outer.cc:51]   --->   Operation 778 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 779 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_4, i32 %add_43757" [gemm_outer.cc:51]   --->   Operation 779 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 780 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_3, i32 %add_33256" [gemm_outer.cc:51]   --->   Operation 780 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 781 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_2, i32 %add_22755" [gemm_outer.cc:51]   --->   Operation 781 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 782 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_1, i32 %add_12254" [gemm_outer.cc:51]   --->   Operation 782 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 783 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_s, i32 %empty" [gemm_outer.cc:51]   --->   Operation 783 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 784 [1/4] (6.43ns)   --->   "%c_buff_22 = fadd i32 %add_2_675_load, i32 %mul_2_6" [gemm_outer.cc:56]   --->   Operation 784 'fadd' 'c_buff_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 785 [1/4] (6.43ns)   --->   "%c_buff_23 = fadd i32 %add_2_776_load, i32 %mul_2_7" [gemm_outer.cc:56]   --->   Operation 785 'fadd' 'c_buff_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 786 [1/4] (6.43ns)   --->   "%c_buff_24 = fadd i32 %add_377_load, i32 %mul_3" [gemm_outer.cc:56]   --->   Operation 786 'fadd' 'c_buff_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 787 [1/4] (6.43ns)   --->   "%c_buff_25 = fadd i32 %add_3_178_load, i32 %mul_3_1" [gemm_outer.cc:56]   --->   Operation 787 'fadd' 'c_buff_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 788 [1/4] (6.43ns)   --->   "%c_buff_26 = fadd i32 %add_3_279_load, i32 %mul_3_2" [gemm_outer.cc:56]   --->   Operation 788 'fadd' 'c_buff_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 789 [1/4] (6.43ns)   --->   "%c_buff_27 = fadd i32 %add_3_380_load, i32 %mul_3_3" [gemm_outer.cc:56]   --->   Operation 789 'fadd' 'c_buff_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 790 [1/4] (6.43ns)   --->   "%c_buff_28 = fadd i32 %add_3_481_load, i32 %mul_3_4" [gemm_outer.cc:56]   --->   Operation 790 'fadd' 'c_buff_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/4] (6.43ns)   --->   "%c_buff_29 = fadd i32 %add_3_582_load, i32 %mul_3_5" [gemm_outer.cc:56]   --->   Operation 791 'fadd' 'c_buff_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 792 [1/4] (6.43ns)   --->   "%c_buff_30 = fadd i32 %add_3_683_load, i32 %mul_3_6" [gemm_outer.cc:56]   --->   Operation 792 'fadd' 'c_buff_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 793 [1/4] (6.43ns)   --->   "%c_buff_31 = fadd i32 %add_3_784_load, i32 %mul_3_7" [gemm_outer.cc:56]   --->   Operation 793 'fadd' 'c_buff_31' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 794 [1/4] (6.43ns)   --->   "%c_buff_32 = fadd i32 %add_485_load, i32 %mul_4" [gemm_outer.cc:56]   --->   Operation 794 'fadd' 'c_buff_32' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/4] (6.43ns)   --->   "%c_buff_33 = fadd i32 %add_4_186_load, i32 %mul_4_1" [gemm_outer.cc:56]   --->   Operation 795 'fadd' 'c_buff_33' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 796 [1/4] (6.43ns)   --->   "%c_buff_34 = fadd i32 %add_4_287_load, i32 %mul_4_2" [gemm_outer.cc:56]   --->   Operation 796 'fadd' 'c_buff_34' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 797 [1/4] (6.43ns)   --->   "%c_buff_35 = fadd i32 %add_4_388_load, i32 %mul_4_3" [gemm_outer.cc:56]   --->   Operation 797 'fadd' 'c_buff_35' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 798 [1/4] (6.43ns)   --->   "%c_buff_36 = fadd i32 %add_4_489_load, i32 %mul_4_4" [gemm_outer.cc:56]   --->   Operation 798 'fadd' 'c_buff_36' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 799 [1/4] (6.43ns)   --->   "%c_buff_37 = fadd i32 %add_4_590_load, i32 %mul_4_5" [gemm_outer.cc:56]   --->   Operation 799 'fadd' 'c_buff_37' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 800 [1/4] (6.43ns)   --->   "%c_buff_38 = fadd i32 %add_4_691_load, i32 %mul_4_6" [gemm_outer.cc:56]   --->   Operation 800 'fadd' 'c_buff_38' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 801 [1/4] (6.43ns)   --->   "%c_buff_39 = fadd i32 %add_4_792_load, i32 %mul_4_7" [gemm_outer.cc:56]   --->   Operation 801 'fadd' 'c_buff_39' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 802 [1/4] (6.43ns)   --->   "%c_buff_40 = fadd i32 %add_593_load, i32 %mul_5" [gemm_outer.cc:56]   --->   Operation 802 'fadd' 'c_buff_40' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 803 [1/4] (6.43ns)   --->   "%c_buff_41 = fadd i32 %add_5_194_load, i32 %mul_5_1" [gemm_outer.cc:56]   --->   Operation 803 'fadd' 'c_buff_41' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 804 [1/4] (6.43ns)   --->   "%c_buff_42 = fadd i32 %add_5_295_load, i32 %mul_5_2" [gemm_outer.cc:56]   --->   Operation 804 'fadd' 'c_buff_42' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 805 [2/4] (6.43ns)   --->   "%c_buff_43 = fadd i32 %add_5_396_load, i32 %mul_5_3" [gemm_outer.cc:56]   --->   Operation 805 'fadd' 'c_buff_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 806 [2/4] (6.43ns)   --->   "%c_buff_44 = fadd i32 %add_5_497_load, i32 %mul_5_4" [gemm_outer.cc:56]   --->   Operation 806 'fadd' 'c_buff_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 807 [2/4] (6.43ns)   --->   "%c_buff_45 = fadd i32 %add_5_598_load, i32 %mul_5_5" [gemm_outer.cc:56]   --->   Operation 807 'fadd' 'c_buff_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 808 [2/4] (6.43ns)   --->   "%c_buff_46 = fadd i32 %add_5_699_load, i32 %mul_5_6" [gemm_outer.cc:56]   --->   Operation 808 'fadd' 'c_buff_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 809 [2/4] (6.43ns)   --->   "%c_buff_47 = fadd i32 %add_5_7100_load, i32 %mul_5_7" [gemm_outer.cc:56]   --->   Operation 809 'fadd' 'c_buff_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 810 [2/4] (6.43ns)   --->   "%c_buff_48 = fadd i32 %add_6101_load, i32 %mul_6" [gemm_outer.cc:56]   --->   Operation 810 'fadd' 'c_buff_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 811 [2/4] (6.43ns)   --->   "%c_buff_49 = fadd i32 %add_6_1102_load, i32 %mul_6_1" [gemm_outer.cc:56]   --->   Operation 811 'fadd' 'c_buff_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 812 [2/4] (6.43ns)   --->   "%c_buff_50 = fadd i32 %add_6_2103_load, i32 %mul_6_2" [gemm_outer.cc:56]   --->   Operation 812 'fadd' 'c_buff_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 813 [2/4] (6.43ns)   --->   "%c_buff_51 = fadd i32 %add_6_3104_load, i32 %mul_6_3" [gemm_outer.cc:56]   --->   Operation 813 'fadd' 'c_buff_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 814 [2/4] (6.43ns)   --->   "%c_buff_52 = fadd i32 %add_6_4105_load, i32 %mul_6_4" [gemm_outer.cc:56]   --->   Operation 814 'fadd' 'c_buff_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 815 [2/4] (6.43ns)   --->   "%c_buff_53 = fadd i32 %add_6_5106_load, i32 %mul_6_5" [gemm_outer.cc:56]   --->   Operation 815 'fadd' 'c_buff_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 816 [2/4] (6.43ns)   --->   "%c_buff_54 = fadd i32 %add_6_6107_load, i32 %mul_6_6" [gemm_outer.cc:56]   --->   Operation 816 'fadd' 'c_buff_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 817 [2/4] (6.43ns)   --->   "%c_buff_55 = fadd i32 %add_6_7108_load, i32 %mul_6_7" [gemm_outer.cc:56]   --->   Operation 817 'fadd' 'c_buff_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 818 [2/4] (6.43ns)   --->   "%c_buff_56 = fadd i32 %add_7109_load, i32 %mul_7" [gemm_outer.cc:56]   --->   Operation 818 'fadd' 'c_buff_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 819 [2/4] (6.43ns)   --->   "%c_buff_57 = fadd i32 %add_7_1110_load, i32 %mul_7_1" [gemm_outer.cc:56]   --->   Operation 819 'fadd' 'c_buff_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 820 [2/4] (6.43ns)   --->   "%c_buff_58 = fadd i32 %add_7_2111_load, i32 %mul_7_2" [gemm_outer.cc:56]   --->   Operation 820 'fadd' 'c_buff_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 821 [2/4] (6.43ns)   --->   "%c_buff_59 = fadd i32 %add_7_3112_load, i32 %mul_7_3" [gemm_outer.cc:56]   --->   Operation 821 'fadd' 'c_buff_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 822 [2/4] (6.43ns)   --->   "%c_buff_60 = fadd i32 %add_7_4113_load, i32 %mul_7_4" [gemm_outer.cc:56]   --->   Operation 822 'fadd' 'c_buff_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 823 [2/4] (6.43ns)   --->   "%c_buff_61 = fadd i32 %add_7_5114_load, i32 %mul_7_5" [gemm_outer.cc:56]   --->   Operation 823 'fadd' 'c_buff_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 824 [2/4] (6.43ns)   --->   "%c_buff_62 = fadd i32 %add_7_6115_load, i32 %mul_7_6" [gemm_outer.cc:56]   --->   Operation 824 'fadd' 'c_buff_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 825 [2/4] (6.43ns)   --->   "%c_buff_63 = fadd i32 %add_7_7116_load, i32 %mul_7_7" [gemm_outer.cc:56]   --->   Operation 825 'fadd' 'c_buff_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_42, i32 %add_5_295" [gemm_outer.cc:51]   --->   Operation 826 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 827 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_41, i32 %add_5_194" [gemm_outer.cc:51]   --->   Operation 827 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 828 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_40, i32 %add_593" [gemm_outer.cc:51]   --->   Operation 828 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 829 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_39, i32 %add_4_792" [gemm_outer.cc:51]   --->   Operation 829 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 830 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_38, i32 %add_4_691" [gemm_outer.cc:51]   --->   Operation 830 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 831 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_37, i32 %add_4_590" [gemm_outer.cc:51]   --->   Operation 831 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 832 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_36, i32 %add_4_489" [gemm_outer.cc:51]   --->   Operation 832 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 833 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_35, i32 %add_4_388" [gemm_outer.cc:51]   --->   Operation 833 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 834 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_34, i32 %add_4_287" [gemm_outer.cc:51]   --->   Operation 834 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 835 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_33, i32 %add_4_186" [gemm_outer.cc:51]   --->   Operation 835 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 836 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_32, i32 %add_485" [gemm_outer.cc:51]   --->   Operation 836 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 837 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_31, i32 %add_3_784" [gemm_outer.cc:51]   --->   Operation 837 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 838 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_30, i32 %add_3_683" [gemm_outer.cc:51]   --->   Operation 838 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 839 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_29, i32 %add_3_582" [gemm_outer.cc:51]   --->   Operation 839 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 840 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_28, i32 %add_3_481" [gemm_outer.cc:51]   --->   Operation 840 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 841 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_27, i32 %add_3_380" [gemm_outer.cc:51]   --->   Operation 841 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 842 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_26, i32 %add_3_279" [gemm_outer.cc:51]   --->   Operation 842 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 843 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_25, i32 %add_3_178" [gemm_outer.cc:51]   --->   Operation 843 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 844 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_24, i32 %add_377" [gemm_outer.cc:51]   --->   Operation 844 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 845 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_23, i32 %add_2_776" [gemm_outer.cc:51]   --->   Operation 845 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 846 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_22, i32 %add_2_675" [gemm_outer.cc:51]   --->   Operation 846 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 847 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0" [gemm_outer.cc:52]   --->   Operation 847 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 848 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm_outer.cc:51]   --->   Operation 848 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 849 [1/4] (6.43ns)   --->   "%c_buff_43 = fadd i32 %add_5_396_load, i32 %mul_5_3" [gemm_outer.cc:56]   --->   Operation 849 'fadd' 'c_buff_43' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 850 [1/4] (6.43ns)   --->   "%c_buff_44 = fadd i32 %add_5_497_load, i32 %mul_5_4" [gemm_outer.cc:56]   --->   Operation 850 'fadd' 'c_buff_44' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 851 [1/4] (6.43ns)   --->   "%c_buff_45 = fadd i32 %add_5_598_load, i32 %mul_5_5" [gemm_outer.cc:56]   --->   Operation 851 'fadd' 'c_buff_45' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 852 [1/4] (6.43ns)   --->   "%c_buff_46 = fadd i32 %add_5_699_load, i32 %mul_5_6" [gemm_outer.cc:56]   --->   Operation 852 'fadd' 'c_buff_46' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 853 [1/4] (6.43ns)   --->   "%c_buff_47 = fadd i32 %add_5_7100_load, i32 %mul_5_7" [gemm_outer.cc:56]   --->   Operation 853 'fadd' 'c_buff_47' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 854 [1/4] (6.43ns)   --->   "%c_buff_48 = fadd i32 %add_6101_load, i32 %mul_6" [gemm_outer.cc:56]   --->   Operation 854 'fadd' 'c_buff_48' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 855 [1/4] (6.43ns)   --->   "%c_buff_49 = fadd i32 %add_6_1102_load, i32 %mul_6_1" [gemm_outer.cc:56]   --->   Operation 855 'fadd' 'c_buff_49' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 856 [1/4] (6.43ns)   --->   "%c_buff_50 = fadd i32 %add_6_2103_load, i32 %mul_6_2" [gemm_outer.cc:56]   --->   Operation 856 'fadd' 'c_buff_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 857 [1/4] (6.43ns)   --->   "%c_buff_51 = fadd i32 %add_6_3104_load, i32 %mul_6_3" [gemm_outer.cc:56]   --->   Operation 857 'fadd' 'c_buff_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 858 [1/4] (6.43ns)   --->   "%c_buff_52 = fadd i32 %add_6_4105_load, i32 %mul_6_4" [gemm_outer.cc:56]   --->   Operation 858 'fadd' 'c_buff_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 859 [1/4] (6.43ns)   --->   "%c_buff_53 = fadd i32 %add_6_5106_load, i32 %mul_6_5" [gemm_outer.cc:56]   --->   Operation 859 'fadd' 'c_buff_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 860 [1/4] (6.43ns)   --->   "%c_buff_54 = fadd i32 %add_6_6107_load, i32 %mul_6_6" [gemm_outer.cc:56]   --->   Operation 860 'fadd' 'c_buff_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 861 [1/4] (6.43ns)   --->   "%c_buff_55 = fadd i32 %add_6_7108_load, i32 %mul_6_7" [gemm_outer.cc:56]   --->   Operation 861 'fadd' 'c_buff_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 862 [1/4] (6.43ns)   --->   "%c_buff_56 = fadd i32 %add_7109_load, i32 %mul_7" [gemm_outer.cc:56]   --->   Operation 862 'fadd' 'c_buff_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 863 [1/4] (6.43ns)   --->   "%c_buff_57 = fadd i32 %add_7_1110_load, i32 %mul_7_1" [gemm_outer.cc:56]   --->   Operation 863 'fadd' 'c_buff_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 864 [1/4] (6.43ns)   --->   "%c_buff_58 = fadd i32 %add_7_2111_load, i32 %mul_7_2" [gemm_outer.cc:56]   --->   Operation 864 'fadd' 'c_buff_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 865 [1/4] (6.43ns)   --->   "%c_buff_59 = fadd i32 %add_7_3112_load, i32 %mul_7_3" [gemm_outer.cc:56]   --->   Operation 865 'fadd' 'c_buff_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 866 [1/4] (6.43ns)   --->   "%c_buff_60 = fadd i32 %add_7_4113_load, i32 %mul_7_4" [gemm_outer.cc:56]   --->   Operation 866 'fadd' 'c_buff_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 867 [1/4] (6.43ns)   --->   "%c_buff_61 = fadd i32 %add_7_5114_load, i32 %mul_7_5" [gemm_outer.cc:56]   --->   Operation 867 'fadd' 'c_buff_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 868 [1/4] (6.43ns)   --->   "%c_buff_62 = fadd i32 %add_7_6115_load, i32 %mul_7_6" [gemm_outer.cc:56]   --->   Operation 868 'fadd' 'c_buff_62' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 869 [1/4] (6.43ns)   --->   "%c_buff_63 = fadd i32 %add_7_7116_load, i32 %mul_7_7" [gemm_outer.cc:56]   --->   Operation 869 'fadd' 'c_buff_63' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 870 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_63, i32 %add_7_7116" [gemm_outer.cc:51]   --->   Operation 870 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 871 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_62, i32 %add_7_6115" [gemm_outer.cc:51]   --->   Operation 871 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 872 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_61, i32 %add_7_5114" [gemm_outer.cc:51]   --->   Operation 872 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 873 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_60, i32 %add_7_4113" [gemm_outer.cc:51]   --->   Operation 873 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 874 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_59, i32 %add_7_3112" [gemm_outer.cc:51]   --->   Operation 874 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 875 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_58, i32 %add_7_2111" [gemm_outer.cc:51]   --->   Operation 875 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 876 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_57, i32 %add_7_1110" [gemm_outer.cc:51]   --->   Operation 876 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 877 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_56, i32 %add_7109" [gemm_outer.cc:51]   --->   Operation 877 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 878 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_55, i32 %add_6_7108" [gemm_outer.cc:51]   --->   Operation 878 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 879 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_54, i32 %add_6_6107" [gemm_outer.cc:51]   --->   Operation 879 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 880 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_53, i32 %add_6_5106" [gemm_outer.cc:51]   --->   Operation 880 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 881 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_52, i32 %add_6_4105" [gemm_outer.cc:51]   --->   Operation 881 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 882 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_51, i32 %add_6_3104" [gemm_outer.cc:51]   --->   Operation 882 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 883 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_50, i32 %add_6_2103" [gemm_outer.cc:51]   --->   Operation 883 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 884 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_49, i32 %add_6_1102" [gemm_outer.cc:51]   --->   Operation 884 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 885 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_48, i32 %add_6101" [gemm_outer.cc:51]   --->   Operation 885 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 886 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_47, i32 %add_5_7100" [gemm_outer.cc:51]   --->   Operation 886 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 887 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_46, i32 %add_5_699" [gemm_outer.cc:51]   --->   Operation 887 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 888 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_45, i32 %add_5_598" [gemm_outer.cc:51]   --->   Operation 888 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 889 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_44, i32 %add_5_497" [gemm_outer.cc:51]   --->   Operation 889 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 890 [1/1] (0.42ns)   --->   "%store_ln51 = store i32 %c_buff_43, i32 %add_5_396" [gemm_outer.cc:51]   --->   Operation 890 'store' 'store_ln51' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 891 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc40.7" [gemm_outer.cc:51]   --->   Operation 891 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('n') [265]  (0 ns)
	'load' operation ('n', gemm_outer.cc:56) on local variable 'n' [461]  (0 ns)
	'add' operation ('add_ln51', gemm_outer.cc:51) [464]  (0.797 ns)
	'store' operation ('store_ln51', gemm_outer.cc:51) of variable 'add_ln51', gemm_outer.cc:51 on local variable 'n' [687]  (0.427 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('b_buff_load', gemm_outer.cc:56) on array 'b_buff' [537]  (0.677 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', gemm_outer.cc:56) [538]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', gemm_outer.cc:56) [538]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', gemm_outer.cc:56) [538]  (7.02 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_2_6', gemm_outer.cc:56) [598]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_5_4', gemm_outer.cc:56) [645]  (7.02 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('c_buff_1', gemm_outer.cc:56) [543]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('c_buff_21', gemm_outer.cc:56) [597]  (6.44 ns)
	'store' operation ('store_ln51', gemm_outer.cc:51) of variable 'c_buff_21', gemm_outer.cc:56 on local variable 'add_2_574' [730]  (0.427 ns)

 <State 10>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('c_buff_42', gemm_outer.cc:56) [642]  (6.44 ns)
	'store' operation ('store_ln51', gemm_outer.cc:51) of variable 'c_buff_42', gemm_outer.cc:56 on local variable 'add_5_295' [709]  (0.427 ns)

 <State 11>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('c_buff_63', gemm_outer.cc:56) [686]  (6.44 ns)
	'store' operation ('store_ln51', gemm_outer.cc:51) of variable 'c_buff_63', gemm_outer.cc:56 on local variable 'add_7_7116' [688]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
