{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715257570286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715257570287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 09:26:10 2024 " "Processing started: Thu May 09 09:26:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715257570287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715257570287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAD_v1 -c SAD_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715257570287 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715257570614 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"pronto\";  expecting \"begin\", or a declaration statement SAD_v1.vhd(43) " "VHDL syntax error at SAD_v1.vhd(43) near text \"pronto\";  expecting \"begin\", or a declaration statement" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 43 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "§ SAD_v1.vhd(44) " "VHDL syntax error at SAD_v1.vhd(44) near text §" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ SAD_v1.vhd(45) " "VHDL syntax error at SAD_v1.vhd(45) near text \{" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570947 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ SAD_v1.vhd(47) " "VHDL syntax error at SAD_v1.vhd(47) near text €" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "“ SAD_v1.vhd(47) " "VHDL syntax error at SAD_v1.vhd(47) near text “" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} SAD_v1.vhd(48) " "VHDL syntax error at SAD_v1.vhd(48) near text \}" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570948 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement SAD_v1.vhd(80) " "VHDL syntax error at SAD_v1.vhd(80) near text \"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "SAD_v1.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/SAD_v1.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad_v1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sad_v1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_13bits-comportamento " "Found design unit 1: somador_13bits-comportamento" {  } { { "somador_8bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_8bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715257570952 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador13bits " "Found entity 1: somador13bits" {  } { { "somador_8bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_8bits.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715257570952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-comportamento " "Found design unit 1: somador1bit-comportamento" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715257570954 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "somador1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715257570954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" somador_13bits.vhd(8) " "VHDL syntax error at somador_13bits.vhd(8) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570956 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" somador_13bits.vhd(13) " "VHDL syntax error at somador_13bits.vhd(13) near text \"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570956 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" somador_13bits.vhd(16) " "VHDL syntax error at somador_13bits.vhd(16) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \";\" somador_13bits.vhd(30) " "VHDL syntax error at somador_13bits.vhd(30) near text \"END\";  expecting \";\"" {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570957 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" " somador_13bits.vhd(30) " "VHDL Syntax error at somador_13bits.vhd(30): experienced unexpected end-of-file " {  } { { "somador_13bits.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/somador_13bits.vhd" 30 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Quartus II" 0 -1 1715257570957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_13bits.vhd 0 0 " "Found 0 design units, including 0 entities, in source file somador_13bits.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570957 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" subtrator1bit.vhd(9) " "VHDL syntax error at subtrator1bit.vhd(9) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" subtrator1bit.vhd(15) " "VHDL syntax error at subtrator1bit.vhd(15) near text \"COMPONENT\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" subtrator1bit.vhd(18) " "VHDL syntax error at subtrator1bit.vhd(18) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "subtrator1bit subtrator1bit.vhd(20) " "VHDL syntax error at subtrator1bit.vhd(20): name used in construct must match previously specified name \"subtrator1bit\"" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 20 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "subtrator1bit subtrator1bit.vhd(5) " "Ignored construct subtrator1bit at subtrator1bit.vhd(5) due to previous errors" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 5 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" subtrator1bit.vhd(21) " "VHDL syntax error at subtrator1bit.vhd(21) near text \"BEGIN\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "subtrator1bit.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/subtrator1bit.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator1bit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file subtrator1bit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570961 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"abs\";  expecting an identifier abs.vhd(4) " "VHDL syntax error at abs.vhd(4) near text \"abs\";  expecting an identifier" {  } { { "abs.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abs.vhd" 4 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570963 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  abs.vhd(6) " "VHDL syntax error at abs.vhd(6) near text \")\"; mismatched closing parenthesis " {  } { { "abs.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abs.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570963 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"abs\";  expecting \"end\", or \"(\", or an identifier (\"abs\" is a reserved keyword), or a concurrent statement abs.vhd(11) " "VHDL syntax error at abs.vhd(11) near text \"abs\";  expecting \"end\", or \"(\", or an identifier (\"abs\" is a reserved keyword), or a concurrent statement" {  } { { "abs.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abs.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570964 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"<=\" abs.vhd(12) " "VHDL syntax error at abs.vhd(12) near text \"END\";  expecting \"<=\"" {  } { { "abs.vhd" "" { Text "C:/Users/lucas/Documents/Sistemas Digitais/GIT/INE5406/sad-v1/SAD-Lucas/SAD_v1/abs.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1715257570964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.vhd 0 0 " "Found 0 design units, including 0 entities, in source file abs.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715257570964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 22 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 22 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715257571051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 09 09:26:11 2024 " "Processing ended: Thu May 09 09:26:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715257571051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715257571051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715257571051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715257571051 ""}
