Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 13 23:56:15 2022
| Host         : GabeSuperComputer running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Seven_segment_LED_Display_Controller_timing_summary_routed.rpt -pb Seven_segment_LED_Display_Controller_timing_summary_routed.pb -rpx Seven_segment_LED_Display_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Seven_segment_LED_Display_Controller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clock_125Mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  150          inf        0.000                      0                  150           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.538ns  (logic 10.329ns (40.445%)  route 15.209ns (59.555%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.930 f  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.167    19.098    LED_BCD[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.348    19.446 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.562    22.007    LED_out_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531    25.538 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.538    LED_out[1]
    W16                                                               r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.750ns  (logic 10.118ns (40.882%)  route 14.631ns (59.118%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.124    17.902 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.285    19.187    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124    19.311 r  LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.866    21.177    LED_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.572    24.750 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.750    LED_out[4]
    P14                                                               r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.699ns  (logic 10.365ns (41.966%)  route 14.334ns (58.034%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.930 r  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000    18.930    LED_BCD[1]
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    19.278 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.853    21.132    LED_out_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567    24.699 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.699    LED_out[3]
    R14                                                               r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.691ns  (logic 10.385ns (42.062%)  route 14.305ns (57.938%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.930 r  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.157    19.088    LED_BCD[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.348    19.436 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    21.103    LED_out_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.587    24.691 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.691    LED_out[2]
    V12                                                               r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.671ns  (logic 10.364ns (42.010%)  route 14.307ns (57.990%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.930 r  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.004    18.935    LED_BCD[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.348    19.283 r  LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.822    21.105    LED_out_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.566    24.671 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.671    LED_out[5]
    T15                                                               r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.658ns  (logic 10.361ns (42.019%)  route 14.297ns (57.981%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 r  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.181    17.778    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I1_O)        0.152    17.930 r  LED_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.013    18.944    LED_BCD[1]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    19.292 r  LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804    21.095    LED_out_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         3.563    24.658 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.658    LED_out[6]
    T14                                                               r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.102ns  (logic 10.059ns (41.736%)  route 14.043ns (58.264%))
  Logic Levels:           24  (CARRY4=11 FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  displayed_number_reg[1]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayed_number_reg[1]/Q
                         net (fo=4, routed)           1.051     1.507    displayed_number_reg[1]
    SLICE_X40Y43         LUT2 (Prop_lut2_I1_O)        0.124     1.631 r  LED_out_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000     1.631    LED_out_OBUF[6]_inst_i_89_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.029 r  LED_out_OBUF[6]_inst_i_66/CO[3]
                         net (fo=1, routed)           0.000     2.029    LED_out_OBUF[6]_inst_i_66_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.143 r  LED_out_OBUF[6]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.143    LED_out_OBUF[6]_inst_i_48_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.257 r  LED_out_OBUF[6]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.257    LED_out_OBUF[6]_inst_i_37_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.591 f  LED_out_OBUF[6]_inst_i_57/O[1]
                         net (fo=11, routed)          1.092     3.683    LED_out_OBUF[6]_inst_i_57_n_6
    SLICE_X38Y46         LUT3 (Prop_lut3_I2_O)        0.303     3.986 r  LED_out_OBUF[6]_inst_i_77/O
                         net (fo=1, routed)           0.588     4.574    LED_out_OBUF[6]_inst_i_77_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.959 r  LED_out_OBUF[6]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     4.959    LED_out_OBUF[6]_inst_i_56_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.181 r  LED_out_OBUF[6]_inst_i_91/O[0]
                         net (fo=2, routed)           0.832     6.013    LED_out_OBUF[6]_inst_i_91_n_7
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.299     6.312 r  LED_out_OBUF[6]_inst_i_74/O
                         net (fo=1, routed)           0.000     6.312    LED_out_OBUF[6]_inst_i_74_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.560 r  LED_out_OBUF[6]_inst_i_55/O[2]
                         net (fo=1, routed)           0.410     6.969    LED_out_OBUF[6]_inst_i_55_n_5
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.302     7.271 r  LED_out_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.000     7.271    LED_out_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.851 r  LED_out_OBUF[6]_inst_i_39/O[2]
                         net (fo=5, routed)           0.862     8.713    LED_out_OBUF[6]_inst_i_39_n_5
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.302     9.015 r  LED_out_OBUF[6]_inst_i_33/O
                         net (fo=16, routed)          1.491    10.506    LED_out_OBUF[6]_inst_i_33_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.124    10.630 r  LED_out_OBUF[6]_inst_i_36/O
                         net (fo=3, routed)           0.688    11.319    LED_BCD2[7]
    SLICE_X43Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.717 r  LED_out_OBUF[6]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    11.717    LED_out_OBUF[6]_inst_i_44_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.939 r  LED_out_OBUF[6]_inst_i_35/O[0]
                         net (fo=4, routed)           0.838    12.777    LED_out_OBUF[6]_inst_i_35_n_7
    SLICE_X42Y43         LUT2 (Prop_lut2_I1_O)        0.299    13.076 r  LED_out_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.076    LED_out_OBUF[6]_inst_i_22_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.719 r  LED_out_OBUF[6]_inst_i_9/O[3]
                         net (fo=6, routed)           1.612    15.331    LED_out_OBUF[6]_inst_i_9_n_4
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.307    15.638 r  LED_out_OBUF[6]_inst_i_5/O
                         net (fo=10, routed)          0.836    16.474    LED_out_OBUF[6]_inst_i_5_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.124    16.598 f  LED_out_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           1.119    17.717    LED_out_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.124    17.841 f  LED_out_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.756    18.597    LED_BCD[0]
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.721 r  LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.868    20.589    LED_out_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.513    24.102 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.102    LED_out[0]
    J15                                                               r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 2.505ns (32.371%)  route 5.233ns (67.629%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  one_second_counter_reg[0]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  one_second_counter_reg[0]/Q
                         net (fo=4, routed)           0.833     1.289    one_second_counter_reg[0]
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.413 f  one_second_counter[0]_i_12/O
                         net (fo=1, routed)           0.648     2.061    one_second_counter[0]_i_12_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.185 f  one_second_counter[0]_i_11/O
                         net (fo=1, routed)           0.940     3.125    one_second_counter[0]_i_11_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.249 f  one_second_counter[0]_i_10/O
                         net (fo=1, routed)           0.815     4.065    one_second_counter[0]_i_10_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.189 f  one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     4.606    one_second_counter[0]_i_8_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.730 f  one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.579     6.309    load
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  one_second_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.433    one_second_counter[0]_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.834 r  one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    one_second_counter_reg[0]_i_1_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    one_second_counter_reg[4]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    one_second_counter_reg[8]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    one_second_counter_reg[12]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    one_second_counter_reg[16]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    one_second_counter_reg[20]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  one_second_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.738    one_second_counter_reg[24]_i_1_n_6
    SLICE_X37Y44         FDCE                                         r  one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 2.410ns (31.531%)  route 5.233ns (68.469%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  one_second_counter_reg[0]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  one_second_counter_reg[0]/Q
                         net (fo=4, routed)           0.833     1.289    one_second_counter_reg[0]
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.413 f  one_second_counter[0]_i_12/O
                         net (fo=1, routed)           0.648     2.061    one_second_counter[0]_i_12_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.185 f  one_second_counter[0]_i_11/O
                         net (fo=1, routed)           0.940     3.125    one_second_counter[0]_i_11_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.249 f  one_second_counter[0]_i_10/O
                         net (fo=1, routed)           0.815     4.065    one_second_counter[0]_i_10_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.189 f  one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     4.606    one_second_counter[0]_i_8_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.730 f  one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.579     6.309    load
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  one_second_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.433    one_second_counter[0]_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.834 r  one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    one_second_counter_reg[0]_i_1_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    one_second_counter_reg[4]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    one_second_counter_reg[8]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    one_second_counter_reg[12]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    one_second_counter_reg[16]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    one_second_counter_reg[20]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 r  one_second_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.643    one_second_counter_reg[24]_i_1_n_5
    SLICE_X37Y44         FDCE                                         r  one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 2.394ns (31.387%)  route 5.233ns (68.613%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  one_second_counter_reg[0]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  one_second_counter_reg[0]/Q
                         net (fo=4, routed)           0.833     1.289    one_second_counter_reg[0]
    SLICE_X36Y39         LUT4 (Prop_lut4_I1_O)        0.124     1.413 f  one_second_counter[0]_i_12/O
                         net (fo=1, routed)           0.648     2.061    one_second_counter[0]_i_12_n_0
    SLICE_X36Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.185 f  one_second_counter[0]_i_11/O
                         net (fo=1, routed)           0.940     3.125    one_second_counter[0]_i_11_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I2_O)        0.124     3.249 f  one_second_counter[0]_i_10/O
                         net (fo=1, routed)           0.815     4.065    one_second_counter[0]_i_10_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.189 f  one_second_counter[0]_i_8/O
                         net (fo=1, routed)           0.417     4.606    one_second_counter[0]_i_8_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.730 f  one_second_counter[0]_i_7/O
                         net (fo=28, routed)          1.579     6.309    load
    SLICE_X37Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.433 r  one_second_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     6.433    one_second_counter[0]_i_3_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.834 r  one_second_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.834    one_second_counter_reg[0]_i_1_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.948 r  one_second_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.948    one_second_counter_reg[4]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  one_second_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    one_second_counter_reg[8]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  one_second_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    one_second_counter_reg[12]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  one_second_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    one_second_counter_reg[16]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  one_second_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    one_second_counter_reg[20]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.627 r  one_second_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.627    one_second_counter_reg[24]_i_1_n_7
    SLICE_X37Y44         FDCE                                         r  one_second_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  refresh_counter_reg[11]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[11]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[8]_i_1_n_4
    SLICE_X43Y38         FDCE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE                         0.000     0.000 r  refresh_counter_reg[15]/C
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[15]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[12]_i_1_n_4
    SLICE_X43Y39         FDCE                                         r  refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  refresh_counter_reg[3]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[3]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[0]_i_1_n_4
    SLICE_X43Y36         FDCE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  refresh_counter_reg[7]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    refresh_counter_reg_n_0_[7]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    refresh_counter_reg[4]_i_1_n_4
    SLICE_X43Y37         FDCE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE                         0.000     0.000 r  refresh_counter_reg[12]/C
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    refresh_counter_reg_n_0_[12]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[12]_i_1_n_7
    SLICE_X43Y39         FDCE                                         r  refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE                         0.000     0.000 r  refresh_counter_reg[16]/C
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    refresh_counter_reg_n_0_[16]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[16]_i_1_n_7
    SLICE_X43Y40         FDCE                                         r  refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  refresh_counter_reg[4]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    refresh_counter_reg_n_0_[4]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[4]_i_1_n_7
    SLICE_X43Y37         FDCE                                         r  refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  refresh_counter_reg[8]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    refresh_counter_reg_n_0_[8]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[8]_i_1_n_7
    SLICE_X43Y38         FDCE                                         r  refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    refresh_counter_reg_n_0_[10]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[8]_i_1_n_5
    SLICE_X43Y38         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDCE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X43Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    refresh_counter_reg_n_0_[14]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    refresh_counter_reg[12]_i_1_n_5
    SLICE_X43Y39         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





