Library {
  Name			  "dynamic_load_lib"
  Version		  7.8
  MdlSubVersion		  0
  SavedCharacterEncoding  "windows-1252"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Wed Aug 26 08:57:31 2015"
  Creator		  "re25624"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "RE25624"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Nov 02 10:42:32 2015"
  RTWModifiedTimeStamp	  368361031
  ModelVersionFormat	  "1.%<AutoIncrement:54>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.11.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.11.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.11.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  AccelParallelForEachSubsystem	on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.11.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.11.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.11.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.11.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.11.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "GenerateSLWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateSLWebview	  off
	  GenerateCodeMetricsReport off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		21
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.11.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 285, 1400, 915 ] 
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
      Decimation	      "10"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Trigonometry
      Operator		      "sin"
      ApproximationMethod     "None"
      NumberOfIterations      "11"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "dynamic_load_lib"
    Location		    [0, 50, 1920, 1168]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "224"
    Block {
      BlockType		      SubSystem
      Name		      "B0XX"
      SID		      "23"
      Ports		      [1, 0, 0, 0, 0, 3]
      Position		      [415, 114, 455, 171]
      ZOrder		      -17
      BackgroundColor	      "gray"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Dynamic load"
      MaskDescription	      "The dynamic load model is based on three independent current drains (initialized using no"
      "minal voltage) following a terminal voltage and the feed-in kW and kVAr. \n\nThe model was designed to have scal"
      "e factors for active and reactive power independently (both factors initialized to 1).\n\nThe current drain of e"
      "ach phase is computed independently permitting unbalanced conditions in the system resulting in unbalanced consu"
      "mption.\n"
      MaskPromptString	      "VRMSLL|P_Scale|Q_Scale"
      MaskStyleString	      "edit,promote(P_Scale/Gain),promote(Q_Scale/Gain)"
      MaskVariables	      "V=@1;P_Scale=@2;Q_Scale=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "460|1|1"
      System {
	Name			"B0XX"
	Location		[2, 82, 1918, 1147]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"80"
	Block {
	  BlockType		  Inport
	  Name			  "PQ"
	  SID			  "91"
	  Position		  [305, 303, 335, 317]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Clock
	  Name			  "Clock"
	  SID			  "92"
	  Position		  [830, 393, 885, 417]
	  ZOrder		  -4
	  DisplayTime		  on
	  Decimation		  "100000"
	  Port {
	    PortNumber		    1
	    Name		    "t"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  "93"
	  Position		  [1245, 610, 1295, 630]
	  ZOrder		  -4
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  Value			  "1.4142"
	  Port {
	    PortNumber		    1
	    Name		    "sqrt2"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source"
	  SID			  "94"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [1847, 615, 1883, 660]
	  ZOrder		  -4
	  BlockRotation		  270
	  BlockMirror		  on
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source1"
	  SID			  "95"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [1992, 615, 2028, 660]
	  ZOrder		  -4
	  BlockRotation		  270
	  BlockMirror		  on
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Controlled Current Source2"
	  SID			  "96"
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [2157, 615, 2193, 660]
	  ZOrder		  -4
	  BlockRotation		  270
	  BlockMirror		  on
	  BackgroundColor	  "yellow"
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Deg2Rad"
	  SID			  "100"
	  Position		  [700, 95, 730, 125]
	  ZOrder		  -8
	  Gain			  "pi/180"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  SID			  "101"
	  Ports			  [1, 2]
	  Position		  [460, 291, 465, 329]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux1"
	  SID			  "102"
	  Ports			  [1, 3]
	  Position		  [815, 85, 820, 135]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "ph_a"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "ph_b"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "ph_c"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux2"
	  SID			  "103"
	  Ports			  [1, 3]
	  Position		  [1010, 495, 1015, 545]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux3"
	  SID			  "104"
	  Ports			  [1, 3]
	  Position		  [1725, 220, 1730, 270]
	  ZOrder		  -6
	  ShowName		  off
	  Outputs		  "3"
	  DisplayOption		  "bar"
	  Port {
	    PortNumber		    1
	    Name		    "phase_1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "phase_b"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "phase_c"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide"
	  SID			  "105"
	  Ports			  [2, 1]
	  Position		  [620, 342, 650, 373]
	  ZOrder		  -8
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide1"
	  SID			  "106"
	  Ports			  [3, 1]
	  Position		  [1245, 229, 1275, 261]
	  ZOrder		  -8
	  Inputs		  "***"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide2"
	  SID			  "107"
	  Ports			  [3, 1]
	  Position		  [1245, 99, 1275, 131]
	  ZOrder		  -8
	  Inputs		  "***"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide3"
	  SID			  "108"
	  Ports			  [2, 1]
	  Position		  [935, 502, 965, 533]
	  ZOrder		  -8
	  Inputs		  "*/"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Product
	  Name			  "Divide4"
	  SID			  "109"
	  Ports			  [3, 1]
	  Position		  [1255, 519, 1285, 551]
	  ZOrder		  -8
	  Inputs		  "***"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Fourier"
	  SID			  "160"
	  Ports			  [1, 2]
	  Position		  [245, 624, 315, 671]
	  ZOrder		  -4
	  BackgroundColor	  "red"
	  LibraryVersion	  "1.644"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib_extras/Measurements/Fourier"
	  SourceType		  "Fourier analyser"
	  f1			  "60"
	  n			  "1"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  SID			  "110"
	  Position		  [575, 97, 665, 123]
	  ZOrder		  -9
	  GotoTag		  "Phases_deg"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  SID			  "111"
	  Position		  [45, 624, 110, 646]
	  ZOrder		  -9
	  ShowName		  off
	  GotoTag		  "Vabc_ms"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  SID			  "112"
	  Position		  [535, 654, 600, 676]
	  ZOrder		  -9
	  GotoTag		  "Icalc"
	  Port {
	    PortNumber		    1
	    Name		    "icalc"
	    PropagatedSignals	    ", , "
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  SID			  "113"
	  Position		  [1635, 234, 1700, 256]
	  ZOrder		  -9
	  GotoTag		  "Idrain"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  SID			  "114"
	  Position		  [360, 650, 430, 670]
	  ZOrder		  -10
	  ShowName		  off
	  GotoTag		  "Phases_deg"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  SID			  "115"
	  Position		  [2320, 538, 2380, 562]
	  ZOrder		  -10
	  ShowName		  off
	  GotoTag		  "Vabc_ms"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  SID			  "116"
	  Position		  [1455, 235, 1525, 255]
	  ZOrder		  -10
	  ShowName		  off
	  GotoTag		  "Icalc"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  SID			  "117"
	  Position		  [945, 640, 1015, 660]
	  ZOrder		  -10
	  ShowName		  off
	  GotoTag		  "Idrain"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ground2"
	  SID			  "118"
	  Ports			  [0, 0, 0, 0, 0, 1]
	  Position		  [1739, 850, 1761, 875]
	  ZOrder		  -3
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Ground"
	  SourceType		  "Ground"
	  LConnTagsString	  "a"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  "149"
	  Position		  [880, 635, 910, 665]
	  ZOrder		  -13
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory1"
	  SID			  "157"
	  Position		  [1405, 230, 1435, 260]
	  ZOrder		  -13
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  SID			  "119"
	  Ports			  [3, 1]
	  Position		  [2290, 531, 2295, 569]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux1"
	  SID			  "120"
	  Ports			  [2, 1]
	  Position		  [571, 405, 609, 410]
	  ZOrder		  -12
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Inputs		  "2"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux2"
	  SID			  "121"
	  Ports			  [3, 1]
	  Position		  [960, 341, 965, 379]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux3"
	  SID			  "122"
	  Ports			  [3, 1]
	  Position		  [955, 216, 960, 254]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux4"
	  SID			  "123"
	  Ports			  [3, 1]
	  Position		  [955, 86, 960, 124]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux5"
	  SID			  "124"
	  Ports			  [3, 1]
	  Position		  [1380, 226, 1385, 264]
	  ZOrder		  -12
	  ShowName		  off
	  Inputs		  "3"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Gain
	  Name			  "P_Scale"
	  SID			  "125"
	  Position		  [520, 260, 550, 290]
	  ZOrder		  -8
	  Gain			  "P_Scale"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Q_Scale"
	  SID			  "126"
	  Position		  [495, 335, 525, 365]
	  ZOrder		  -8
	  Gain			  "Q_Scale"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Fcn
	  Name			  "S_mag"
	  SID			  "127"
	  Position		  [790, 460, 850, 490]
	  ZOrder		  -1
	  Expr			  "sqrt(u(1)^2+u(2)^2)"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Sine Wave1"
	  SID			  "128"
	  Position		  [995, 345, 1055, 375]
	  ZOrder		  -1
	  BackgroundColor	  "green"
	  Expr			  "sin((u(1)-u(2))+2*pi*60*u(3))"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Sine Wave2"
	  SID			  "129"
	  Position		  [990, 220, 1050, 250]
	  ZOrder		  -1
	  BackgroundColor	  "green"
	  Expr			  "sin((u(1)-u(2))+2*pi*60*u(3))"
	}
	Block {
	  BlockType		  Fcn
	  Name			  "Sine Wave3"
	  SID			  "130"
	  Position		  [990, 90, 1050, 120]
	  ZOrder		  -1
	  BackgroundColor	  "green"
	  Expr			  "sin((u(1)-u(2))+2*pi*60*u(3))"
	}
	Block {
	  BlockType		  Step
	  Name			  "Step"
	  SID			  "131"
	  Position		  [490, 565, 515, 585]
	  ZOrder		  -22
	  Time			  "0.02"
	  SampleTime		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "time_flag"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  "165"
	  Position		  [150, 630, 200, 670]
	  ZOrder		  -19
	  Threshold		  "0.5"
	  InputSameDT		  off
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Three-Phase\nParallel RLC Branch1"
	  SID			  "132"
	  Ports			  [0, 0, 0, 0, 0, 3, 3]
	  Position		  [1726, 690, 1774, 760]
	  ZOrder		  -20
	  BlockRotation		  270
	  BackgroundColor	  "magenta"
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Three-Phase\nParallel RLC Branch"
	  SourceType		  "Three-Phase Parallel RLC Branch"
	  LConnTagsString	  "A|B|C"
	  RConnTagsString	  "A|B|C"
	  BranchType		  "RLC"
	  Resistance		  "1e6"
	  Inductance		  "inf"
	  Capacitance		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Trigonometry
	  Name			  "Trigonometric\nFunction"
	  SID			  "133"
	  Ports			  [1, 1]
	  Position		  [780, 345, 810, 375]
	  ZOrder		  -34
	  ShowName		  off
	  Operator		  "atan"
	}
	Block {
	  BlockType		  Constant
	  Name			  "VRMSLL"
	  SID			  "156"
	  Position		  [340, 590, 370, 620]
	  ZOrder		  -4
	  Value			  "V"
	}
	Block {
	  BlockType		  Gain
	  Name			  "VRMSLN"
	  SID			  "138"
	  Position		  [410, 590, 440, 620]
	  ZOrder		  -8
	  Gain			  "1 / 1.7321"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "VRMSLN1"
	  SID			  "139"
	  Position		  [485, 620, 515, 650]
	  ZOrder		  -8
	  Gain			  "1 / 1.4142"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement"
	  SID			  "141"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [1920, 588, 1945, 612]
	  ZOrder		  -9
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "a"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement1"
	  SID			  "142"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [2065, 588, 2090, 612]
	  ZOrder		  -9
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "b"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Voltage Measurement2"
	  SID			  "143"
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [2230, 588, 2255, 612]
	  ZOrder		  -9
	  ShowName		  off
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "c"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "constant"
	  SID			  "167"
	  Position		  [45, 665, 75, 695]
	  ZOrder		  -4
	}
	Block {
	  BlockType		  Gain
	  Name			  "kW_kVAr_per_phase"
	  SID			  "144"
	  Position		  [390, 295, 420, 325]
	  ZOrder		  -8
	  Gain			  "abs(1000/3)"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "vcheck"
	  SID			  "145"
	  Ports			  [4, 2]
	  Position		  [650, 561, 830, 679]
	  ZOrder		  -4
	  LibraryVersion	  "1.32"
	  ErrorFcn		  "Stateflow.Translate.translate"
	  PermitHierarchicalResolution "ExplicitOnly"
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  SFBlockType		  "MATLAB Function"
	  MaskType		  "Stateflow"
	  MaskDescription	  "Embedded MATLAB block"
	  MaskSelfModifiable	  on
	  MaskDisplay		  "bgColor = Simulink.Root.ColorString2Rgb(get_param(gcbh, 'BackgroundColor')); image(imread('private/"
	  "eml_membrane_16.png','png','BackgroundColor',bgColor(1:3)),'center'); disp([10 10 'vcheck']);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  off
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "normalized"
	  Port {
	    PortNumber		    2
	    Name		    "idrain"
	    PropagatedSignals	    "Idrain"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "vcheck"
	    Location		    [257, 457, 812, 717]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "21"
	    Block {
	      BlockType		      Inport
	      Name		      "flag"
	      SID		      "145::1"
	      Position		      [20, 101, 40, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VRMSLN"
	      SID		      "145::18"
	      Position		      [20, 136, 40, 154]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "VmsRMSLN"
	      SID		      "145::19"
	      Position		      [20, 171, 40, 189]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "Icalc"
	      SID		      "145::21"
	      Position		      [20, 206, 40, 224]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      " Demux "
	      SID		      "145::15"
	      Ports		      [1, 1]
	      Position		      [270, 205, 320, 245]
	      Outputs		      "1"
	    }
	    Block {
	      BlockType		      S-Function
	      Name		      " SFunction "
	      SID		      "145::14"
	      Tag		      "Stateflow S-Function dynamic_load_lib 1"
	      Ports		      [4, 3]
	      Position		      [180, 102, 230, 203]
	      FunctionName	      "sf_sfun"
	      PortCounts	      "[4 3]"
	      EnableBusSupport	      on
	      Port {
		PortNumber		2
		Name			"Vmag_out"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	      Port {
		PortNumber		3
		Name			"Idrain"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      " Terminator "
	      SID		      "145::17"
	      Position		      [460, 216, 480, 234]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Vmag_out"
	      SID		      "145::5"
	      Position		      [460, 101, 480, 119]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Idrain"
	      SID		      "145::20"
	      Position		      [460, 136, 480, 154]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      " SFunction "
	      SrcPort		      1
	      DstBlock		      " Demux "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " Demux "
	      SrcPort		      1
	      DstBlock		      " Terminator "
	      DstPort		      1
	    }
	    Line {
	      Name		      "Idrain"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      3
	      DstBlock		      "Idrain"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Vmag_out"
	      Labels		      [0, 0]
	      SrcBlock		      " SFunction "
	      SrcPort		      2
	      DstBlock		      "Vmag_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Icalc"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "VmsRMSLN"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "VRMSLN"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "flag"
	      SrcPort		      1
	      DstBlock		      " SFunction "
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "A"
	  SID			  "146"
	  Position		  [1868, 365, 1882, 395]
	  ZOrder		  149
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "B"
	  SID			  "147"
	  Position		  [2013, 365, 2027, 395]
	  ZOrder		  149
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "C"
	  SID			  "148"
	  Position		  [2178, 375, 2192, 405]
	  ZOrder		  149
	  BlockRotation		  270
	  BlockMirror		  on
	  Port			  "3"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  Points		  [1875, 440; 0, -30]
	  DstBlock		  "A"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Three-Phase\nParallel RLC Branch1"
	    SrcPort		    RConn1
	    Points		    [0, -235; 140, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [1875, 590; 0, -150]
	    Branch {
	      ConnectType	      "SRC_SRC"
	      Points		      [0, 5]
	      DstBlock		      "Voltage Measurement"
	      DstPort		      LConn1
	    }
	    Branch {
	      ConnectType	      "SRC_SRC"
	      DstBlock		      "Controlled Current Source"
	      DstPort		      LConn1
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [2020, 460; 0, -50]
	  DstBlock		  "B"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Three-Phase\nParallel RLC Branch1"
	    SrcPort		    RConn2
	    Points		    [0, -215; 270, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [2020, 590; 0, -130]
	    Branch {
	      ConnectType	      "SRC_SRC"
	      Points		      [0, 5]
	      DstBlock		      "Voltage Measurement1"
	      DstPort		      LConn1
	    }
	    Branch {
	      ConnectType	      "SRC_SRC"
	      DstBlock		      "Controlled Current Source1"
	      DstPort		      LConn1
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [2185, 470; 0, -50]
	  DstBlock		  "C"
	  DstPort		  RConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Three-Phase\nParallel RLC Branch1"
	    SrcPort		    RConn3
	    Points		    [0, -195; 420, 0; 0, -10]
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [2185, 590; 0, -120]
	    Branch {
	      ConnectType	      "SRC_SRC"
	      Points		      [0, 5]
	      DstBlock		      "Voltage Measurement2"
	      DstPort		      LConn1
	    }
	    Branch {
	      ConnectType	      "SRC_SRC"
	      DstBlock		      "Controlled Current Source2"
	      DstPort		      LConn1
	    }
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [2175, 685; 0, 105; -165, 0]
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "Voltage Measurement2"
	    SrcPort		    LConn2
	    Points		    [0, 80; -40, 0]
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "Controlled Current Source2"
	    DstPort		    RConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-145, 0]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      Points		      [-115, 0]
	      Branch {
		ConnectType		"DEST_SRC"
		Points			[0, -10]
		Branch {
		  ConnectType		  "DEST_SRC"
		  Points		  [-15, 0]
		  DstBlock		  "Three-Phase\nParallel RLC Branch1"
		  DstPort		  LConn1
		}
		Branch {
		  ConnectType		  "DEST_SRC"
		  DstBlock		  "Three-Phase\nParallel RLC Branch1"
		  DstPort		  LConn2
		}
		Branch {
		  ConnectType		  "DEST_DEST"
		  SrcBlock		  "Three-Phase\nParallel RLC Branch1"
		  SrcPort		  LConn3
		  Points		  [0, 5; -15, 0]
		}
	      }
	      Branch {
		ConnectType		"DEST_DEST"
		SrcBlock		"Ground2"
		SrcPort			LConn1
		Points			[0, -45]
	      }
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      Points		      [1865, 685; 0, 105]
	      Branch {
		ConnectType		"SRC_DEST"
		SrcBlock		"Voltage Measurement"
		SrcPort			LConn2
		Points			[0, 80; -40, 0]
	      }
	      Branch {
		ConnectType		"SRC_SRC"
		DstBlock		"Controlled Current Source"
		DstPort			RConn1
	      }
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    Points		    [2010, 685; 0, 105]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Voltage Measurement1"
	      SrcPort		      LConn2
	      Points		      [0, 80; -40, 0]
	    }
	    Branch {
	      ConnectType	      "SRC_SRC"
	      DstBlock		      "Controlled Current Source1"
	      DstPort		      RConn1
	    }
	  }
	}
	Line {
	  SrcBlock		  "kW_kVAr_per_phase"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "P_Scale"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [10, 0]
	  DstBlock		  "Q_Scale"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Q_Scale"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Divide"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "P_Scale"
	  SrcPort		  1
	  Points		  [45, 0; 0, 90]
	  Branch {
	    DstBlock		    "Divide"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mux1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Divide"
	  SrcPort		  1
	  DstBlock		  "Trigonometric\nFunction"
	  DstPort		  1
	}
	Line {
	  Labels		  [0, 0]
	  SrcBlock		  "Trigonometric\nFunction"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -120]
	    Branch {
	      Points		      [0, -5]
	      DstBlock		      "Mux3"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -135]
	      DstBlock		      "Mux4"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  Points		  [0, 60]
	  DstBlock		  "S_mag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "S_mag"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "Divide3"
	  DstPort		  1
	}
	Line {
	  Name			  "sqrt2"
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [0, -45]
	  Branch {
	    Points		    [65, 0; 0, -275]
	    Branch {
	      Labels		      [2, 0]
	      Points		      [0, -110; -75, 0]
	      DstBlock		      "Divide2"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [-75, 0]
	      DstBlock		      "Divide1"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Divide4"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Mux2"
	  SrcPort		  1
	  DstBlock		  "Sine Wave1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  Points		  [180, 0]
	  DstBlock		  "Divide4"
	  DstPort		  1
	}
	Line {
	  Name			  "t"
	  Labels		  [0, 0]
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [20, 0; 0, -35]
	  Branch {
	    Points		    [0, -125]
	    Branch {
	      Points		      [0, -130]
	      DstBlock		      "Mux4"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Mux2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Deg2Rad"
	  DstPort		  1
	}
	Line {
	  Name			  "a"
	  Labels		  [3, 0]
	  SrcBlock		  "Voltage Measurement"
	  SrcPort		  1
	  Points		  [10, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  Name			  "b"
	  Labels		  [3, 0]
	  SrcBlock		  "Voltage Measurement1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -50]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  Name			  "c"
	  Labels		  [0, 0]
	  SrcBlock		  "Voltage Measurement2"
	  SrcPort		  1
	  Points		  [15, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux3"
	  SrcPort		  1
	  DstBlock		  "Sine Wave2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux4"
	  SrcPort		  1
	  DstBlock		  "Sine Wave3"
	  DstPort		  1
	}
	Line {
	  Name			  "ph_a"
	  Labels		  [0, 0]
	  SrcBlock		  "Demux1"
	  SrcPort		  1
	  DstBlock		  "Mux4"
	  DstPort		  1
	}
	Line {
	  Name			  "ph_b"
	  Labels		  [2, 0]
	  SrcBlock		  "Demux1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 115]
	  DstBlock		  "Mux3"
	  DstPort		  1
	}
	Line {
	  Name			  "ph_c"
	  Labels		  [2, 0]
	  SrcBlock		  "Demux1"
	  SrcPort		  3
	  Points		  [10, 0; 0, 225]
	  DstBlock		  "Mux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave3"
	  SrcPort		  1
	  DstBlock		  "Divide2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sine Wave2"
	  SrcPort		  1
	  DstBlock		  "Divide1"
	  DstPort		  1
	}
	Line {
	  Name			  "time_flag"
	  Labels		  [0, 0]
	  SrcBlock		  "Step"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    DstBlock		    "vcheck"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40; -530, 0; 0, 115]
	    DstBlock		    "Switch"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Fourier"
	  SrcPort		  1
	  DstBlock		  "VRMSLN1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vcheck"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "Divide3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide3"
	  SrcPort		  1
	  DstBlock		  "Demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux2"
	  SrcPort		  1
	  Points		  [65, 0; 0, -390]
	  DstBlock		  "Divide2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux2"
	  SrcPort		  2
	  Points		  [80, 0; 0, -275]
	  DstBlock		  "Divide1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux2"
	  SrcPort		  3
	  DstBlock		  "Divide4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide2"
	  SrcPort		  1
	  Points		  [65, 0; 0, 120]
	  DstBlock		  "Mux5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Divide1"
	  SrcPort		  1
	  DstBlock		  "Mux5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Divide4"
	  SrcPort		  1
	  Points		  [55, 0; 0, -280]
	  DstBlock		  "Mux5"
	  DstPort		  3
	}
	Line {
	  Name			  "phase_1"
	  Labels		  [2, 1]
	  SrcBlock		  "Demux3"
	  SrcPort		  1
	  Points		  [0, -45; 120, 0]
	  DstBlock		  "Controlled Current Source"
	  DstPort		  1
	}
	Line {
	  Name			  "phase_b"
	  Labels		  [1, 0]
	  SrcBlock		  "Demux3"
	  SrcPort		  2
	  Points		  [265, 0]
	  DstBlock		  "Controlled Current Source1"
	  DstPort		  1
	}
	Line {
	  Name			  "phase_c"
	  Labels		  [2, 0]
	  SrcBlock		  "Demux3"
	  SrcPort		  3
	  Points		  [0, 45; 430, 0]
	  DstBlock		  "Controlled Current Source2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux5"
	  SrcPort		  1
	  DstBlock		  "Memory1"
	  DstPort		  1
	}
	Line {
	  Name			  "icalc"
	  Labels		  [0, 0]
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "vcheck"
	  DstPort		  4
	}
	Line {
	  Name			  "idrain"
	  Labels		  [0, 0]
	  SrcBlock		  "vcheck"
	  SrcPort		  2
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Demux3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VRMSLN"
	  SrcPort		  1
	  DstBlock		  "vcheck"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "VRMSLN1"
	  SrcPort		  1
	  DstBlock		  "vcheck"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Deg2Rad"
	  SrcPort		  1
	  DstBlock		  "Demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VRMSLL"
	  SrcPort		  1
	  DstBlock		  "VRMSLN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory1"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Fourier"
	  SrcPort		  2
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Fourier"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "constant"
	  SrcPort		  1
	  Points		  [35, 0; 0, -15]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "PQ"
	  SrcPort		  1
	  DstBlock		  "kW_kVAr_per_phase"
	  DstPort		  1
	}
	Annotation {
	  Name			  "flags that stability of the drain at +-50% of nominal voltage"
	  Position		  [759, 719]
	}
	Annotation {
	  Name			  "Large resistor for numerical stability"
	  Position		  [1643, 719]
	}
	Annotation {
	  Name			  "Current drain based on calculated values"
	  Position		  [1976, 813]
	}
	Annotation {
	  Name			  "demand profile fed to the load ([P, Q])"
	  Position		  [394, 256]
	}
	Annotation {
	  Name			  "Calculating current magnitude"
	  Position		  [953, 454]
	}
	Annotation {
	  Name			  "Calc. phase shifts"
	  Position		  [1021, 63]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "B0XX_constant"
      SID		      "1"
      Ports		      [0, 0, 0, 0, 0, 3]
      Position		      [275, 115, 315, 175]
      BackgroundColor	      "gray"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Static PQ Load"
      MaskDescription	      "The static load model is based on the default Simulink parallel load model. However, a ma"
      "sk was created to permit parametrization using nominal voltage, apparent power, and power factor. "
      MaskPromptString	      "VRMSLL|kVA|PF"
      MaskStyleString	      "edit,edit,edit"
      MaskVariables	      "v=@1;kVA=@2;pf=@3;"
      MaskTunableValueString  "on,on,on"
      MaskCallbackString      "||"
      MaskEnableString	      "on,on,on"
      MaskVisibilityString    "on,on,on"
      MaskToolTipString	      "on,on,on"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "460|100|0.90"
      System {
	Name			"B0XX_constant"
	Location		[1922, 74, 3838, 1179]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "load"
	  SID			  "224"
	  Ports			  [0, 0, 0, 0, 0, 3]
	  Position		  [325, 70, 425, 160]
	  ZOrder		  -23
	  NamePlacement		  "alternate"
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.2088"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Elements/Three-Phase\nSeries RLC Load"
	  SourceType		  "Three-Phase Series RLC Load"
	  LConnTagsString	  "A|B|C"
	  Configuration		  "Y (grounded)"
	  NominalVoltage	  "v"
	  NominalFrequency	  "60"
	  ActivePower		  "kVA*1E3*pf"
	  InductivePower	  "kVA*1E3*sqrt(1-pf^2)"
	  CapacitivePower	  "0"
	  Measurements		  "None"
	  LoadType		  "constant Z"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "A"
	  SID			  "4"
	  Position		  [155, 78, 185, 92]
	  Port			  "1"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "B"
	  SID			  "5"
	  Position		  [195, 108, 225, 122]
	  Port			  "2"
	  Side			  "Left"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "C"
	  SID			  "6"
	  Position		  [240, 138, 270, 152]
	  Port			  "3"
	  Side			  "Left"
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "C"
	  SrcPort		  RConn1
	  DstBlock		  "load"
	  DstPort		  LConn3
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "B"
	  SrcPort		  RConn1
	  DstBlock		  "load"
	  DstPort		  LConn2
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "A"
	  SrcPort		  RConn1
	  DstBlock		  "load"
	  DstPort		  LConn1
	}
	Annotation {
	  Name			  "Matlab simulink load masked to work based on voltage, kVA, and power factor"
	  Position		  [319, 197]
	}
      }
    }
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2011b) dated Aug  6 2011, 17:15:36
#
#


Stateflow {
  machine {
    id			    1
    name		    "dynamic_load_lib"
    created		    "31-Aug-2015 10:07:19"
    isLibrary		    1
    firstTarget		    13
    sfVersion		    76014001.0002
  }
  chart {
    id			    2
    name		    "B0XX/vcheck"
    windowPosition	    [390.75 188.25 200.25 189.75]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1920 1200 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    toolbarMode		    LIBRARY_TOOLBAR
    ssIdHighWaterMark	    9
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    1
    disableImplicitCasting  1
    eml {
      name		      "vcheck"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function [Vmag_out,Idrain] = vcheck(flag, VRMSLN, VmsRMSLN, Icalc)\n%#codegen\n% stability_flag a"
      "t +-50% of nominal voltage\ndisable = (sum(VmsRMSLN>VRMSLN*1.5)>0)||(sum(VmsRMSLN<VRMSLN*0.5)>0);\n\nif flag==0\n"
      "    \n    Vmag_out = [VRMSLN; VRMSLN; VRMSLN];\n    % elseif stability_flag\n    %     Vmag_out = [0; 0; 0];\nel"
      "se\n    Vmag_out = VmsRMSLN;\nend\n\nif disable==1\n    Idrain = [0;0;0];\nelse\n    Idrain = Icalc;\nend\n"
      editorLayout	      "100 M4x1[205 227 1936 1176]"
      breakpoints	      "100 M[7]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [7 0 -1 -1 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "flag"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "Vmag_out"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "VRMSLN"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    7
    name		    "VmsRMSLN"
    linkNode		    [2 8 10]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    8
    name		    "Idrain"
    linkNode		    [2 9 11]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    11
    ssIdNumber		    9
    name		    "Icalc"
    linkNode		    [2 10 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    12
    name		    "B0XX/vcheck"
    machine		    1
    chart		    2
  }
  target {
    id			    13
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
