{
  "Top": "top_graph_top_rfi_C",
  "RtlTop": "top_graph_top_rfi_C",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_graph_top_rfi_C_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "raw_data_real_i_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_real_i_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "raw_data_im_i_stream": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_im_i_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "raw_data_im_o_stream": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_im_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "raw_data_real_o_stream": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_real_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mad_R_o_stream": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "mad_R_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "raw_data_real_1_o_stream": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_real_1_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "std_R_o_stream": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "std_R_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "raw_data_im_1_o_stream": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "raw_data_im_1_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "mad_I_o_stream": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "mad_I_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "std_I_o_stream": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "std_I_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "filtered_im_0_o_stream": {
      "index": "10",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "filtered_im_0_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "filtered_real_0_o_stream": {
      "index": "11",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "filtered_real_0_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "filtered_im_1_o_stream": {
      "index": "12",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "filtered_im_1_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "filtered_real_1_o_stream": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "filtered_real_1_o_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=top_graph_top_rfi_C.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top top_graph_top_rfi_C -name top_graph_top_rfi_C",
      "set_directive_top top_graph_top_rfi_C -name top_graph_top_rfi_C"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_graph_top_rfi_C"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "65632 ~ 475232",
    "Latency": "65631"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_graph_top_rfi_C",
    "Version": "1.0",
    "DisplayName": "Top_graph_top_rfi_c",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_graph_top_rfi_C_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top_graph_top_rfi_C.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_graph_top_rfi_C_add_8ns_8ns_8_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_8s_8ns_8_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_11ns_11ns_11_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_12ns_12ns_12_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_12ns_12s_12_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_13ns_13ns_13_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_13s_13s_13_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_15ns_15ns_15_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_16ns_16ns_16_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_16ns_16ns_16_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_16ns_16s_16_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_17s_17s_17_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_36ns_36ns_36_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_44ns_44ns_44_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_52ns_52ns_52_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_58ns_58ns_58_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_76ns_76ns_76_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_82ns_82ns_82_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_83ns_83ns_83_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_93ns_93ns_93_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_102ns_102ns_102_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_103ns_103ns_103_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_105ns_105ns_105_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_106ns_106ns_106_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_107ns_107ns_107_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_109ns_109ns_109_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_109ns_109s_109_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_120s_120ns_120_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_121ns_121ns_121_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_126ns_126ns_126_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_131ns_131ns_131_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_add_136ns_136ns_136_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_Acq_Im.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_Acq_Real.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_MAD_I.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_MAD_R.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_Res_Im.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_Res_Real.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_STD_I.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_Brd_STD_R.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_computeMedian.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dmul_64ns_64ns_64_1_max_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dmul_64ns_64ns_64_3_max_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dmul_64ns_64ns_64_14_full_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_10_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fifo_w16_d4078_A.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fifo_w16_d8156_A.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fpext_32ns_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fpext_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_30_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_lshr_32ns_32s_32_7_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_73ns_79_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_77ns_83_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_82ns_88_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_87ns_93_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_92ns_98_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_12s_80ns_90_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_13s_71s_71_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_13s_71s_71_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_40ns_40ns_80_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_40ns_40ns_80_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_43ns_36ns_79_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_43ns_36ns_79_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_43ns_36ns_79_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_49ns_44ns_93_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_49ns_44ns_93_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_50ns_50ns_100_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_54s_6ns_54_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_54s_6ns_54_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_71ns_4ns_75_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_83ns_6ns_89_1_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_regslice_both.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_shl_16ns_10ns_16_7_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_shl_16ns_16ns_16_7_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitodp_32s_64_1_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitodp_32s_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitodp_32s_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitofp_32s_32_1_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitofp_32s_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sitofp_32s_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_Pipeline_Inner.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_Pipeline_occurence_loop.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_55_2.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_stdDeviationList.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_7ns_7ns_7_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_9ns_9ns_9_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_9ns_9s_9_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_10ns_10ns_10_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_12ns_12ns_12_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_16ns_16ns_16_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_17ns_17ns_17_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_17ns_17s_17_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_17s_17s_17_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_59ns_59ns_59_2_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_76ns_76ns_76_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_82ns_82ns_82_3_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_102ns_102ns_102_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_118ns_118ns_118_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_121ns_121ns_121_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_126ns_126ns_126_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_131ns_131ns_131_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C_sub_136ns_136ns_136_4_1.vhd",
      "impl\/vhdl\/top_graph_top_rfi_C.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_graph_top_rfi_C_add_8ns_8ns_8_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_8s_8ns_8_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_11ns_11ns_11_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_12ns_12ns_12_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_12ns_12s_12_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_13ns_13ns_13_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_13s_13s_13_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_15ns_15ns_15_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_16ns_16ns_16_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_16ns_16ns_16_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_16ns_16s_16_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_17s_17s_17_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_36ns_36ns_36_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_44ns_44ns_44_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_52ns_52ns_52_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_58ns_58ns_58_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_76ns_76ns_76_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_82ns_82ns_82_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_83ns_83ns_83_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_93ns_93ns_93_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_102ns_102ns_102_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_103ns_103ns_103_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_105ns_105ns_105_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_106ns_106ns_106_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_107ns_107ns_107_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_109ns_109ns_109_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_109ns_109s_109_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_120s_120ns_120_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_121ns_121ns_121_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_126ns_126ns_126_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_131ns_131ns_131_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_add_136ns_136ns_136_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_Acq_Im.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_Acq_Real.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_MAD_I.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_MAD_R.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_Res_Im.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_Res_Real.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_STD_I.v",
      "impl\/verilog\/top_graph_top_rfi_C_Brd_STD_R.v",
      "impl\/verilog\/top_graph_top_rfi_C_computeMedian.v",
      "impl\/verilog\/top_graph_top_rfi_C_dmul_64ns_64ns_64_1_max_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dmul_64ns_64ns_64_3_max_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dmul_64ns_64ns_64_14_full_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_2_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_10_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fifo_w16_d4078_A.v",
      "impl\/verilog\/top_graph_top_rfi_C_fifo_w16_d8156_A.v",
      "impl\/verilog\/top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_graph_top_rfi_C_fpext_32ns_64_1_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fpext_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_1_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_30_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_detection_unit.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_detector.vh",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_idx1_monitor.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_idx2_monitor.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_idx7_monitor.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_idx8_monitor.v",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/top_graph_top_rfi_C_hls_deadlock_report_unit.vh",
      "impl\/verilog\/top_graph_top_rfi_C_lshr_32ns_32s_32_7_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_lshr_54ns_6ns_54_7_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mac_muladd_16s_15ns_19s_31_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_81_110.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_96_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_126_2.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_131_3.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_RDRi_V_RAM_AUTO_3R2W.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_graph_top_rfi_C_MADCpt_2048_3_ap_int_16_s_sorted_list_R_V_RAM_AUTO_3R2W.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_73ns_79_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_73ns_79_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_77ns_83_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_77ns_83_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_82ns_88_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_82ns_88_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_87ns_93_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_87ns_93_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_92ns_98_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_6ns_92ns_98_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_12s_80ns_90_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_12s_80ns_90_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_13s_71s_71_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_13s_71s_71_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_40ns_40ns_80_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_40ns_40ns_80_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_40ns_40ns_80_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_43ns_36ns_79_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_43ns_36ns_79_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_43ns_36ns_79_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_43ns_36ns_79_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_49ns_44ns_93_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_49ns_44ns_93_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_49ns_44ns_93_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_50ns_50ns_100_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_50ns_50ns_100_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_54s_6ns_54_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_54s_6ns_54_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_54s_6ns_54_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_71ns_4ns_75_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_71ns_4ns_75_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_83ns_6ns_89_1_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_mul_83ns_6ns_89_5_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.dat",
      "impl\/verilog\/top_graph_top_rfi_C_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v",
      "impl\/verilog\/top_graph_top_rfi_C_regslice_both.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_graph_top_rfi_C_RFIFilter_0_2048_ap_int_16_s_RRi_V_RAM_AUTO_3R2W.v",
      "impl\/verilog\/top_graph_top_rfi_C_shl_16ns_10ns_16_7_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_shl_16ns_16ns_16_7_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitodp_32s_64_1_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitodp_32s_64_2_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitodp_32s_64_7_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitofp_32s_32_1_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitofp_32s_32_2_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sitofp_32s_32_7_no_dsp_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_count_V_RAM_AUTO_3R2W.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_Pipeline_Inner.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_Pipeline_occurence_loop.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_28_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sortList_Pipeline_VITIS_LOOP_55_2.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_2.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_loop_3.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_graph_top_rfi_C_STDCpt_2048_3_ap_int_16_s_RRi_V_RAM_AUTO_3R2W.v",
      "impl\/verilog\/top_graph_top_rfi_C_stdDeviationList.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_7ns_7ns_7_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_9ns_9ns_9_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_9ns_9s_9_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_10ns_10ns_10_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_12ns_12ns_12_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_16ns_16ns_16_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_17ns_17ns_17_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_17ns_17s_17_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_17s_17s_17_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_59ns_59ns_59_2_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_76ns_76ns_76_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_82ns_82ns_82_3_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_102ns_102ns_102_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_118ns_118ns_118_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_121ns_121ns_121_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_126ns_126ns_126_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_131ns_131ns_131_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C_sub_136ns_136ns_136_4_1.v",
      "impl\/verilog\/top_graph_top_rfi_C.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_graph_top_rfi_C_dmul_64ns_64ns_64_1_max_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dmul_64ns_64ns_64_3_max_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dmul_64ns_64ns_64_14_full_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_dsqrt_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fpext_32ns_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fpext_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_1_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_fsqrt_32ns_32ns_32_30_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitodp_32s_64_1_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitodp_32s_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitodp_32s_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitofp_32s_32_1_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitofp_32s_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/top_graph_top_rfi_C_sitofp_32s_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_graph_top_rfi_C.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "top_graph_top_rfi_C_dmul_64ns_64ns_64_1_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dmul_64ns_64ns_64_1_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dmul_64ns_64ns_64_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dmul_64ns_64ns_64_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dmul_64ns_64ns_64_6_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dmul_64ns_64ns_64_14_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dmul_64ns_64ns_64_14_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dsqrt_64ns_64ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dsqrt_64ns_64ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dsqrt_64ns_64ns_64_10_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dsqrt_64ns_64ns_64_10_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dsqrt_64ns_64ns_64_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_dsqrt_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_dsqrt_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fpext_32ns_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_fpext_32ns_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fpext_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_fpext_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fsqrt_32ns_32ns_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_fsqrt_32ns_32ns_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fsqrt_32ns_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_fsqrt_32ns_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_fsqrt_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_fsqrt_32ns_32ns_32_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_fsqrt_32ns_32ns_32_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitodp_32s_64_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_sitodp_32s_64_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitodp_32s_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_sitodp_32s_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_sitodp_32s_64_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_sitodp_32s_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitodp_32s_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name top_graph_top_rfi_C_sitodp_32s_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitofp_32s_32_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_sitofp_32s_32_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitofp_32s_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_sitofp_32s_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_sitofp_32s_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "top_graph_top_rfi_C_sitofp_32s_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_graph_top_rfi_C_sitofp_32s_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "raw_data_real_i_stream:raw_data_im_i_stream:raw_data_im_o_stream:raw_data_real_o_stream:mad_R_o_stream:raw_data_real_1_o_stream:std_R_o_stream:raw_data_im_1_o_stream:mad_I_o_stream:std_I_o_stream:filtered_im_0_o_stream:filtered_real_0_o_stream:filtered_im_1_o_stream:filtered_real_1_o_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "raw_data_real_i_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "raw_data_real_i_stream_",
      "ports": [
        "raw_data_real_i_stream_TDATA",
        "raw_data_real_i_stream_TREADY",
        "raw_data_real_i_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_real_i_stream"
        }]
    },
    "raw_data_im_i_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "raw_data_im_i_stream_",
      "ports": [
        "raw_data_im_i_stream_TDATA",
        "raw_data_im_i_stream_TREADY",
        "raw_data_im_i_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_im_i_stream"
        }]
    },
    "raw_data_im_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "raw_data_im_o_stream_",
      "ports": [
        "raw_data_im_o_stream_TDATA",
        "raw_data_im_o_stream_TREADY",
        "raw_data_im_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_im_o_stream"
        }]
    },
    "raw_data_real_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "raw_data_real_o_stream_",
      "ports": [
        "raw_data_real_o_stream_TDATA",
        "raw_data_real_o_stream_TREADY",
        "raw_data_real_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_real_o_stream"
        }]
    },
    "mad_R_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "mad_R_o_stream_",
      "ports": [
        "mad_R_o_stream_TDATA",
        "mad_R_o_stream_TREADY",
        "mad_R_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mad_R_o_stream"
        }]
    },
    "raw_data_real_1_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "raw_data_real_1_o_stream_",
      "ports": [
        "raw_data_real_1_o_stream_TDATA",
        "raw_data_real_1_o_stream_TREADY",
        "raw_data_real_1_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_real_1_o_stream"
        }]
    },
    "std_R_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "std_R_o_stream_",
      "ports": [
        "std_R_o_stream_TDATA",
        "std_R_o_stream_TREADY",
        "std_R_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "std_R_o_stream"
        }]
    },
    "raw_data_im_1_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "raw_data_im_1_o_stream_",
      "ports": [
        "raw_data_im_1_o_stream_TDATA",
        "raw_data_im_1_o_stream_TREADY",
        "raw_data_im_1_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "raw_data_im_1_o_stream"
        }]
    },
    "mad_I_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "mad_I_o_stream_",
      "ports": [
        "mad_I_o_stream_TDATA",
        "mad_I_o_stream_TREADY",
        "mad_I_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "mad_I_o_stream"
        }]
    },
    "std_I_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "std_I_o_stream_",
      "ports": [
        "std_I_o_stream_TDATA",
        "std_I_o_stream_TREADY",
        "std_I_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "std_I_o_stream"
        }]
    },
    "filtered_im_0_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "filtered_im_0_o_stream_",
      "ports": [
        "filtered_im_0_o_stream_TDATA",
        "filtered_im_0_o_stream_TREADY",
        "filtered_im_0_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "filtered_im_0_o_stream"
        }]
    },
    "filtered_real_0_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "filtered_real_0_o_stream_",
      "ports": [
        "filtered_real_0_o_stream_TDATA",
        "filtered_real_0_o_stream_TREADY",
        "filtered_real_0_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "filtered_real_0_o_stream"
        }]
    },
    "filtered_im_1_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "filtered_im_1_o_stream_",
      "ports": [
        "filtered_im_1_o_stream_TDATA",
        "filtered_im_1_o_stream_TREADY",
        "filtered_im_1_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "filtered_im_1_o_stream"
        }]
    },
    "filtered_real_1_o_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "filtered_real_1_o_stream_",
      "ports": [
        "filtered_real_1_o_stream_TDATA",
        "filtered_real_1_o_stream_TREADY",
        "filtered_real_1_o_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "filtered_real_1_o_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_real_i_stream_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "raw_data_real_i_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_real_i_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_im_i_stream_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "raw_data_im_i_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_im_i_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_im_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "raw_data_im_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_im_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_real_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "raw_data_real_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_real_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "mad_R_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "mad_R_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "mad_R_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_real_1_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "raw_data_real_1_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_real_1_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "std_R_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "std_R_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "std_R_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "raw_data_im_1_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "raw_data_im_1_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "raw_data_im_1_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "mad_I_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "mad_I_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "mad_I_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "std_I_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "std_I_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "std_I_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "filtered_im_0_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "filtered_im_0_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "filtered_im_0_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "filtered_real_0_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "filtered_real_0_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "filtered_real_0_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "filtered_im_1_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "filtered_im_1_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "filtered_im_1_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "filtered_real_1_o_stream_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "filtered_real_1_o_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "filtered_real_1_o_stream_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_graph_top_rfi_C",
      "Instances": [
        {
          "ModuleName": "Brd_Acq_Im",
          "InstanceName": "Brd_Acq_Im_U0"
        },
        {
          "ModuleName": "Brd_Acq_Real",
          "InstanceName": "Brd_Acq_Real_U0"
        },
        {
          "ModuleName": "STDCpt_2048_3_ap_int_16_s",
          "InstanceName": "STDCpt_2048_3_ap_int_16_U0",
          "Instances": [
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_loop_2",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_2_fu_154"
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1_fu_166"
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17_fu_172"
            },
            {
              "ModuleName": "stdDeviationList",
              "InstanceName": "grp_stdDeviationList_fu_178",
              "Instances": [{
                  "ModuleName": "pow_generic_double_s",
                  "InstanceName": "grp_pow_generic_double_s_fu_132"
                }]
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1_fu_209"
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18_fu_215"
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1_fu_221"
            },
            {
              "ModuleName": "STDCpt_2048_3_ap_int_16_Pipeline_loop_3",
              "InstanceName": "grp_STDCpt_2048_3_ap_int_16_Pipeline_loop_3_fu_229"
            }
          ]
        },
        {
          "ModuleName": "MADCpt_2048_3_ap_int_16_s",
          "InstanceName": "MADCpt_2048_3_ap_int_16_U0",
          "Instances": [
            {
              "ModuleName": "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1",
              "InstanceName": "grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114"
            },
            {
              "ModuleName": "sortList",
              "InstanceName": "grp_sortList_fu_126",
              "Instances": [
                {
                  "ModuleName": "sortList_Pipeline_VITIS_LOOP_28_1",
                  "InstanceName": "grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86"
                },
                {
                  "ModuleName": "sortList_Pipeline_occurence_loop",
                  "InstanceName": "grp_sortList_Pipeline_occurence_loop_fu_94"
                },
                {
                  "ModuleName": "sortList_Pipeline_VITIS_LOOP_55_2",
                  "InstanceName": "grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102"
                }
              ]
            },
            {
              "ModuleName": "computeMedian",
              "InstanceName": "grp_computeMedian_fu_132"
            },
            {
              "ModuleName": "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1",
              "InstanceName": "grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137"
            },
            {
              "ModuleName": "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110",
              "InstanceName": "grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144"
            },
            {
              "ModuleName": "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2",
              "InstanceName": "grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151"
            },
            {
              "ModuleName": "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3",
              "InstanceName": "grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159"
            }
          ]
        },
        {
          "ModuleName": "Brd_STD_R",
          "InstanceName": "Brd_STD_R_U0"
        },
        {
          "ModuleName": "Brd_MAD_R",
          "InstanceName": "Brd_MAD_R_U0"
        },
        {
          "ModuleName": "Brd_MAD_I",
          "InstanceName": "Brd_MAD_I_U0"
        },
        {
          "ModuleName": "Brd_STD_I",
          "InstanceName": "Brd_STD_I_U0"
        },
        {
          "ModuleName": "RFIFilter_0_2048_ap_int_16_s",
          "InstanceName": "RFIFilter_0_2048_ap_int_16_U0",
          "Instances": [
            {
              "ModuleName": "RFIFilter_0_2048_ap_int_16_Pipeline_loop_2",
              "InstanceName": "grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_2_fu_90"
            },
            {
              "ModuleName": "RFIFilter_0_2048_ap_int_16_Pipeline_loop_1",
              "InstanceName": "grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_1_fu_100"
            },
            {
              "ModuleName": "RFIFilter_0_2048_ap_int_16_Pipeline_loop_19",
              "InstanceName": "grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_19_fu_109"
            },
            {
              "ModuleName": "RFIFilter_0_2048_ap_int_16_Pipeline_loop_3",
              "InstanceName": "grp_RFIFilter_0_2048_ap_int_16_Pipeline_loop_3_fu_118"
            }
          ]
        },
        {
          "ModuleName": "Brd_Res_Im",
          "InstanceName": "Brd_Res_Im_U0"
        },
        {
          "ModuleName": "Brd_Res_Real",
          "InstanceName": "Brd_Res_Real_U0"
        }
      ]
    },
    "Info": {
      "Brd_Acq_Im": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_Acq_Real": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_loop_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "stdDeviationList": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_loop_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "STDCpt_2048_3_ap_int_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sortList_Pipeline_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sortList_Pipeline_occurence_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sortList_Pipeline_VITIS_LOOP_55_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sortList": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "computeMedian": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MADCpt_2048_3_ap_int_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_STD_R": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_MAD_R": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_MAD_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_STD_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RFIFilter_0_2048_ap_int_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_Res_Im": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Brd_Res_Real": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_graph_top_rfi_C": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Brd_Acq_Im": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "3.507"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_Acq_Real": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "3.507"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_loop_2": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "loop_2",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_1": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_21_17": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_double_s": {
        "Latency": {
          "LatencyBest": "69",
          "LatencyAvg": "69",
          "LatencyWorst": "69",
          "PipelineII": "1",
          "PipelineDepth": "70",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.625"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "11734",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "8470",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "stdDeviationList": {
        "Latency": {
          "LatencyBest": "2160",
          "LatencyAvg": "2160",
          "LatencyWorst": "2160",
          "PipelineII": "2160",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.905"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1",
            "TripCount": "2048",
            "Latency": "2158",
            "PipelineII": "1",
            "PipelineDepth": "112"
          }],
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "10",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "12447",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "9009",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "16",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_1": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_32_18": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.919"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "94",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_72_1": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "5.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_Pipeline_loop_3": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "loop_3",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "STDCpt_2048_3_ap_int_16_s": {
        "Latency": {
          "LatencyBest": "14603",
          "LatencyAvg": "14603",
          "LatencyWorst": "14603",
          "PipelineII": "14603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.998"
        },
        "Area": {
          "BRAM_18K": "42",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "15",
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "13042",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "10996",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_98_1",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sortList_Pipeline_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "2049",
          "LatencyAvg": "2049",
          "LatencyWorst": "2049",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.076"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_28_1",
            "TripCount": "2047",
            "Latency": "2047",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "47",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sortList_Pipeline_occurence_loop": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.585"
        },
        "Loops": [{
            "Name": "occurence_loop",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "109",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sortList_Pipeline_VITIS_LOOP_55_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "27",
          "LatencyWorst": "52",
          "PipelineIIMin": "2",
          "PipelineIIMax": "52",
          "PipelineII": "2 ~ 52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "5.683"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "50",
            "Latency": "0 ~ 50",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "25",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sortList": {
        "Latency": {
          "LatencyBest": "14346",
          "LatencyAvg": "65546",
          "LatencyWorst": "116746",
          "PipelineIIMin": "14346",
          "PipelineIIMax": "116746",
          "PipelineII": "14346 ~ 116746",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.937"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_52_1",
            "TripCount": "2048",
            "LatencyMin": "10240",
            "LatencyMax": "112640",
            "Latency": "10240 ~ 112640",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "55",
            "PipelineDepth": "5 ~ 55"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "280",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "643",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "computeMedian": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.810"
        },
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "602",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.213"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.213"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "74",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "5.244"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_128_2",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_133_3",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MADCpt_2048_3_ap_int_16_s": {
        "Latency": {
          "LatencyBest": "65631",
          "LatencyAvg": "270431",
          "LatencyWorst": "475231",
          "PipelineIIMin": "65631",
          "PipelineIIMax": "475231",
          "PipelineII": "65631 ~ 475231",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.937"
        },
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "33",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "15",
          "FF": "2360",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4965",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_STD_R": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.014"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_MAD_R": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.014"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_MAD_I": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.014"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_STD_I": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.014"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "54",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_2": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "loop_2",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_1": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.639"
        },
        "Loops": [{
            "Name": "loop_1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_19": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.639"
        },
        "Loops": [{
            "Name": "loop_1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "57",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RFIFilter_0_2048_ap_int_16_Pipeline_loop_3": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.761"
        },
        "Loops": [{
            "Name": "loop_3",
            "TripCount": "2048",
            "Latency": "2048",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RFIFilter_0_2048_ap_int_16_s": {
        "Latency": {
          "LatencyBest": "6157",
          "LatencyAvg": "6157",
          "LatencyWorst": "6157",
          "PipelineII": "6157",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.639"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "249",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "828",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "Brd_Res_Im": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "3.507"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Brd_Res_Real": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "3.507"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_graph_top_rfi_C": {
        "Latency": {
          "LatencyBest": "65631",
          "LatencyAvg": "270431",
          "LatencyWorst": "475231",
          "PipelineIIMin": "65632",
          "PipelineIIMax": "475232",
          "PipelineII": "65632 ~ 475232",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.998"
        },
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "51",
          "DSP": "78",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "35",
          "FF": "18283",
          "AVAIL_FF": "106400",
          "UTIL_FF": "17",
          "LUT": "18595",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-25 02:51:48 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
