Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Oct 29 22:59:32 2023
| Host         : Adela06 running 64-bit major release  (build 9200)
| Command      : report_methodology -file muxSelectie_methodology_drc_routed.rpt -rpx muxSelectie_methodology_drc_routed.rpx
| Design       : muxSelectie
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 5          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch coutS_reg cannot be properly analyzed as its control pin coutS_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch iesire_reg[4] cannot be properly analyzed as its control pin iesire_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch iesire_reg[5] cannot be properly analyzed as its control pin iesire_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch iesire_reg[6] cannot be properly analyzed as its control pin iesire_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch iesire_reg[7] cannot be properly analyzed as its control pin iesire_reg[7]/G is not reached by a timing clock
Related violations: <none>


