--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1655 paths analyzed, 174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.310ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/hz1_counter_3 (SLICE_X25Y18.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_25 (FF)
  Destination:          clock_module/hz1_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_25 to clock_module/hz1_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.AQ      Tcko                  0.391   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter_25
    SLICE_X25Y23.D3      net (fanout=2)        0.675   clock_module/hz1_counter<25>
    SLICE_X25Y23.D       Tilo                  0.259   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>1
    SLICE_X23Y20.A3      net (fanout=3)        0.702   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.D4      net (fanout=12)       0.662   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_3_rstpot
                                                       clock_module/hz1_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.231ns logic, 2.039ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_5 (FF)
  Destination:          clock_module/hz1_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.258 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_5 to clock_module/hz1_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.BQ      Tcko                  0.447   clock_module/hz1_counter<7>
                                                       clock_module/hz1_counter_5
    SLICE_X25Y20.D2      net (fanout=2)        0.803   clock_module/hz1_counter<5>
    SLICE_X25Y20.D       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>3
    SLICE_X23Y20.A4      net (fanout=3)        0.471   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>2
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.D4      net (fanout=12)       0.662   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_3_rstpot
                                                       clock_module/hz1_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.287ns logic, 1.936ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_20 (FF)
  Destination:          clock_module/hz1_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.224ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_20 to clock_module/hz1_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.CQ      Tcko                  0.391   clock_module/hz1_counter<21>
                                                       clock_module/hz1_counter_20
    SLICE_X25Y23.D1      net (fanout=2)        0.629   clock_module/hz1_counter<20>
    SLICE_X25Y23.D       Tilo                  0.259   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>1
    SLICE_X23Y20.A3      net (fanout=3)        0.702   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.D4      net (fanout=12)       0.662   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_3_rstpot
                                                       clock_module/hz1_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.231ns logic, 1.993ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz1_counter_24 (SLICE_X25Y23.C4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_5 (FF)
  Destination:          clock_module/hz1_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.247 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_5 to clock_module/hz1_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.BQ      Tcko                  0.447   clock_module/hz1_counter<7>
                                                       clock_module/hz1_counter_5
    SLICE_X25Y20.D2      net (fanout=2)        0.803   clock_module/hz1_counter<5>
    SLICE_X25Y20.D       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>3
    SLICE_X25Y20.B2      net (fanout=3)        0.444   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>2
    SLICE_X25Y20.B       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y23.C4      net (fanout=14)       0.696   clock_module/hz1_counter[31]_GND_2_o_equal_2_o
    SLICE_X25Y23.CLK     Tas                   0.322   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter_24_rstpot
                                                       clock_module/hz1_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.287ns logic, 1.943ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_3 (FF)
  Destination:          clock_module/hz1_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.142 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_3 to clock_module/hz1_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y18.DQ      Tcko                  0.391   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_3
    SLICE_X25Y20.D1      net (fanout=2)        0.825   clock_module/hz1_counter<3>
    SLICE_X25Y20.D       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>3
    SLICE_X25Y20.B2      net (fanout=3)        0.444   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>2
    SLICE_X25Y20.B       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y23.C4      net (fanout=14)       0.696   clock_module/hz1_counter[31]_GND_2_o_equal_2_o
    SLICE_X25Y23.CLK     Tas                   0.322   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter_24_rstpot
                                                       clock_module/hz1_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.231ns logic, 1.965ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_17 (FF)
  Destination:          clock_module/hz1_counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_17 to clock_module/hz1_counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y21.DQ      Tcko                  0.391   clock_module/hz1_counter<17>
                                                       clock_module/hz1_counter_17
    SLICE_X22Y20.C3      net (fanout=2)        0.819   clock_module/hz1_counter<17>
    SLICE_X22Y20.C       Tilo                  0.204   clock_module/hz1_clk
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>2
    SLICE_X25Y20.B3      net (fanout=3)        0.491   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>1
    SLICE_X25Y20.B       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y23.C4      net (fanout=14)       0.696   clock_module/hz1_counter[31]_GND_2_o_equal_2_o
    SLICE_X25Y23.CLK     Tas                   0.322   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter_24_rstpot
                                                       clock_module/hz1_counter_24
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.176ns logic, 2.006ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz1_counter_1 (SLICE_X25Y18.B5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_25 (FF)
  Destination:          clock_module/hz1_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.153 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_25 to clock_module/hz1_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.AQ      Tcko                  0.391   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter_25
    SLICE_X25Y23.D3      net (fanout=2)        0.675   clock_module/hz1_counter<25>
    SLICE_X25Y23.D       Tilo                  0.259   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>1
    SLICE_X23Y20.A3      net (fanout=3)        0.702   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.B5      net (fanout=12)       0.618   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_1_rstpot
                                                       clock_module/hz1_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.231ns logic, 1.995ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_5 (FF)
  Destination:          clock_module/hz1_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.258 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_5 to clock_module/hz1_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.BQ      Tcko                  0.447   clock_module/hz1_counter<7>
                                                       clock_module/hz1_counter_5
    SLICE_X25Y20.D2      net (fanout=2)        0.803   clock_module/hz1_counter<5>
    SLICE_X25Y20.D       Tilo                  0.259   clock_module/hz1_counter<25>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>3
    SLICE_X23Y20.A4      net (fanout=3)        0.471   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>2
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.B5      net (fanout=12)       0.618   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_1_rstpot
                                                       clock_module/hz1_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (1.287ns logic, 1.892ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz1_counter_20 (FF)
  Destination:          clock_module/hz1_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz1_counter_20 to clock_module/hz1_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y22.CQ      Tcko                  0.391   clock_module/hz1_counter<21>
                                                       clock_module/hz1_counter_20
    SLICE_X25Y23.D1      net (fanout=2)        0.629   clock_module/hz1_counter<20>
    SLICE_X25Y23.D       Tilo                  0.259   clock_module/hz1_counter<24>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>1
    SLICE_X23Y20.A3      net (fanout=3)        0.702   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>
    SLICE_X23Y20.A       Tilo                  0.259   clock_module/hz1_counter<13>
                                                       clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5_1
    SLICE_X25Y18.B5      net (fanout=12)       0.618   clock_module/hz1_counter[31]_GND_2_o_equal_2_o<31>5
    SLICE_X25Y18.CLK     Tas                   0.322   clock_module/hz1_counter<3>
                                                       clock_module/hz1_counter_1_rstpot
                                                       clock_module/hz1_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.231ns logic, 1.949ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debouncer/adj/step_d_1 (SLICE_X22Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer/sel/clk_dv_16 (FF)
  Destination:          debouncer/adj/step_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer/sel/clk_dv_16 to debouncer/adj/step_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.200   debouncer/sel/clk_dv_16
                                                       debouncer/sel/clk_dv_16
    SLICE_X22Y19.CE      net (fanout=3)        0.281   debouncer/sel/clk_dv_16
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.108   debouncer/adj/step_d<1>
                                                       debouncer/adj/step_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.092ns logic, 0.281ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point debouncer/sel/step_d_1 (SLICE_X22Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer/sel/clk_dv_16 (FF)
  Destination:          debouncer/sel/step_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer/sel/clk_dv_16 to debouncer/sel/step_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.200   debouncer/sel/clk_dv_16
                                                       debouncer/sel/clk_dv_16
    SLICE_X22Y19.CE      net (fanout=3)        0.281   debouncer/sel/clk_dv_16
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.104   debouncer/adj/step_d<1>
                                                       debouncer/sel/step_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.096ns logic, 0.281ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point debouncer/pause/step_d_1 (SLICE_X22Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debouncer/sel/clk_dv_16 (FF)
  Destination:          debouncer/pause/step_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debouncer/sel/clk_dv_16 to debouncer/pause/step_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y22.BQ      Tcko                  0.200   debouncer/sel/clk_dv_16
                                                       debouncer/sel/clk_dv_16
    SLICE_X22Y19.CE      net (fanout=3)        0.281   debouncer/sel/clk_dv_16
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.102   debouncer/adj/step_d<1>
                                                       debouncer/pause/step_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.098ns logic, 0.281ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: debouncer/adj/step_d<1>/CLK
  Logical resource: debouncer/pause/Mshreg_step_d_1/CLK
  Location pin: SLICE_X22Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: debouncer/adj/step_d<1>/CLK
  Logical resource: debouncer/sel/Mshreg_step_d_1/CLK
  Location pin: SLICE_X22Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.310|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1655 paths, 0 nets, and 265 connections

Design statistics:
   Minimum period:   3.310ns{1}   (Maximum frequency: 302.115MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 28 13:05:54 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



