{"Fred Weber": [["Trends in High-Performance Processors", ["Fred Weber"], "https://doi.org/10.1109/HPCA.2005.40", "hpca", 2005]], "Nathan Tuck": [["Multithreaded Value Prediction", ["Nathan Tuck", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2005.22", "hpca", 2005]], "Dean M. Tullsen": [["Multithreaded Value Prediction", ["Nathan Tuck", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2005.22", "hpca", 2005]], "Nevin Kirman": [["Checkpointed Early Load Retirement", ["Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2005.9", "hpca", 2005]], "Meyrem Kirman": [["Checkpointed Early Load Retirement", ["Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2005.9", "hpca", 2005]], "Mainak Chaudhuri": [["Checkpointed Early Load Retirement", ["Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2005.9", "hpca", 2005]], "Jose F. Martinez": [["Checkpointed Early Load Retirement", ["Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2005.9", "hpca", 2005]], "Rajeev Balasubramonian": [["Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", ["Rajeev Balasubramonian", "Naveen Muralimanohar", "Karthik Ramani", "Venkatanand Venkatachalapathy"], "https://doi.org/10.1109/HPCA.2005.21", "hpca", 2005]], "Naveen Muralimanohar": [["Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", ["Rajeev Balasubramonian", "Naveen Muralimanohar", "Karthik Ramani", "Venkatanand Venkatachalapathy"], "https://doi.org/10.1109/HPCA.2005.21", "hpca", 2005]], "Karthik Ramani": [["Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", ["Rajeev Balasubramonian", "Naveen Muralimanohar", "Karthik Ramani", "Venkatanand Venkatachalapathy"], "https://doi.org/10.1109/HPCA.2005.21", "hpca", 2005]], "Venkatanand Venkatachalapathy": [["Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", ["Rajeev Balasubramonian", "Naveen Muralimanohar", "Karthik Ramani", "Venkatanand Venkatachalapathy"], "https://doi.org/10.1109/HPCA.2005.21", "hpca", 2005]], "Masaaki Kondo": [["A Small, Fast and Low-Power Register File by Bit-Partitioning", ["Masaaki Kondo", "Hiroshi Nakamura"], "https://doi.org/10.1109/HPCA.2005.3", "hpca", 2005]], "Hiroshi Nakamura": [["A Small, Fast and Low-Power Register File by Bit-Partitioning", ["Masaaki Kondo", "Hiroshi Nakamura"], "https://doi.org/10.1109/HPCA.2005.3", "hpca", 2005]], "Krishnan Sundaresan": [["Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1109/HPCA.2005.5", "hpca", 2005]], "Nihar R. Mahapatra": [["Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1109/HPCA.2005.5", "hpca", 2005]], "Pedro Chaparro": [["Distributing the Frontend for Temperature Reduction", ["Pedro Chaparro", "Grigorios Magklis", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.12", "hpca", 2005]], "Grigorios Magklis": [["Distributing the Frontend for Temperature Reduction", ["Pedro Chaparro", "Grigorios Magklis", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.12", "hpca", 2005]], "Jose Gonzalez": [["Distributing the Frontend for Temperature Reduction", ["Pedro Chaparro", "Grigorios Magklis", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.12", "hpca", 2005]], "Antonio Gonzalez": [["Distributing the Frontend for Temperature Reduction", ["Pedro Chaparro", "Grigorios Magklis", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.12", "hpca", 2005], ["Software Directed Issue Queue Power Reduction", ["Timothy M. Jones", "Michael F. P. OBoyle", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.32", "hpca", 2005]], "Yingmin Li": [["Performance, Energy, and Thermal Considerations for SMT and CMP Architectures", ["Yingmin Li", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2005.25", "hpca", 2005]], "David M. Brooks": [["Performance, Energy, and Thermal Considerations for SMT and CMP Architectures", ["Yingmin Li", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2005.25", "hpca", 2005]], "Zhigang Hu": [["Performance, Energy, and Thermal Considerations for SMT and CMP Architectures", ["Yingmin Li", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2005.25", "hpca", 2005], ["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Kevin Skadron": [["Performance, Energy, and Thermal Considerations for SMT and CMP Architectures", ["Yingmin Li", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2005.25", "hpca", 2005]], "Ravi K. Venkatesan": [["Tapping ZettaRAMTM for Low-Power Memory Systems", ["Ravi K. Venkatesan", "Ahmed S. Al-Zawawi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2005.35", "hpca", 2005]], "Ahmed S. Al-Zawawi": [["Tapping ZettaRAMTM for Low-Power Memory Systems", ["Ravi K. Venkatesan", "Ahmed S. Al-Zawawi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2005.35", "hpca", 2005]], "Eric Rotenberg": [["Tapping ZettaRAMTM for Low-Power Memory Systems", ["Ravi K. Venkatesan", "Ahmed S. Al-Zawawi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2005.35", "hpca", 2005]], "Paul Willmann": [["An Efficient Programmable 10 Gigabit Ethernet Network Interface Card", ["Paul Willmann", "Hyong-youb Kim", "Scott Rixner", "Vijay S. Pai"], "https://doi.org/10.1109/HPCA.2005.6", "hpca", 2005]], "Hyong-youb Kim": [["An Efficient Programmable 10 Gigabit Ethernet Network Interface Card", ["Paul Willmann", "Hyong-youb Kim", "Scott Rixner", "Vijay S. Pai"], "https://doi.org/10.1109/HPCA.2005.6", "hpca", 2005]], "Scott Rixner": [["An Efficient Programmable 10 Gigabit Ethernet Network Interface Card", ["Paul Willmann", "Hyong-youb Kim", "Scott Rixner", "Vijay S. Pai"], "https://doi.org/10.1109/HPCA.2005.6", "hpca", 2005]], "Vijay S. Pai": [["An Efficient Programmable 10 Gigabit Ethernet Network Interface Card", ["Paul Willmann", "Hyong-youb Kim", "Scott Rixner", "Vijay S. Pai"], "https://doi.org/10.1109/HPCA.2005.6", "hpca", 2005]], "Jose Duato": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Ian Johnson": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Jose Flich": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Finbar Naven": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Pedro Javier Garcia": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Teresa Nachiondo Frinos": [["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", "hpca", 2005]], "Xuning Chen": [["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", "hpca", 2005]], "Li-Shiuan Peh": [["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", "hpca", 2005]], "Gu-Yeon Wei": [["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", "hpca", 2005]], "Yue-Kai Huang": [["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", "hpca", 2005]], "Paul R. Prucnal": [["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", "hpca", 2005]], "Jung Ho Ahn": [["Scatter-Add in Data Parallel Architectures", ["Jung Ho Ahn", "Mattan Erez", "William J. Dally"], "https://doi.org/10.1109/HPCA.2005.30", "hpca", 2005]], "Mattan Erez": [["Scatter-Add in Data Parallel Architectures", ["Jung Ho Ahn", "Mattan Erez", "William J. Dally"], "https://doi.org/10.1109/HPCA.2005.30", "hpca", 2005]], "William J. Dally": [["Scatter-Add in Data Parallel Architectures", ["Jung Ho Ahn", "Mattan Erez", "William J. Dally"], "https://doi.org/10.1109/HPCA.2005.30", "hpca", 2005]], "Timothy M. Jones": [["Software Directed Issue Queue Power Reduction", ["Timothy M. Jones", "Michael F. P. OBoyle", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.32", "hpca", 2005]], "Michael F. P. OBoyle": [["Software Directed Issue Queue Power Reduction", ["Timothy M. Jones", "Michael F. P. OBoyle", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.32", "hpca", 2005]], "Jaume Abella": [["Software Directed Issue Queue Power Reduction", ["Timothy M. Jones", "Michael F. P. OBoyle", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.32", "hpca", 2005]], "Yan Meng": [["On the Limits of Leakage Power Reduction in Caches", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1109/HPCA.2005.23", "hpca", 2005]], "Timothy Sherwood": [["On the Limits of Leakage Power Reduction in Caches", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1109/HPCA.2005.23", "hpca", 2005]], "Ryan Kastner": [["On the Limits of Leakage Power Reduction in Caches", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1109/HPCA.2005.23", "hpca", 2005]], "Jahangir Hasan": [["Heat Stroke: Power-Density-Based Denial of Service in SMT", ["Jahangir Hasan", "Ankit Jalote", "T. N. Vijaykumar", "Carla E. Brodley"], "https://doi.org/10.1109/HPCA.2005.16", "hpca", 2005]], "Ankit Jalote": [["Heat Stroke: Power-Density-Based Denial of Service in SMT", ["Jahangir Hasan", "Ankit Jalote", "T. N. Vijaykumar", "Carla E. Brodley"], "https://doi.org/10.1109/HPCA.2005.16", "hpca", 2005]], "T. N. Vijaykumar": [["Heat Stroke: Power-Density-Based Denial of Service in SMT", ["Jahangir Hasan", "Ankit Jalote", "T. N. Vijaykumar", "Carla E. Brodley"], "https://doi.org/10.1109/HPCA.2005.16", "hpca", 2005]], "Carla E. Brodley": [["Heat Stroke: Power-Density-Based Denial of Service in SMT", ["Jahangir Hasan", "Ankit Jalote", "T. N. Vijaykumar", "Carla E. Brodley"], "https://doi.org/10.1109/HPCA.2005.16", "hpca", 2005]], "Qiang Wu": [["Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors", ["Qiang Wu", "Philo Juang", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.2005.43", "hpca", 2005]], "Philo Juang": [["Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors", ["Qiang Wu", "Philo Juang", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.2005.43", "hpca", 2005]], "Margaret Martonosi": [["Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors", ["Qiang Wu", "Philo Juang", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.2005.43", "hpca", 2005]], "Douglas W. Clark": [["Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors", ["Qiang Wu", "Philo Juang", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.2005.43", "hpca", 2005]], "Aamer Jaleel": [["Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions", ["Aamer Jaleel", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2005.42", "hpca", 2005]], "Bruce L. Jacob": [["Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions", ["Aamer Jaleel", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2005.42", "hpca", 2005]], "Erik G. Hallnor": [["A Unified Compressed Memory Hierarchy", ["Erik G. Hallnor", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.4", "hpca", 2005]], "Steven K. Reinhardt": [["A Unified Compressed Memory Hierarchy", ["Erik G. Hallnor", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.4", "hpca", 2005], ["The Soft Error Problem: An Architectural Perspective", ["Shubhendu S. Mukherjee", "Joel S. Emer", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.37", "hpca", 2005]], "Zhichun Zhu": [["A Performance Comparison of DRAM Memory System Optimizations for SMT Processors", ["Zhichun Zhu", "Zhao Zhang"], "https://doi.org/10.1109/HPCA.2005.2", "hpca", 2005]], "Zhao Zhang": [["A Performance Comparison of DRAM Memory System Optimizations for SMT Processors", ["Zhichun Zhu", "Zhao Zhang"], "https://doi.org/10.1109/HPCA.2005.2", "hpca", 2005]], "Lawrence Spracklen": [["Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications", ["Lawrence Spracklen", "Yuan Chou", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.13", "hpca", 2005], ["Chip Multithreading: Opportunities and Challenges", ["Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.10", "hpca", 2005]], "Yuan Chou": [["Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications", ["Lawrence Spracklen", "Yuan Chou", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.13", "hpca", 2005]], "Santosh G. Abraham": [["Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications", ["Lawrence Spracklen", "Yuan Chou", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.13", "hpca", 2005], ["Chip Multithreading: Opportunities and Challenges", ["Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.10", "hpca", 2005]], "Hans M. Jacobson": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Pradip Bose": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Alper Buyuktosunoglu": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Victor V. Zyuban": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Richard J. Eickemeyer": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Lee Eisen": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "John Griswell": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Doug Logan": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Balaram Sinharoy": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Joel M. Tendler": [["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", "hpca", 2005]], "Shubhendu S. Mukherjee": [["The Soft Error Problem: An Architectural Perspective", ["Shubhendu S. Mukherjee", "Joel S. Emer", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.37", "hpca", 2005]], "Joel S. Emer": [["The Soft Error Problem: An Architectural Perspective", ["Shubhendu S. Mukherjee", "Joel S. Emer", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.37", "hpca", 2005]], "Parthasarathy Ranganathan": [["Enterprise IT Trends and Implications for Architecture Research", ["Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2005.14", "hpca", 2005]], "Norman P. Jouppi": [["Enterprise IT Trends and Implications for Architecture Research", ["Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2005.14", "hpca", 2005]], "H. Peter Hofstee": [["Power Efficient Processor Architecture and The Cell Processor", ["H. Peter Hofstee"], "https://doi.org/10.1109/HPCA.2005.26", "hpca", 2005]], "Wen-mei W. Hwu": [["The Future of Computer Architecture Research: An Industrial Perspective", ["Wen-mei W. Hwu", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2005.36", "hpca", 2005]], "Sanjay J. Patel": [["The Future of Computer Architecture Research: An Industrial Perspective", ["Wen-mei W. Hwu", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2005.36", "hpca", 2005]], "Joshua J. Yi": [["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", "hpca", 2005]], "Sreekumar V. Kodakara": [["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", "hpca", 2005]], "Resit Sendag": [["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", "hpca", 2005]], "David J. Lilja": [["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", "hpca", 2005]], "Douglas M. Hawkins": [["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", "hpca", 2005]], "Jeremy Lau": [["Transition Phase Classification and Prediction", ["Jeremy Lau", "Stefan Schoenmackers", "Brad Calder"], "https://doi.org/10.1109/HPCA.2005.39", "hpca", 2005]], "Stefan Schoenmackers": [["Transition Phase Classification and Prediction", ["Jeremy Lau", "Stefan Schoenmackers", "Brad Calder"], "https://doi.org/10.1109/HPCA.2005.39", "hpca", 2005]], "Brad Calder": [["Transition Phase Classification and Prediction", ["Jeremy Lau", "Stefan Schoenmackers", "Brad Calder"], "https://doi.org/10.1109/HPCA.2005.39", "hpca", 2005]], "Feng Qin": [["SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs", ["Feng Qin", "Shan Lu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2005.29", "hpca", 2005]], "Shan Lu": [["SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs", ["Feng Qin", "Shan Lu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2005.29", "hpca", 2005]], "Yuanyuan Zhou": [["SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs", ["Feng Qin", "Shan Lu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2005.29", "hpca", 2005]], "Marc L. Corliss": [["Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/HPCA.2005.18", "hpca", 2005]], "E. Christopher Lewis": [["Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/HPCA.2005.18", "hpca", 2005]], "Amir Roth": [["Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/HPCA.2005.18", "hpca", 2005]], "C. Scott Ananian": [["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", "hpca", 2005]], "Krste Asanovic": [["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", "hpca", 2005]], "Bradley C. Kuszmaul": [["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", "hpca", 2005]], "Charles E. Leiserson": [["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", "hpca", 2005]], "Sean Lie": [["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", "hpca", 2005]], "Michael R. Marty": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "Jesse D. Bingham": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "Mark D. Hill": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "Alan J. Hu": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "Milo M. K. Martin": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "David A. Wood": [["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", "hpca", 2005]], "Dhruba Chandra": [["Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2005.27", "hpca", 2005]], "Fei Guo": [["Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2005.27", "hpca", 2005]], "Seongbeom Kim": [["Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2005.27", "hpca", 2005]], "Yan Solihin": [["Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2005.27", "hpca", 2005]], "Youtao Zhang": [["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", "hpca", 2005]], "Lan Gao": [["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", "hpca", 2005]], "Jun Yang": [["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", "hpca", 2005]], "Xiangyu Zhang": [["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", "hpca", 2005]], "Rajiv Gupta": [["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", "hpca", 2005]]}