module top_module(
  output reg out);

  always @(*) begin
    out = 1'b0;
  end
  
endmodule
