EESchema-LIBRARY Version 2.4
#encoding utf-8
#
#
# Symbol set of : HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC
#
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC
#
DEF HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC U 0 50 Y Y 1 L N
ALIAS GAL16V8
F0 "U" 100 1150 50 H V L TNN
F1 "HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC" 100 1050 50 H V L TNB
F2 "Package_DIP:DIP-20_W7.62mm_LongPads" 100 1250 50 H I L TNN
F3 "https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/GAL/GAL16V8883DataSheet.ashx" 100 1350 50 H I L TNN
DRAW
S -500 950 500 -950 0 0 10 f
S -500 550 -100 -550 0 0 10 N
S 100 550 500 -350 0 0 10 N
X I/CLK 1 -800 450 300 R 50 50 0 0 I 
X I 2 -800 350 300 R 50 50 0 0 I 
X I 3 -800 250 300 R 50 50 0 0 I 
X I 4 -800 150 300 R 50 50 0 0 I 
X I 5 -800 50 300 R 50 50 0 0 I 
X I 6 -800 -50 300 R 50 50 0 0 I 
X I 7 -800 -150 300 R 50 50 0 0 I 
X I 8 -800 -250 300 R 50 50 0 0 I 
X I 9 -800 -350 300 R 50 50 0 0 I 
X I/~OE~ 11 -800 -450 300 R 50 50 0 0 I 
X VCC 20 0 1250 300 D 50 50 0 0 W 
X I/O/Q 12 800 450 300 L 50 50 0 0 B 
X I/O/Q 13 800 350 300 L 50 50 0 0 B 
X I/O/Q 14 800 250 300 L 50 50 0 0 B 
X I/O/Q 15 800 150 300 L 50 50 0 0 B 
X I/O/Q 16 800 50 300 L 50 50 0 0 B 
X I/O/Q 17 800 -50 300 L 50 50 0 0 B 
X I/O/Q 18 800 -150 300 L 50 50 0 0 B 
X I/O/Q 19 800 -250 300 L 50 50 0 0 B 
X GND 10 0 -1250 300 U 50 50 0 0 W 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC -- Multiple units symbol
#
DEF HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC_MU U 0 50 Y Y 3 L N
ALIAS GAL16V8_MU
F0 "U" 0 300 50 H V L TNN
F1 "HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC" 0 200 50 H V L TNB
F2 "Package_DIP:DIP-20_W7.62mm_LongPads" 0 400 50 H I L TNN
F3 "https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/GAL/GAL16V8883DataSheet.ashx" 0 500 50 H I L TNN
DRAW
# --- --- --- ---
# IN -- Data input
#
T 0 0 100 50 1 1 0 "Data input" Normal 0 L T
S 0 0 500 -1100 1 0 10 f
X I/CLK 1 -300 -100 300 R 50 50 1 0 I 
X I 2 -300 -200 300 R 50 50 1 0 I 
X I 3 -300 -300 300 R 50 50 1 0 I 
X I 4 -300 -400 300 R 50 50 1 0 I 
X I 5 -300 -500 300 R 50 50 1 0 I 
X I 6 -300 -600 300 R 50 50 1 0 I 
X I 7 -300 -700 300 R 50 50 1 0 I 
X I 8 -300 -800 300 R 50 50 1 0 I 
X I 9 -300 -900 300 R 50 50 1 0 I 
X I/~OE~ 11 -300 -1000 300 R 50 50 1 0 I 
# --- --- --- ---
# INOUT -- Either input, output or registered
#
T 0 0 100 50 1 2 0 "Either input, output or registered" Normal 0 L T
S 0 0 500 -900 2 0 10 f
X I/O/Q 12 800 -100 300 L 50 50 2 0 B 
X I/O/Q 13 800 -200 300 L 50 50 2 0 B 
X I/O/Q 14 800 -300 300 L 50 50 2 0 B 
X I/O/Q 15 800 -400 300 L 50 50 2 0 B 
X I/O/Q 16 800 -500 300 L 50 50 2 0 B 
X I/O/Q 17 800 -600 300 L 50 50 2 0 B 
X I/O/Q 18 800 -700 300 L 50 50 2 0 B 
X I/O/Q 19 800 -800 300 L 50 50 2 0 B 
# --- --- --- ---
# POWER -- Power distribution
#
T 0 0 100 50 1 3 0 "Power distribution" Normal 0 L T
S 0 0 500 -500 3 0 10 f
X VCC 20 -300 -100 300 R 50 50 3 0 W 
X GND 10 400 -800 300 U 50 50 3 0 W 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC -- Physical, single unit symbol
#
DEF HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC_PHY U 0 50 Y Y 1 L N
ALIAS GAL16V8_PHY
F0 "U" -450 750 50 H V L TNN
F1 "HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC" -450 650 50 H V L TNB
F2 "Package_DIP:DIP-20_W7.62mm_LongPads" -450 850 50 H I L TNN
F3 "https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/GAL/GAL16V8883DataSheet.ashx" -450 950 50 H I L TNN
DRAW
S -450 550 450 -550 0 0 10 f
X I/CLK 1 -750 450 300 R 50 50 0 0 I 
X I 2 -750 350 300 R 50 50 0 0 I 
X I 3 -750 250 300 R 50 50 0 0 I 
X I 4 -750 150 300 R 50 50 0 0 I 
X I 5 -750 50 300 R 50 50 0 0 I 
X I 6 -750 -50 300 R 50 50 0 0 I 
X I 7 -750 -150 300 R 50 50 0 0 I 
X I 8 -750 -250 300 R 50 50 0 0 I 
X I 9 -750 -350 300 R 50 50 0 0 I 
X GND 10 -750 -450 300 R 50 50 0 0 W 
X VCC 20 750 450 300 L 50 50 0 0 W 
X I/O/Q 19 750 350 300 L 50 50 0 0 B 
X I/O/Q 18 750 250 300 L 50 50 0 0 B 
X I/O/Q 17 750 150 300 L 50 50 0 0 B 
X I/O/Q 16 750 50 300 L 50 50 0 0 B 
X I/O/Q 15 750 -50 300 L 50 50 0 0 B 
X I/O/Q 14 750 -150 300 L 50 50 0 0 B 
X I/O/Q 13 750 -250 300 L 50 50 0 0 B 
X I/O/Q 12 750 -350 300 L 50 50 0 0 B 
X I/~OE~ 11 750 -450 300 L 50 50 0 0 I 
ENDDRAW
ENDDEF
### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
# HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC -- Physical socket, single unit symbol
#
DEF HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC_SOCKET U 0 50 Y Y 1 L N
ALIAS GAL16V8_SOCKET
F0 "U" -450 750 50 H V L TNN
F1 "HIGH_PERFORMANCE_E2_CMOS_PLD_GENERIC_ARRAY_LOGIC" -450 650 50 H V L TNB
F2 "Package_DIP:DIP-20_W7.62mm_LongPads" -450 850 50 H I L TNN
F3 "https://www.latticesemi.com/-/media/LatticeSemi/Documents/DataSheets/GAL/GAL16V8883DataSheet.ashx" -450 950 50 H I L TNN
DRAW
S -450 550 450 -550 0 0 10 f
X I/CLK 1 -750 450 300 R 50 50 0 0 P 
X I 2 -750 350 300 R 50 50 0 0 P 
X I 3 -750 250 300 R 50 50 0 0 P 
X I 4 -750 150 300 R 50 50 0 0 P 
X I 5 -750 50 300 R 50 50 0 0 P 
X I 6 -750 -50 300 R 50 50 0 0 P 
X I 7 -750 -150 300 R 50 50 0 0 P 
X I 8 -750 -250 300 R 50 50 0 0 P 
X I 9 -750 -350 300 R 50 50 0 0 P 
X GND 10 -750 -450 300 R 50 50 0 0 P 
X VCC 20 750 450 300 L 50 50 0 0 P 
X I/O/Q 19 750 350 300 L 50 50 0 0 P 
X I/O/Q 18 750 250 300 L 50 50 0 0 P 
X I/O/Q 17 750 150 300 L 50 50 0 0 P 
X I/O/Q 16 750 50 300 L 50 50 0 0 P 
X I/O/Q 15 750 -50 300 L 50 50 0 0 P 
X I/O/Q 14 750 -150 300 L 50 50 0 0 P 
X I/O/Q 13 750 -250 300 L 50 50 0 0 P 
X I/O/Q 12 750 -350 300 L 50 50 0 0 P 
X I/~OE~ 11 750 -450 300 L 50 50 0 0 P 
ENDDRAW
ENDDEF
#
#End Library
