#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb  6 20:55:53 2024
# Process ID: 40920
# Current directory: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34032 G:\Github\Verilog_Module\IP\Uart_RX_Core_V1_2\tmp_edit_project.xpr
# Log file: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/vivado.log
# Journal file: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2\vivado.jou
# Running On: Administrator, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
open_project G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v] -no_script -reset -force -quiet
remove_files  {G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v}
add_files -norecurse {G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v}
update_files -from_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml -to_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml -filesets [get_filesets *]
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml] -no_script -reset -force -quiet
remove_files  G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml
ipx::open_ipxact_file G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property display_name uart_reg_rx_module_v1_2 [ipx::current_core]
set_property description uart_reg_rx_module_v1_2 [ipx::current_core]
set_property version 1.2 [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property sdx_kernel false [ipx::current_core]
set_property sdx_kernel_type {} [ipx::current_core]
set_property vitis_drc {} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file xgui/uart_reg_rx_module_v1_1.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
import_files
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
ipx::unload_core g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property  ip_repo_paths  g:/Github/verilog_module [current_project]
update_ip_catalog
add_files -norecurse G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property file_type IP-XACT [get_files  G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml]
ipx::open_ipxact_file {G:\Github\Verilog_Module\IP\Uart_RX_Core_V1_2\component.xml}
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
launch_runs synth_1 -jobs 32
wait_on_run synth_1
ipx::add_file G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.runs/synth_1/uart_reg_rx_module.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files tmp_edit_project.runs/synth_1/uart_reg_rx_module.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
ipgui::add_param -name {CLK_FRE} -component [ipx::current_core] -display_name {Clk Fre} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {BPS} -component [ipx::current_core] -display_name {Bps} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {IDLE_CYCLE} -component [ipx::current_core] -display_name {Idle Cycle} -show_label {true} -show_range {true} -widget {}
ipgui::add_param -name {REG_WIDTH} -component [ipx::current_core] -display_name {Reg Width} -show_label {true} -show_range {true} -widget {}
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
ipgui::remove_page -component [ipx::current_core] [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
ipx::unload_core g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
