{
    "code": "module TopModule (\n    input logic clk,\n    input logic a,\n    output logic q\n);\n\n    logic state;\n\n    always @(posedge clk) begin\n        if (state == 1'b0 && a == 1'b1) begin\n            state <= 1'b1;\n        end else if (state == 1'b1 && a == 1'b0) begin\n            state <= 1'b0;\n        end\n    end\n\n    assign q = state;\n\nendmodule",
    "test_results": {
        "num_mismatch": 120,
        "passfail": "R"
    }
}