digraph "CFG for 'default_sort_size' function" {
	label="CFG for 'default_sort_size' function";

	Node0x1fef590 [shape=record,label="{%0:\l  %1 = alloca i64, align 8\l  %2 = alloca %struct.timespec, align 8\l  %3 = alloca double, align 8\l  %4 = alloca double, align 8\l  %5 = alloca double, align 8\l  %6 = bitcast i64* %1 to i8*, !dbg !1750\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %6) #14, !dbg !1750\l  call void @llvm.dbg.declare(metadata i64* %1, metadata !1739, metadata\l... !DIExpression()), !dbg !1751\l  store i64 -1, i64* %1, align 8, !dbg !1751, !tbaa !1752\l  %7 = bitcast %struct.timespec* %2 to i8*, !dbg !1756\l  call void @llvm.lifetime.start.p0i8(i64 16, i8* %7) #14, !dbg !1756\l  call void @llvm.dbg.declare(metadata %struct.timespec* %2, metadata !1740,\l... metadata !DIExpression()), !dbg !1757\l  %8 = call i32 @getrlimit(i32 2, %struct.timespec* %2) #14, !dbg !1758\l  %9 = icmp eq i32 %8, 0, !dbg !1760\l  br i1 %9, label %10, label %18, !dbg !1761\l|{<s0>T|<s1>F}}"];
	Node0x1fef590:s0 -> Node0x1fef690;
	Node0x1fef590:s1 -> Node0x1fef730;
	Node0x1fef690 [shape=record,label="{%10:\l\l  %11 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1762\l  %12 = load i64, i64* %11, align 8, !dbg !1762, !tbaa !1763\l  %13 = load i64, i64* %1, align 8, !dbg !1765, !tbaa !1752\l  %14 = icmp ult i64 %12, %13, !dbg !1766\l  br i1 %14, label %15, label %18, !dbg !1767\l|{<s0>T|<s1>F}}"];
	Node0x1fef690:s0 -> Node0x1fef6e0;
	Node0x1fef690:s1 -> Node0x1fef730;
	Node0x1fef6e0 [shape=record,label="{%15:\l\l  %16 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1768\l  %17 = load i64, i64* %16, align 8, !dbg !1768, !tbaa !1763\l  store i64 %17, i64* %1, align 8, !dbg !1769, !tbaa !1752\l  br label %18, !dbg !1770\l}"];
	Node0x1fef6e0 -> Node0x1fef730;
	Node0x1fef730 [shape=record,label="{%18:\l\l  %19 = call i32 @getrlimit(i32 9, %struct.timespec* %2) #14, !dbg !1771\l  %20 = icmp eq i32 %19, 0, !dbg !1773\l  br i1 %20, label %21, label %29, !dbg !1774\l|{<s0>T|<s1>F}}"];
	Node0x1fef730:s0 -> Node0x1fef780;
	Node0x1fef730:s1 -> Node0x1fef820;
	Node0x1fef780 [shape=record,label="{%21:\l\l  %22 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1775\l  %23 = load i64, i64* %22, align 8, !dbg !1775, !tbaa !1763\l  %24 = load i64, i64* %1, align 8, !dbg !1776, !tbaa !1752\l  %25 = icmp ult i64 %23, %24, !dbg !1777\l  br i1 %25, label %26, label %29, !dbg !1778\l|{<s0>T|<s1>F}}"];
	Node0x1fef780:s0 -> Node0x1fef7d0;
	Node0x1fef780:s1 -> Node0x1fef820;
	Node0x1fef7d0 [shape=record,label="{%26:\l\l  %27 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1779\l  %28 = load i64, i64* %27, align 8, !dbg !1779, !tbaa !1763\l  store i64 %28, i64* %1, align 8, !dbg !1780, !tbaa !1752\l  br label %29, !dbg !1781\l}"];
	Node0x1fef7d0 -> Node0x1fef820;
	Node0x1fef820 [shape=record,label="{%29:\l\l  %30 = load i64, i64* %1, align 8, !dbg !1782, !tbaa !1752\l  %31 = udiv i64 %30, 2, !dbg !1782\l  store i64 %31, i64* %1, align 8, !dbg !1782, !tbaa !1752\l  %32 = call i32 @getrlimit(i32 5, %struct.timespec* %2) #14, !dbg !1783\l  %33 = icmp eq i32 %32, 0, !dbg !1785\l  br i1 %33, label %34, label %46, !dbg !1786\l|{<s0>T|<s1>F}}"];
	Node0x1fef820:s0 -> Node0x1fef870;
	Node0x1fef820:s1 -> Node0x1fef910;
	Node0x1fef870 [shape=record,label="{%34:\l\l  %35 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1787\l  %36 = load i64, i64* %35, align 8, !dbg !1787, !tbaa !1763\l  %37 = udiv i64 %36, 16, !dbg !1788\l  %38 = mul i64 %37, 15, !dbg !1789\l  %39 = load i64, i64* %1, align 8, !dbg !1790, !tbaa !1752\l  %40 = icmp ult i64 %38, %39, !dbg !1791\l  br i1 %40, label %41, label %46, !dbg !1792\l|{<s0>T|<s1>F}}"];
	Node0x1fef870:s0 -> Node0x1fef8c0;
	Node0x1fef870:s1 -> Node0x1fef910;
	Node0x1fef8c0 [shape=record,label="{%41:\l\l  %42 = getelementptr inbounds %struct.timespec, %struct.timespec* %2, i32 0,\l... i32 0, !dbg !1793\l  %43 = load i64, i64* %42, align 8, !dbg !1793, !tbaa !1763\l  %44 = udiv i64 %43, 16, !dbg !1794\l  %45 = mul i64 %44, 15, !dbg !1795\l  store i64 %45, i64* %1, align 8, !dbg !1796, !tbaa !1752\l  br label %46, !dbg !1797\l}"];
	Node0x1fef8c0 -> Node0x1fef910;
	Node0x1fef910 [shape=record,label="{%46:\l\l  %47 = bitcast double* %3 to i8*, !dbg !1798\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %47) #14, !dbg !1798\l  call void @llvm.dbg.declare(metadata double* %3, metadata !1747, metadata\l... !DIExpression()), !dbg !1799\l  %48 = call double @physmem_available(), !dbg !1800\l  store double %48, double* %3, align 8, !dbg !1799, !tbaa !1801\l  %49 = bitcast double* %4 to i8*, !dbg !1803\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %49) #14, !dbg !1803\l  call void @llvm.dbg.declare(metadata double* %4, metadata !1748, metadata\l... !DIExpression()), !dbg !1804\l  %50 = call double @physmem_total(), !dbg !1805\l  store double %50, double* %4, align 8, !dbg !1804, !tbaa !1801\l  %51 = bitcast double* %5 to i8*, !dbg !1806\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %51) #14, !dbg !1806\l  call void @llvm.dbg.declare(metadata double* %5, metadata !1749, metadata\l... !DIExpression()), !dbg !1807\l  %52 = load double, double* %3, align 8, !dbg !1808, !tbaa !1801\l  %53 = load double, double* %4, align 8, !dbg !1808, !tbaa !1801\l  %54 = fdiv double %53, 8.000000e+00, !dbg !1808\l  %55 = fcmp ogt double %52, %54, !dbg !1808\l  br i1 %55, label %56, label %58, !dbg !1808\l|{<s0>T|<s1>F}}"];
	Node0x1fef910:s0 -> Node0x1fef960;
	Node0x1fef910:s1 -> Node0x1fef9b0;
	Node0x1fef960 [shape=record,label="{%56:\l\l  %57 = load double, double* %3, align 8, !dbg !1808, !tbaa !1801\l  br label %61, !dbg !1808\l}"];
	Node0x1fef960 -> Node0x1fefa00;
	Node0x1fef9b0 [shape=record,label="{%58:\l\l  %59 = load double, double* %4, align 8, !dbg !1808, !tbaa !1801\l  %60 = fdiv double %59, 8.000000e+00, !dbg !1808\l  br label %61, !dbg !1808\l}"];
	Node0x1fef9b0 -> Node0x1fefa00;
	Node0x1fefa00 [shape=record,label="{%61:\l\l  %62 = phi double [ %57, %56 ], [ %60, %58 ], !dbg !1808\l  store double %62, double* %5, align 8, !dbg !1807, !tbaa !1801\l  %63 = load double, double* %4, align 8, !dbg !1809, !tbaa !1801\l  %64 = fmul double %63, 7.500000e-01, !dbg !1811\l  %65 = load i64, i64* %1, align 8, !dbg !1812, !tbaa !1752\l  %66 = uitofp i64 %65 to double, !dbg !1812\l  %67 = fcmp olt double %64, %66, !dbg !1813\l  br i1 %67, label %68, label %72, !dbg !1814\l|{<s0>T|<s1>F}}"];
	Node0x1fefa00:s0 -> Node0x1fefa50;
	Node0x1fefa00:s1 -> Node0x1fefaa0;
	Node0x1fefa50 [shape=record,label="{%68:\l\l  %69 = load double, double* %4, align 8, !dbg !1815, !tbaa !1801\l  %70 = fmul double %69, 7.500000e-01, !dbg !1816\l  %71 = fptoui double %70 to i64, !dbg !1815\l  store i64 %71, i64* %1, align 8, !dbg !1817, !tbaa !1752\l  br label %72, !dbg !1818\l}"];
	Node0x1fefa50 -> Node0x1fefaa0;
	Node0x1fefaa0 [shape=record,label="{%72:\l\l  %73 = load double, double* %5, align 8, !dbg !1819, !tbaa !1801\l  %74 = load i64, i64* %1, align 8, !dbg !1821, !tbaa !1752\l  %75 = uitofp i64 %74 to double, !dbg !1821\l  %76 = fcmp olt double %73, %75, !dbg !1822\l  br i1 %76, label %77, label %80, !dbg !1823\l|{<s0>T|<s1>F}}"];
	Node0x1fefaa0:s0 -> Node0x1fefaf0;
	Node0x1fefaa0:s1 -> Node0x1fefb40;
	Node0x1fefaf0 [shape=record,label="{%77:\l\l  %78 = load double, double* %5, align 8, !dbg !1824, !tbaa !1801\l  %79 = fptoui double %78 to i64, !dbg !1824\l  store i64 %79, i64* %1, align 8, !dbg !1825, !tbaa !1752\l  br label %80, !dbg !1826\l}"];
	Node0x1fefaf0 -> Node0x1fefb40;
	Node0x1fefb40 [shape=record,label="{%80:\l\l  %81 = load i64, i64* %1, align 8, !dbg !1827, !tbaa !1752\l  %82 = load i32, i32* @nmerge, align 4, !dbg !1827, !tbaa !1828\l  %83 = zext i32 %82 to i64, !dbg !1827\l  %84 = mul i64 %83, 34, !dbg !1827\l  %85 = icmp ugt i64 %81, %84, !dbg !1827\l  br i1 %85, label %86, label %88, !dbg !1827\l|{<s0>T|<s1>F}}"];
	Node0x1fefb40:s0 -> Node0x1fefb90;
	Node0x1fefb40:s1 -> Node0x1fefbe0;
	Node0x1fefb90 [shape=record,label="{%86:\l\l  %87 = load i64, i64* %1, align 8, !dbg !1827, !tbaa !1752\l  br label %92, !dbg !1827\l}"];
	Node0x1fefb90 -> Node0x1fefc30;
	Node0x1fefbe0 [shape=record,label="{%88:\l\l  %89 = load i32, i32* @nmerge, align 4, !dbg !1827, !tbaa !1828\l  %90 = zext i32 %89 to i64, !dbg !1827\l  %91 = mul i64 %90, 34, !dbg !1827\l  br label %92, !dbg !1827\l}"];
	Node0x1fefbe0 -> Node0x1fefc30;
	Node0x1fefc30 [shape=record,label="{%92:\l\l  %93 = phi i64 [ %87, %86 ], [ %91, %88 ], !dbg !1827\l  %94 = bitcast double* %5 to i8*, !dbg !1830\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %94) #14, !dbg !1830\l  %95 = bitcast double* %4 to i8*, !dbg !1830\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %95) #14, !dbg !1830\l  %96 = bitcast double* %3 to i8*, !dbg !1830\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %96) #14, !dbg !1830\l  %97 = bitcast %struct.timespec* %2 to i8*, !dbg !1830\l  call void @llvm.lifetime.end.p0i8(i64 16, i8* %97) #14, !dbg !1830\l  %98 = bitcast i64* %1 to i8*, !dbg !1830\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %98) #14, !dbg !1830\l  ret i64 %93, !dbg !1831\l}"];
}
