nodari sitchinava 
nodari sitchinava 
nodari
sitchinava
karlsruhe
institute
technology
fasanengarten
5
building
50
34
room
207
76131
karlsruhe
germanyphone
49
721
608
46286fax
49
721
608
43088email
research
postdoctoral
researcher
institute
theoretical
informatics
karlsruhe
institute
technology
obtained
ph
center
algorithms
theory
computation
donald
bren
school
information
computer
sciences
university
california
irvine
supervision
michael
goodrich
graduation
spent
two
years
postdoctoral
researcher
center
massive
data
algorithmics
madalgo
computer
science
department
aarhus
university
interested
design
analysis
algorithms
particular
multi
core
architectures
external
memory
model
cache
oblivious
model
parallel
extensions
theoretical
aspects
gpgpu
computing
mapreduce
framework
also
interested
computational
geometry
graph
algorithms
hire
job
market
year
looking
tenure
track
academic
industrial
research
position
curriculum
vitae
postscript
version
pdf
version
teaching
algorithms
memory
hierarchies
winter
2012
2013
seminar
algorithms
realistic
parallel
models
summer
2012
efficient
graph
algorithms
spring
2010
summer
school
cache
oblivious
algorithms
summer
2008
publications
can
also
find
publications
google
scholar
dblp
theses
sitchinava
parallel
external
memory
model
algorithms
multicore
architectures
ph
thesis
university
california
irvine
september
2009
sitchinava
dynamic
scan
chains
novel
architecture
lower
cost
vlsi
test
master
thesis
massachusetts
institute
technology
september
2003
conference
proceedings
sitchinava
zeh
parallel
buffer
tree
proceedings
24th
acm
symposium
parallelism
algorithms
architectures
spaa
2012
goodrich
sitchinava
zhang
sorting
searching
simulation
mapreduce
framework
proceedings
22nd
international
symposium
algorithms
computation
isaac
2011
ajwani
sitchinava
zeh
optimal
algorithms
orthogonal
problems
private
cache
chip
multiprocessors
proceedings
26th
ieee
international
parallel
distributed
processing
symposium
ipdps
2011
ajwani
sitchinava
zeh
geometric
algorithms
private
cache
chip
multiprocessors
proceedings
18th
european
symposium
algorithms
esa
2010
arge
goodrich
sitchinava
parallel
external
memory
graph
algorithms
proceedings
25th
ieee
international
parallel
distributed
processing
symposium
ipdps
2010
arge
goodrich
nelson
sitchinava
fundamental
parallel
algorithms
private
cache
chip
multiprocessors
proceedings
20th
acm
symposium
parallelism
algorithms
architectures
spaa
2008
eppstein
goodrich
sitchinava
guard
placement
efficient
point
polygon
proofs
proceedings
23rd
annual
acm
symposium
computational
geometry
socg
2007
sitchinava
samaranayake
kapur
gizdarski
neuveux
williams
changing
scan
enable
shift
proceedings
22nd
ieee
vlsi
test
symposium
vts
pp
73
78
2004
samaranayake
gizdarski
sitchinava
neuveux
kapur
williams
reconfigurable
shared
scan
architecture
proceedings
21st
ieee
vlsi
test
symposium
vts
pp
9
14
2003
journal
publications
sitchinava
computational
geometry
parallel
external
memory
model
sigspatial
special
4
2
18
23
2012
samaranayake
sitchinava
kapur
amin
williams
dynamic
scan
driving
cost
test
ieee
computer
35
10
63
68
2002
invited
talks
parallel
buffer
tree
tu
eindhoven
host
prof
mark
de
berg
may
4
2012
parallel
buffer
tree
madalgo
aarhus
university
host
prof
gerth
st
lting
brodal
april
24
2012
parallel
computing
theoretical
perspective
georgia
institute
technology
host
prof
david
bader
march
17
2011
parallel
computing
theoretical
perspective
karlsruhe
institute
technology
host
prof
dr
peter
sanders
december
21
2010
parallel
computing
theoretical
perspective
goethe
university
frankfurt
host
prof
dr
ulrich
meyer
december
20
2010
geometric
algorithms
private
cache
chip
multiprocessors
university
california
irvine
host
prof
michael
goodrich
april
30
2010
parallel
external
memory
model
multicore
architectures
cambridge
university
host
prof
simon
moore
april
22
2009
parallel
external
memory
model
multicore
architectures
dalhousie
university
host
prof
norbert
zeh
october
16
2008
workshop
presentations
ajwani
sitchinava
zeh
optimal
distribution
sweeping
private
cache
chip
multiprocessors
workshop
massive
data
algorithmics
massive
2011
ajwani
sitchinava
zeh
geometric
algorithms
private
cache
chip
multiprocessors
workshop
massive
data
algorithmics
massive
2010
arge
goodrich
sitchinava
parallel
external
memory
model
workshop
theory
many
cores
mc
2009
sitchinava
samaranayake
kapur
neuveux
gizdarski
williams
dynamically
reconfigurable
shared
scan
architecture
ieee
international
test
synthesis
workshop
itsw
2004
sitchinava
samaranayake
kapur
neuveux
gizdarski
williams
spielman
segment
identification
algorithms
dynamic
scan
architecture
ieee
international
test
synthesis
workshop
itsw
2003
sitchinava
samaranayake
kapur
amin
williams
dft
ate
solution
lower
cost
test
ieee
workshop
test
resource
partitioning
2001
patents
dynamically
reconfigurable
shared
scan
test
architecture
inventors
kapur
sitchinava
samaranayake
gizdarski
neuveux
duggirala
williams
us
patents
7
836
368
7
836
367
7
418
640
7
596
733
7
743
299
7
774
663
last
modified
december
10
2012
