library ieee;
use iee.std_logic_1164.all;

entity verif_add is
	port( ResAdd : in std_logic_vector(3 downto 0);							--Resultat de l'operation sera mis a 0000 si erreur
			Cin : in std_logic;
			ResVerif : out std_logic_vector(3downto 0);
			error : out std_logic
); end;
			

