module test_FSM_ClockCounter();

input clk,rst,set_mode,c_s;

output [2:0]A,B;

wire r_end,y_end,g_end,fsm_r,fsm_y,fsm_g;

FSM FSM1(rst,r_end,y_end,g_end,clk,c_s,set_mode,fsm_r,fsm_y,fsm_g,A,B);

Clock_Counter CLKCounter(clk,rst,set_mode,fsm_r,fsm_y,fsm_g,c_s,r_end,y_end,g_end);

endmodule
