# ARM Pipelined CPU
- Written in Verilog
- Divided data path into five stages
- Implemented forwarding to avoid data hazards
