// Seed: 915854128
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri id_6,
    input wand id_7,
    output tri id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14
);
  assign id_6 = id_13;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    output logic id_4,
    output supply1 id_5
);
  initial @(posedge 1, id_1 or id_2.id_3.id_2) id_4 <= #1 1;
  logic [7:0][1 'h0] id_7, id_8;
  module_0(
      id_2, id_7, id_7, id_1, id_7, id_7, id_5, id_7, id_7, id_0, id_3, id_8, id_7, id_3, id_2
  );
  assign id_0 = 1;
  assign id_5 = id_7;
endmodule
