// Code your design here
module ha(
  input a,b,
  output reg s,c
); 
  always@(*)
    begin
     s=a^b;
      c=a&b;
    end
endmodule
//////////////////////////////////////
// Code your testbench here
// or browse Examples
module tb;
  reg a,b;
  
  wire s,c;
  ha dut(a,b,s,c);
  
  initial begin
    $monitor("a:%b || b:%b || c:%b || s:%b  ",a,b,c,s);
  
    for (int j=0;j<4;j++)begin
      {a,b}=j;
      #10;
    end
    
  end
  
  
  
endmodule
