{"vcs1":{"timestamp_begin":1682797487.719278255, "rt":1.39, "ut":0.24, "st":0.16}}
{"vcselab":{"timestamp_begin":1682797489.149958184, "rt":1.12, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1682797490.293741184, "rt":0.53, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682797487.418306957}
{"VCS_COMP_START_TIME": 1682797487.418306957}
{"VCS_COMP_END_TIME": 1682797491.616427272}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340756}}
{"stitch_vcselab": {"peak_mem": 238988}}
