Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 28 21:08:45 2022
| Host         : Wz-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           31 |
| No           | No                    | Yes                    |             300 |           89 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1601 |          591 |
| Yes          | Yes                   | No                     |              95 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  IF_ID/E[0]    |                                 |                  |                1 |              4 |
|  Smg/clk_400Hz |                                 |                  |                1 |              4 |
|  clk_IBUF_BUFG |                                 |                  |                2 |              4 |
|  clk_IBUF_BUFG |                                 | Smg/clk_400Hz_0  |                8 |             31 |
|  clk_IBUF_BUFG |                                 | clkin            |                8 |             31 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[14][31][0] | reset_IBUF       |                8 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[12][31][0]       | reset_IBUF       |               11 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[2][31][0]        | reset_IBUF       |                7 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[0][31][0]        | reset_IBUF       |               10 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[13][31][0]       | reset_IBUF       |                8 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[4][31][0]        | reset_IBUF       |                6 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[5][31][0]        | reset_IBUF       |               10 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[8][31][0]        | reset_IBUF       |               11 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[14][31][0]       | reset_IBUF       |               10 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[10][31][0]       | reset_IBUF       |               11 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[1][31][0]        | reset_IBUF       |                8 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[11][31][0]       | reset_IBUF       |                6 |             32 |
|  clk_cpu_BUFG  | EX_MEM/E[0]                     | reset_IBUF       |                9 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[3][31][0]        | reset_IBUF       |               13 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[6][31][0]        | reset_IBUF       |               12 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[7][31][0]        | reset_IBUF       |                8 |             32 |
|  clk_cpu_BUFG  | EX_MEM/RAM_reg[9][31][0]        | reset_IBUF       |               32 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[26][31][0] | reset_IBUF       |                8 |             32 |
|  clk_cpu_BUFG  | ID_EX/PC_add_4_out_reg[0]_1[0]  | reset_IBUF       |                6 |             32 |
|  clk_cpu_BUFG  | ID_EX/jrpc_reg[31][0]           | ID_EX/SR[0]      |                9 |             32 |
|  n_1_75_BUFG   |                                 |                  |               27 |             32 |
|  n_0_2321_BUFG | MEM_WB/E[0]                     | reset_IBUF       |                9 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[18][31][0] | reset_IBUF       |               10 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[24][31][0] | reset_IBUF       |               10 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[28][31][0] | reset_IBUF       |                8 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[2][31][0]  | reset_IBUF       |                7 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[31][31][0] | reset_IBUF       |               21 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[3][31][0]  | reset_IBUF       |               12 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[19][31][0] | reset_IBUF       |               12 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[7][31][0]  | reset_IBUF       |               19 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[8][31][0]  | reset_IBUF       |               15 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[1][31][0]  | reset_IBUF       |               11 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[22][31][0] | reset_IBUF       |               17 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[15][31][0] | reset_IBUF       |               15 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[27][31][0] | reset_IBUF       |                8 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[6][31][0]  | reset_IBUF       |               19 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[11][31][0] | reset_IBUF       |                7 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[10][31][0] | reset_IBUF       |               11 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[20][31][0] | reset_IBUF       |                8 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[29][31][0] | reset_IBUF       |               11 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[13][31][0] | reset_IBUF       |               13 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[17][31][0] | reset_IBUF       |               12 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[4][31][0]  | reset_IBUF       |               12 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[5][31][0]  | reset_IBUF       |               16 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[9][31][0]  | reset_IBUF       |               19 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[0][31][0]  | reset_IBUF       |               11 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[16][31][0] | reset_IBUF       |                8 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[30][31][0] | reset_IBUF       |               17 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[12][31][0] | reset_IBUF       |               15 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[21][31][0] | reset_IBUF       |               13 |             32 |
|  n_0_2321_BUFG | MEM_WB/REG_Files_reg[23][31][0] | reset_IBUF       |               19 |             32 |
|  clk_cpu_BUFG  | ID_EX/E[0]                      | reset_IBUF       |               31 |             96 |
|  clk_cpu_BUFG  |                                 | reset_IBUF       |               89 |            300 |
+----------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 16+    |                    55 |
+--------+-----------------------+


