{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 15:51:23 2017 " "Info: Processing started: Thu Jun 29 15:51:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ad9226 -c ad9226 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpin:inst3\|fout " "Info: Detected ripple clock \"fenpin:inst3\|fout\" as buffer" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } } { "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/fpga/modelsim/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpin:inst3\|fout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 register fenpin:inst3\|fout1 register fenpin:inst3\|fout 6.694 ns " "Info: Slack time is 6.694 ns for clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" between source register \"fenpin:inst3\|fout1\" and destination register \"fenpin:inst3\|fout\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "402.58 MHz " "Info: Fmax is restricted to 402.58 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.428 ns + Largest register register " "Info: + Largest register to register requirement is 7.428 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "7.692 ns + " "Info: + Setup relationship between source and destination is 7.692 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.439 ns " "Info: + Latch edge is 5.439 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Destination clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.253 ns " "Info: - Launch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 2.315 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 2.315 ns - Longest register " "Info: - Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.734 ns - Longest register register " "Info: - Longest register to register delay is 0.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst3\|fout1 1 REG LCFF_X1_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.206 ns) 0.626 ns fenpin:inst3\|fout~feeder 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(0.420 ns) + CELL(0.206 ns) = 0.626 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'fenpin:inst3\|fout~feeder'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.734 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.734 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.78 % ) " "Info: Total cell delay = 0.314 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.420 ns ( 57.22 % ) " "Info: Total interconnect delay = 0.420 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout~feeder {} fenpin:inst3|fout {} } { 0.000ns 0.420ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { fenpin:inst3|fout1 fenpin:inst3|fout~feeder fenpin:inst3|fout } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.734 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout~feeder {} fenpin:inst3|fout {} } { 0.000ns 0.420ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll_65M:inst\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"pll_65M:inst\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register ad9226:inst2\|date_out\[3\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] -2.516 ns " "Info: Slack time is -2.516 ns for clock \"clk\" between source register \"ad9226:inst2\|date_out\[3\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.741 ns + Largest register register " "Info: + Largest register to register requirement is -1.741 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.715 ns + " "Info: + Setup relationship between source and destination is 0.715 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.538 ns " "Info: + Latch edge is 1.538 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.823 ns " "Info: - Launch edge is 0.823 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.192 ns + Largest " "Info: + Largest clock skew is -2.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.741 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.741 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] 3 REG LCFF_X24_Y8_N17 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.741 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.06 % ) " "Info: Total cell delay = 1.756 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 4.933 ns - Longest register " "Info: - Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 4.933 ns ad9226:inst2\|date_out\[3\] 5 REG LCFF_X24_Y8_N3 3 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.16 % ) " "Info: Total cell delay = 1.636 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.297 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.775 ns - Longest register register " "Info: - Longest register to register delay is 0.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[3\] 1 REG LCFF_X24_Y8_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[3] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.206 ns) 0.667 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]~feeder 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(0.461 ns) + CELL(0.206 ns) = 0.667 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]~feeder'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.775 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\] 3 REG LCFF_X24_Y8_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.775 ns; Loc. = LCFF_X24_Y8_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[11\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 40.52 % ) " "Info: Total cell delay = 0.314 ns ( 40.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 59.48 % ) " "Info: Total interconnect delay = 0.461 ns ( 59.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { ad9226:inst2|date_out[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[3] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { ad9226:inst2|date_out[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.775 ns" { ad9226:inst2|date_out[3] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11] {} } { 0.000ns 0.461ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clk' 24 " "Warning: Can't achieve timing requirement Clock Setup: 'clk' along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:sld_hub_inst\|tdo 74.53 MHz 13.418 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 74.53 MHz between source register \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 13.418 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.448 ns + Longest register register " "Info: + Longest register to register delay is 6.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X15_Y11_N23 52 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 52; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.616 ns) 2.247 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2 2 COMB LCCOMB_X18_Y9_N0 5 " "Info: 2: + IC(1.631 ns) + CELL(0.616 ns) = 2.247 ns; Loc. = LCCOMB_X18_Y9_N0; Fanout = 5; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 901 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.206 ns) 3.183 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1 3 COMB LCCOMB_X18_Y10_N28 18 " "Info: 3: + IC(0.730 ns) + CELL(0.206 ns) = 3.183 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.589 ns) 4.152 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 4 COMB LCCOMB_X18_Y10_N10 1 " "Info: 4: + IC(0.380 ns) + CELL(0.589 ns) = 4.152 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~5'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 5 COMB LCCOMB_X18_Y10_N16 1 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 4.725 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~8'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 5.769 ns sld_hub:sld_hub_inst\|tdo~5 6 COMB LCCOMB_X18_Y10_N12 1 " "Info: 6: + IC(0.394 ns) + CELL(0.650 ns) = 5.769 ns; Loc. = LCCOMB_X18_Y10_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~5'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 6.340 ns sld_hub:sld_hub_inst\|tdo~6 7 COMB LCCOMB_X18_Y10_N2 1 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 6.340 ns; Loc. = LCCOMB_X18_Y10_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.448 ns sld_hub:sld_hub_inst\|tdo 8 REG LCFF_X18_Y10_N3 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.448 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 40.03 % ) " "Info: Total cell delay = 2.581 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 59.97 % ) " "Info: Total interconnect delay = 3.867 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.631ns 0.730ns 0.380ns 0.367ns 0.394ns 0.365ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.589ns 0.206ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.613 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 5.613 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X18_Y10_N3 2 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 5.613 ns; Loc. = LCFF_X18_Y10_N3; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.87 % ) " "Info: Total cell delay = 0.666 ns ( 11.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 88.13 % ) " "Info: Total interconnect delay = 4.947 ns ( 88.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.610 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 5.610 ns sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X15_Y11_N23 52 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 5.610 ns; Loc. = LCFF_X15_Y11_N23; Fanout = 52; REG Node = 'sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.87 % ) " "Info: Total cell delay = 0.666 ns ( 11.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.944 ns ( 88.13 % ) " "Info: Total interconnect delay = 4.944 ns ( 88.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 1034 -1 0 } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 sld_hub:sld_hub_inst|tdo~5 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~8 {} sld_hub:sld_hub_inst|tdo~5 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 1.631ns 0.730ns 0.380ns 0.367ns 0.394ns 0.365ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.589ns 0.206ns 0.650ns 0.206ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 4.098ns 0.849ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.610 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.610 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 4.098ns 0.846ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 register fenpin:inst3\|fout1 register fenpin:inst3\|fout1 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" between source register \"fenpin:inst3\|fout1\" and destination register \"fenpin:inst3\|fout1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fenpin:inst3\|fout1 1 REG LCFF_X1_Y6_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns fenpin:inst3\|fout1~0 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'fenpin:inst3\|fout1~0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout1~0 {} fenpin:inst3|fout1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.253 ns " "Info: + Latch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Destination clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.253 ns " "Info: - Launch edge is -2.253 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_65M:inst\|altpll:altpll_component\|_clk0 7.692 ns -2.253 ns  50 " "Info: Clock period of Source clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is 7.692 ns with  offset of -2.253 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 2.315 ns + Longest register " "Info: + Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 2.315 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 2.315 ns fenpin:inst3\|fout1 3 REG LCFF_X1_Y6_N19 2 " "Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.315 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 2; REG Node = 'fenpin:inst3\|fout1'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.77 % ) " "Info: Total cell delay = 0.666 ns ( 28.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 71.23 % ) " "Info: Total interconnect delay = 1.649 ns ( 71.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { fenpin:inst3|fout1 fenpin:inst3|fout1~0 fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { fenpin:inst3|fout1 {} fenpin:inst3|fout1~0 {} fenpin:inst3|fout1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout1 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout1 {} } { 0.000ns 0.837ns 0.812ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk\" between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 1 REG LCFF_X20_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0 2 COMB LCCOMB_X20_Y6_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff~0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.719 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.719 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.58 % ) " "Info: Total cell delay = 1.756 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.719 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clk~clkctrl 2 COMB CLKCTRL_G1 357 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G1; Fanout = 357; COMB Node = 'clk~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 2.719 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff 3 REG LCFF_X20_Y6_N23 2 " "Info: 3: + IC(0.820 ns) + CELL(0.666 ns) = 2.719 ns; Loc. = LCFF_X20_Y6_N23; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_out_mode_ff'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.58 % ) " "Info: Total cell delay = 1.756 ns ( 64.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 35.42 % ) " "Info: Total interconnect delay = 0.963 ns ( 35.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_signaltap.vhd" 934 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { clk {} clk~combout {} clk~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff {} } { 0.000ns 0.000ns 0.143ns 0.820ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ad9226:inst2\|date_out\[1\] ad_12\[1\] clk 5.323 ns register " "Info: tsu for register \"ad9226:inst2\|date_out\[1\]\" (data pin = \"ad_12\[1\]\", clock pin = \"clk\") is 5.323 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.024 ns + Longest pin register " "Info: + Longest pin to register delay is 8.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns ad_12\[1\] 1 PIN PIN_74 1 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 1; PIN Node = 'ad_12\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad_12[1] } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 88 472 640 104 "ad_12\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.599 ns) + CELL(0.460 ns) 8.024 ns ad9226:inst2\|date_out\[1\] 2 REG LCFF_X22_Y6_N29 3 " "Info: 2: + IC(6.599 ns) + CELL(0.460 ns) = 8.024 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "7.059 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.425 ns ( 17.76 % ) " "Info: Total cell delay = 1.425 ns ( 17.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 82.24 % ) " "Info: Total interconnect delay = 6.599 ns ( 82.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { ad_12[1] {} ad_12[1]~combout {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.965ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_65M:inst\|altpll:altpll_component\|_clk0 -2.253 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is -2.253 ns" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 destination 4.914 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to destination register is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 4.914 ns ad9226:inst2\|date_out\[1\] 5 REG LCFF_X22_Y6_N29 3 " "Info: 5: + IC(0.823 ns) + CELL(0.666 ns) = 4.914 ns; Loc. = LCFF_X22_Y6_N29; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[1\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.29 % ) " "Info: Total cell delay = 1.636 ns ( 33.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.278 ns ( 66.71 % ) " "Info: Total interconnect delay = 3.278 ns ( 66.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.823ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "8.024 ns" { ad_12[1] ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "8.024 ns" { ad_12[1] {} ad_12[1]~combout {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.000ns 6.599ns } { 0.000ns 0.965ns 0.460ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[1] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[1] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.823ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk date_out\[4\] ad9226:inst2\|date_out\[7\] 7.656 ns register " "Info: tco from clock \"clk\" to destination pin \"date_out\[4\]\" through register \"ad9226:inst2\|date_out\[7\]\" is 7.656 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_65M:inst\|altpll:altpll_component\|_clk0 -2.253 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" is -2.253 ns" {  } { { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 144 -120 48 160 "clk" "" } } } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_65M:inst\|altpll:altpll_component\|_clk0 source 4.933 ns + Longest register " "Info: + Longest clock path from clock \"pll_65M:inst\|altpll:altpll_component\|_clk0\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_65M:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_65M:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'pll_65M:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.970 ns) 2.619 ns fenpin:inst3\|fout 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 2.619 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'fenpin:inst3\|fout'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.000 ns) 3.425 ns fenpin:inst3\|fout~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(0.806 ns) + CELL(0.000 ns) = 3.425 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'fenpin:inst3\|fout~clkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { fenpin:inst3|fout fenpin:inst3|fout~clkctrl } "NODE_NAME" } } { "fenpin.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/fenpin.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 4.933 ns ad9226:inst2\|date_out\[7\] 5 REG LCFF_X24_Y8_N23 3 " "Info: 5: + IC(0.842 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X24_Y8_N23; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[7\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 33.16 % ) " "Info: Total cell delay = 1.636 ns ( 33.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 66.84 % ) " "Info: Total interconnect delay = 3.297 ns ( 66.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[7] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.672 ns + Longest register pin " "Info: + Longest register to pin delay is 4.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ad9226:inst2\|date_out\[7\] 1 REG LCFF_X24_Y8_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N23; Fanout = 3; REG Node = 'ad9226:inst2\|date_out\[7\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad9226:inst2|date_out[7] } "NODE_NAME" } } { "ad9226.v" "" { Text "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(3.226 ns) 4.672 ns date_out\[4\] 2 PIN PIN_67 0 " "Info: 2: + IC(1.446 ns) + CELL(3.226 ns) = 4.672 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'date_out\[4\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "ad9226_1.bdf" "" { Schematic "C:/Users/Administrator/Desktop/AD9226/AD9226（12ADC-65M）模块资料/AD9226测试程序/fuhao/ad9226_1.bdf" { { 128 960 1136 144 "date_out\[0..11\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 69.05 % ) " "Info: Total cell delay = 3.226 ns ( 69.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.446 ns ( 30.95 % ) " "Info: Total interconnect delay = 1.446 ns ( 30.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { ad9226:inst2|date_out[7] {} date_out[4] {} } { 0.000ns 1.446ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 pll_65M:inst|altpll:altpll_component|_clk0~clkctrl fenpin:inst3|fout fenpin:inst3|fout~clkctrl ad9226:inst2|date_out[7] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { pll_65M:inst|altpll:altpll_component|_clk0 {} pll_65M:inst|altpll:altpll_component|_clk0~clkctrl {} fenpin:inst3|fout {} fenpin:inst3|fout~clkctrl {} ad9226:inst2|date_out[7] {} } { 0.000ns 0.837ns 0.812ns 0.806ns 0.842ns } { 0.000ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { ad9226:inst2|date_out[7] date_out[4] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { ad9226:inst2|date_out[7] {} date_out[4] {} } { 0.000ns 1.446ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 3.056 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 3.056 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.056 ns) 3.056 ns altera_reserved_tdo 2 PIN PIN_10 0 " "Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 100.00 % ) " "Info: Total cell delay = 3.056 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "3.056 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 3.288 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.602 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.000 ns) 4.098 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G6 345 " "Info: 2: + IC(4.098 ns) + CELL(0.000 ns) = 4.098 ns; Loc. = CLKCTRL_G6; Fanout = 345; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "4.098 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.666 ns) 5.602 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X13_Y9_N19 1 " "Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 5.602 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 11.89 % ) " "Info: Total cell delay = 0.666 ns ( 11.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.936 ns ( 88.11 % ) " "Info: Total interconnect delay = 4.936 ns ( 88.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 4.098ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.620 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y7_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.370 ns) 2.512 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27 2 COMB LCCOMB_X13_Y9_N18 1 " "Info: 2: + IC(2.142 ns) + CELL(0.370 ns) = 2.512 ns; Loc. = LCCOMB_X13_Y9_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.620 ns sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] 3 REG LCFF_X13_Y9_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.620 ns; Loc. = LCFF_X13_Y9_N19; Fanout = 1; REG Node = 'sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]'" {  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "f:/fpga/modelsim/quartus/libraries/megafunctions/sld_rom_sr.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 18.24 % ) " "Info: Total cell delay = 0.478 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 81.76 % ) " "Info: Total interconnect delay = 2.142 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.142ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 4.098ns 0.838ns } { 0.000ns 0.000ns 0.666ns } "" } } { "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/modelsim/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] } "NODE_NAME" } } { "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/fpga/modelsim/quartus/bin/Technology_Viewer.qrui" "2.620 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~27 {} sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3] {} } { 0.000ns 2.142ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 15:51:24 2017 " "Info: Processing ended: Thu Jun 29 15:51:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
