(edif xilinx_pcie_1_1_ep_s6
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 4 5 17 54 22)
      (program "Xilinx ngc2edif" (version "O.87xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure xilinx_pcie_1_1_ep_s6.ngc xilinx_pcie_1_1_ep_s6.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port IB
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GTPA1_DUAL
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port TXINHIBIT0
              (direction INPUT)
            )
            (port CLK10
              (direction INPUT)
            )
            (port PLLCLK01
              (direction INPUT)
            )
            (port RXPRBSERR0
              (direction OUTPUT)
            )
            (port PHYSTATUS0
              (direction OUTPUT)
            )
            (port USRCODEERR0
              (direction INPUT)
            )
            (port TXCOMSTART0
              (direction INPUT)
            )
            (port RXVALID1
              (direction OUTPUT)
            )
            (port RXP0
              (direction INPUT)
            )
            (port RXUSRCLK0
              (direction INPUT)
            )
            (port DEN
              (direction INPUT)
            )
            (port TXELECIDLE0
              (direction INPUT)
            )
            (port RXBYTEREALIGN0
              (direction OUTPUT)
            )
            (port RXENPCOMMAALIGN1
              (direction INPUT)
            )
            (port INTDATAWIDTH0
              (direction INPUT)
            )
            (port DRDY
              (direction OUTPUT)
            )
            (port TXUSRCLK20
              (direction INPUT)
            )
            (port RXCHANBONDSEQ0
              (direction OUTPUT)
            )
            (port RXBUFRESET0
              (direction INPUT)
            )
            (port TXP1
              (direction OUTPUT)
            )
            (port TXOUTCLK1
              (direction OUTPUT)
            )
            (port RXUSRCLK21
              (direction INPUT)
            )
            (port RXPMASETPHASE0
              (direction INPUT)
            )
            (port GCLK00
              (direction INPUT)
            )
            (port RXBYTEISALIGNED1
              (direction OUTPUT)
            )
            (port RXRECCLK0
              (direction OUTPUT)
            )
            (port RXCHBONDSLAVE1
              (direction INPUT)
            )
            (port RXCHANREALIGN0
              (direction OUTPUT)
            )
            (port PLLLKDET0
              (direction OUTPUT)
            )
            (port RXUSRCLK1
              (direction INPUT)
            )
            (port CLKINWEST0
              (direction INPUT)
            )
            (port PLLLKDET1
              (direction OUTPUT)
            )
            (port CLKINEAST1
              (direction INPUT)
            )
            (port RXCDRRESET0
              (direction INPUT)
            )
            (port REFCLKPWRDNB0
              (direction INPUT)
            )
            (port CLK00
              (direction INPUT)
            )
            (port TXPOLARITY1
              (direction INPUT)
            )
            (port PLLPOWERDOWN0
              (direction INPUT)
            )
            (port RXCHANREALIGN1
              (direction OUTPUT)
            )
            (port TXUSRCLK0
              (direction INPUT)
            )
            (port RXUSRCLK20
              (direction INPUT)
            )
            (port RXN0
              (direction INPUT)
            )
            (port DCLK
              (direction INPUT)
            )
            (port RXENCHANSYNC1
              (direction INPUT)
            )
            (port TXPRBSFORCEERR0
              (direction INPUT)
            )
            (port TXENPMAPHASEALIGN1
              (direction INPUT)
            )
            (port RXCOMMADET1
              (direction OUTPUT)
            )
            (port RESETDONE1
              (direction OUTPUT)
            )
            (port RXENMCOMMAALIGN0
              (direction INPUT)
            )
            (port GTPRESET0
              (direction INPUT)
            )
            (port TXDETECTRX0
              (direction INPUT)
            )
            (port TXN0
              (direction OUTPUT)
            )
            (port RXCHANISALIGNED1
              (direction OUTPUT)
            )
            (port REFCLKOUT1
              (direction OUTPUT)
            )
            (port RXELECIDLE1
              (direction OUTPUT)
            )
            (port TXPMASETPHASE0
              (direction INPUT)
            )
            (port RXENPMAPHASEALIGN1
              (direction INPUT)
            )
            (port TXINHIBIT1
              (direction INPUT)
            )
            (port DWE
              (direction INPUT)
            )
            (port RXPOLARITY0
              (direction INPUT)
            )
            (port GCLK01
              (direction INPUT)
            )
            (port RXDEC8B10BUSE1
              (direction INPUT)
            )
            (port RXSLIDE0
              (direction INPUT)
            )
            (port PLLLKDETEN0
              (direction INPUT)
            )
            (port IGNORESIGDET0
              (direction INPUT)
            )
            (port TXN1
              (direction OUTPUT)
            )
            (port TXRESET1
              (direction INPUT)
            )
            (port PLLCLK10
              (direction INPUT)
            )
            (port PLLCLK11
              (direction INPUT)
            )
            (port TXPOLARITY0
              (direction INPUT)
            )
            (port TXCOMTYPE1
              (direction INPUT)
            )
            (port REFCLKPLL0
              (direction OUTPUT)
            )
            (port RXPMASETPHASE1
              (direction INPUT)
            )
            (port TXUSRCLK21
              (direction INPUT)
            )
            (port CLKINWEST1
              (direction INPUT)
            )
            (port PLLPOWERDOWN1
              (direction INPUT)
            )
            (port INTDATAWIDTH1
              (direction INPUT)
            )
            (port GATERXELECIDLE1
              (direction INPUT)
            )
            (port RXP1
              (direction INPUT)
            )
            (port TXPDOWNASYNCH0
              (direction INPUT)
            )
            (port RXVALID0
              (direction OUTPUT)
            )
            (port RXSLIDE1
              (direction INPUT)
            )
            (port RXCHBONDMASTER1
              (direction INPUT)
            )
            (port RXENPCOMMAALIGN0
              (direction INPUT)
            )
            (port TSTCLK0
              (direction INPUT)
            )
            (port GCLK10
              (direction INPUT)
            )
            (port RXDEC8B10BUSE0
              (direction INPUT)
            )
            (port RXBYTEISALIGNED0
              (direction OUTPUT)
            )
            (port RXCHBONDSLAVE0
              (direction INPUT)
            )
            (port REFCLKOUT0
              (direction OUTPUT)
            )
            (port RXBYTEREALIGN1
              (direction OUTPUT)
            )
            (port RXRECCLK1
              (direction OUTPUT)
            )
            (port TXENC8B10BUSE1
              (direction INPUT)
            )
            (port TXENC8B10BUSE0
              (direction INPUT)
            )
            (port TSTCLK1
              (direction INPUT)
            )
            (port TXCOMSTART1
              (direction INPUT)
            )
            (port RXCHANISALIGNED0
              (direction OUTPUT)
            )
            (port RXPOLARITY1
              (direction INPUT)
            )
            (port USRCODEERR1
              (direction INPUT)
            )
            (port GATERXELECIDLE0
              (direction INPUT)
            )
            (port RXCHBONDMASTER0
              (direction INPUT)
            )
            (port RXPRBSERR1
              (direction OUTPUT)
            )
            (port CLK01
              (direction INPUT)
            )
            (port RXCOMMADETUSE0
              (direction INPUT)
            )
            (port REFCLKPWRDNB1
              (direction INPUT)
            )
            (port TXP0
              (direction OUTPUT)
            )
            (port GCLK11
              (direction INPUT)
            )
            (port TXCOMTYPE0
              (direction INPUT)
            )
            (port RXN1
              (direction INPUT)
            )
            (port TXPRBSFORCEERR1
              (direction INPUT)
            )
            (port RXBUFRESET1
              (direction INPUT)
            )
            (port RXRESET1
              (direction INPUT)
            )
            (port TXPMASETPHASE1
              (direction INPUT)
            )
            (port REFCLKPLL1
              (direction OUTPUT)
            )
            (port RXCOMMADET0
              (direction OUTPUT)
            )
            (port RXENMCOMMAALIGN1
              (direction INPUT)
            )
            (port TXOUTCLK0
              (direction OUTPUT)
            )
            (port PLLCLK00
              (direction INPUT)
            )
            (port RESETDONE0
              (direction OUTPUT)
            )
            (port IGNORESIGDET1
              (direction INPUT)
            )
            (port CLK11
              (direction INPUT)
            )
            (port RXRESET0
              (direction INPUT)
            )
            (port GTPRESET1
              (direction INPUT)
            )
            (port TXRESET0
              (direction INPUT)
            )
            (port TXENPMAPHASEALIGN0
              (direction INPUT)
            )
            (port RXELECIDLE0
              (direction OUTPUT)
            )
            (port PRBSCNTRESET0
              (direction INPUT)
            )
            (port TXPDOWNASYNCH1
              (direction INPUT)
            )
            (port RXENCHANSYNC0
              (direction INPUT)
            )
            (port TXUSRCLK1
              (direction INPUT)
            )
            (port RXCDRRESET1
              (direction INPUT)
            )
            (port RXCOMMADETUSE1
              (direction INPUT)
            )
            (port RXENPMAPHASEALIGN0
              (direction INPUT)
            )
            (port PRBSCNTRESET1
              (direction INPUT)
            )
            (port PHYSTATUS1
              (direction OUTPUT)
            )
            (port CLKINEAST0
              (direction INPUT)
            )
            (port RXCHANBONDSEQ1
              (direction OUTPUT)
            )
            (port PLLLKDETEN1
              (direction INPUT)
            )
            (port TXELECIDLE1
              (direction INPUT)
            )
            (port TXDETECTRX1
              (direction INPUT)
            )
            (port (array (rename RXENPRBSTST1 "RXENPRBSTST1<2:0>") 3)
              (direction INPUT))
            (port (array (rename TXCHARDISPMODE0 "TXCHARDISPMODE0<3:0>") 4)
              (direction INPUT))
            (port (array (rename TXBYPASS8B10B1 "TXBYPASS8B10B1<3:0>") 4)
              (direction INPUT))
            (port (array (rename GTPCLKFBSEL1WEST "GTPCLKFBSEL1WEST<1:0>") 2)
              (direction INPUT))
            (port (array (rename GTPCLKFBSEL0EAST "GTPCLKFBSEL0EAST<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXENPRBSTST0 "RXENPRBSTST0<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXSTATUS0 "RXSTATUS0<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename RXCHARISK1 "RXCHARISK1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename RXCLKCORCNT0 "RXCLKCORCNT0<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename RXCHARISK0 "RXCHARISK0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename RXCHBONDI "RXCHBONDI<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXNOTINTABLE1 "RXNOTINTABLE1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename GTPCLKFBWEST "GTPCLKFBWEST<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename TXENPRBSTST1 "TXENPRBSTST1<2:0>") 3)
              (direction INPUT))
            (port (array (rename TXDATAWIDTH0 "TXDATAWIDTH0<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXNOTINTABLE0 "RXNOTINTABLE0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DRPDO "DRPDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename TSTIN0 "TSTIN0<11:0>") 12)
              (direction INPUT))
            (port (array (rename TXRUNDISP0 "TXRUNDISP0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXCHARDISPMODE1 "TXCHARDISPMODE1<3:0>") 4)
              (direction INPUT))
            (port (array (rename LOOPBACK0 "LOOPBACK0<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXBUFSTATUS1 "RXBUFSTATUS1<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename TXBUFSTATUS0 "TXBUFSTATUS0<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename TXPOWERDOWN0 "TXPOWERDOWN0<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXCHARISCOMMA0 "RXCHARISCOMMA0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename RXEQMIX0 "RXEQMIX0<1:0>") 2)
              (direction INPUT))
            (port (array (rename TXCHARISK0 "TXCHARISK0<3:0>") 4)
              (direction INPUT))
            (port (array (rename TXCHARDISPVAL0 "TXCHARDISPVAL0<3:0>") 4)
              (direction INPUT))
            (port (array (rename DADDR "DADDR<7:0>") 8)
              (direction INPUT))
            (port (array (rename REFSELDYPLL0 "REFSELDYPLL0<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXLOSSOFSYNC0 "RXLOSSOFSYNC0<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename RCALOUTWEST "RCALOUTWEST<4:0>") 5)
              (direction OUTPUT))
            (port (array (rename TSTIN1 "TSTIN1<11:0>") 12)
              (direction INPUT))
            (port (array (rename RXPOWERDOWN0 "RXPOWERDOWN0<1:0>") 2)
              (direction INPUT))
            (port (array (rename GTPTEST1 "GTPTEST1<7:0>") 8)
              (direction INPUT))
            (port (array (rename TXDIFFCTRL1 "TXDIFFCTRL1<3:0>") 4)
              (direction INPUT))
            (port (array (rename RXCHBONDO "RXCHBONDO<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename TXDATAWIDTH1 "TXDATAWIDTH1<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXPOWERDOWN1 "RXPOWERDOWN1<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXDATAWIDTH1 "RXDATAWIDTH1<1:0>") 2)
              (direction INPUT))
            (port (array (rename GTPTEST0 "GTPTEST0<7:0>") 8)
              (direction INPUT))
            (port (array (rename RXDISPERR0 "RXDISPERR0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename GTPCLKFBSEL0WEST "GTPCLKFBSEL0WEST<1:0>") 2)
              (direction INPUT))
            (port (array (rename TXCHARDISPVAL1 "TXCHARDISPVAL1<3:0>") 4)
              (direction INPUT))
            (port (array (rename RCALINWEST "RCALINWEST<4:0>") 5)
              (direction INPUT))
            (port (array (rename TSTOUT0 "TSTOUT0<4:0>") 5)
              (direction OUTPUT))
            (port (array (rename TXCHARISK1 "TXCHARISK1<3:0>") 4)
              (direction INPUT))
            (port (array (rename TSTOUT1 "TSTOUT1<4:0>") 5)
              (direction OUTPUT))
            (port (array (rename GTPCLKOUT0 "GTPCLKOUT0<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename TXPREEMPHASIS1 "TXPREEMPHASIS1<2:0>") 3)
              (direction INPUT))
            (port (array (rename TXPOWERDOWN1 "TXPOWERDOWN1<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXLOSSOFSYNC1 "RXLOSSOFSYNC1<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename GTPCLKOUT1 "GTPCLKOUT1<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename REFSELDYPLL1 "REFSELDYPLL1<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXCLKCORCNT1 "RXCLKCORCNT1<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename TXDATA0 "TXDATA0<31:0>") 32)
              (direction INPUT))
            (port (array (rename LOOPBACK1 "LOOPBACK1<2:0>") 3)
              (direction INPUT))
            (port (array (rename TXBUFDIFFCTRL1 "TXBUFDIFFCTRL1<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXRUNDISP1 "RXRUNDISP1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename RXDATAWIDTH0 "RXDATAWIDTH0<1:0>") 2)
              (direction INPUT))
            (port (array (rename RCALOUTEAST "RCALOUTEAST<4:0>") 5)
              (direction OUTPUT))
            (port (array (rename RXDATA0 "RXDATA0<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename GTPCLKFBSEL1EAST "GTPCLKFBSEL1EAST<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXRUNDISP0 "RXRUNDISP0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXPREEMPHASIS0 "TXPREEMPHASIS0<2:0>") 3)
              (direction INPUT))
            (port (array (rename TXBYPASS8B10B0 "TXBYPASS8B10B0<3:0>") 4)
              (direction INPUT))
            (port (array (rename TXKERR1 "TXKERR1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXENPRBSTST0 "TXENPRBSTST0<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXEQMIX1 "RXEQMIX1<1:0>") 2)
              (direction INPUT))
            (port (array (rename RXCHARISCOMMA1 "RXCHARISCOMMA1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXBUFDIFFCTRL0 "TXBUFDIFFCTRL0<2:0>") 3)
              (direction INPUT))
            (port (array (rename RXBUFSTATUS0 "RXBUFSTATUS0<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename RXDATA1 "RXDATA1<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename TXDATA1 "TXDATA1<31:0>") 32)
              (direction INPUT))
            (port (array (rename RCALINEAST "RCALINEAST<4:0>") 5)
              (direction INPUT))
            (port (array (rename DI "DI<15:0>") 16)
              (direction INPUT))
            (port (array (rename TXKERR0 "TXKERR0<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXDIFFCTRL0 "TXDIFFCTRL0<3:0>") 4)
              (direction INPUT))
            (port (array (rename RXSTATUS1 "RXSTATUS1<2:0>") 3)
              (direction OUTPUT))
            (port (array (rename GTPCLKFBEAST "GTPCLKFBEAST<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename RXDISPERR1 "RXDISPERR1<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename TXBUFSTATUS1 "TXBUFSTATUS1<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename TXRUNDISP1 "TXRUNDISP1<3:0>") 4)
              (direction OUTPUT))
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell BUFIO2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port DIVCLK
              (direction OUTPUT)
            )
            (port IOCLK
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
            (port SERDESSTROBE
              (direction OUTPUT)
            )
          )
      )
    )
    (cell PCIE_A1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port TRNTSRCDSCN
              (direction INPUT)
            )
            (port TRNRSRCDSCN
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLFATALERRREPORTINGEN
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLCORRERRREPORTINGEN
              (direction OUTPUT)
            )
            (port PIPEPHYSTATUSA
              (direction INPUT)
            )
            (port CFGLINKCONTROLCOMMONCLOCK
              (direction OUTPUT)
            )
            (port DBGMLFRMDUNRECTYPE
              (direction OUTPUT)
            )
            (port TRNTCFGGNTN
              (direction INPUT)
            )
            (port TRNRSRCRDYN
              (direction OUTPUT)
            )
            (port PIPEGTTXELECIDLEB
              (direction OUTPUT)
            )
            (port CFGINTERRUPTASSERTN
              (direction INPUT)
            )
            (port PIPERXENTERELECIDLEA
              (direction INPUT)
            )
            (port DBGBADTLPSTATUS
              (direction OUTPUT)
            )
            (port TRNRDSTRDYN
              (direction INPUT)
            )
            (port DBGBADDLLPSTATUS
              (direction OUTPUT)
            )
            (port CFGERRLOCKEDN
              (direction INPUT)
            )
            (port USERCLK
              (direction INPUT)
            )
            (port TRNRSOFN
              (direction OUTPUT)
            )
            (port CFGCOMMANDSERREN
              (direction OUTPUT)
            )
            (port MIMTXWEN
              (direction OUTPUT)
            )
            (port CFGCOMMANDIOENABLE
              (direction OUTPUT)
            )
            (port TRNTSOFN
              (direction INPUT)
            )
            (port TRNTEOFN
              (direction INPUT)
            )
            (port PIPEPHYSTATUSB
              (direction INPUT)
            )
            (port DBGPOISTLPSTATUS
              (direction OUTPUT)
            )
            (port CFGDEVSTATUSFATALERRDETECTED
              (direction OUTPUT)
            )
            (port CLOCKLOCKED
              (direction INPUT)
            )
            (port DBGRPLYTIMEOUTSTATUS
              (direction OUTPUT)
            )
            (port CFGDEVSTATUSNONFATALERRDETECTED
              (direction OUTPUT)
            )
            (port CFGINTERRUPTRDYN
              (direction OUTPUT)
            )
            (port PIPETXRCVRDETB
              (direction OUTPUT)
            )
            (port MGTCLK
              (direction INPUT)
            )
            (port PIPERXRESETB
              (direction OUTPUT)
            )
            (port PIPERXPOLARITYB
              (direction OUTPUT)
            )
            (port PIPEGTRESETDONEB
              (direction INPUT)
            )
            (port MIMTXREN
              (direction OUTPUT)
            )
            (port MIMRXREN
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLENABLERO
              (direction OUTPUT)
            )
            (port DBGMLFRMDTCVC
              (direction OUTPUT)
            )
            (port CFGCOMMANDINTERRUPTDISABLE
              (direction OUTPUT)
            )
            (port DBGREGDETECTEDCORRECTABLE
              (direction OUTPUT)
            )
            (port CFGINTERRUPTN
              (direction INPUT)
            )
            (port CFGTRNPENDINGN
              (direction INPUT)
            )
            (port CFGERRCORN
              (direction INPUT)
            )
            (port USERRSTN
              (direction OUTPUT)
            )
            (port TRNTCFGREQN
              (direction OUTPUT)
            )
            (port CFGERRCPLABORTN
              (direction INPUT)
            )
            (port CFGLINKCONTOLRCB
              (direction OUTPUT)
            )
            (port DBGREGDETECTEDFATAL
              (direction OUTPUT)
            )
            (port CFGPMWAKEN
              (direction INPUT)
            )
            (port TRNTDSTRDYN
              (direction OUTPUT)
            )
            (port PIPEGTRESETDONEA
              (direction INPUT)
            )
            (port CFGERRPOSTEDN
              (direction INPUT)
            )
            (port DBGFCPROTOCOLERRSTATUS
              (direction OUTPUT)
            )
            (port DBGURPOISCFGWR
              (direction OUTPUT)
            )
            (port CFGRDWRDONEN
              (direction OUTPUT)
            )
            (port DBGBADTLPSEQNUM
              (direction OUTPUT)
            )
            (port CFGCOMMANDMEMENABLE
              (direction OUTPUT)
            )
            (port PIPERXPOLARITYA
              (direction OUTPUT)
            )
            (port DBGURSTATUS
              (direction OUTPUT)
            )
            (port CFGERRURN
              (direction INPUT)
            )
            (port CFGERRCPLTIMEOUTN
              (direction INPUT)
            )
            (port DBGREGDETECTEDNONFATAL
              (direction OUTPUT)
            )
            (port CFGERRCPLRDYN
              (direction OUTPUT)
            )
            (port CFGLINKCONTROLEXTENDEDSYNC
              (direction OUTPUT)
            )
            (port TRNTERRFWDN
              (direction INPUT)
            )
            (port CFGDEVSTATUSURDETECTED
              (direction OUTPUT)
            )
            (port TRNTERRDROPN
              (direction OUTPUT)
            )
            (port TRNLNKUPN
              (direction OUTPUT)
            )
            (port CFGTOTURNOFFN
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLNONFATALREPORTINGEN
              (direction OUTPUT)
            )
            (port TRNTSTRN
              (direction INPUT)
            )
            (port CFGDEVCONTROLAUXPOWEREN
              (direction OUTPUT)
            )
            (port DBGRPLYROLLOVERSTATUS
              (direction OUTPUT)
            )
            (port CFGTURNOFFOKN
              (direction INPUT)
            )
            (port DBGBADTLPLCRC
              (direction OUTPUT)
            )
            (port CFGRDENN
              (direction INPUT)
            )
            (port DBGMLFRMDLENGTH
              (direction OUTPUT)
            )
            (port DBGURNOBARHIT
              (direction OUTPUT)
            )
            (port DBGREGDETECTEDUNSUPPORTED
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLPHANTOMEN
              (direction OUTPUT)
            )
            (port DBGMLFRMDMPS
              (direction OUTPUT)
            )
            (port PIPERXENTERELECIDLEB
              (direction INPUT)
            )
            (port SYSRESETN
              (direction INPUT)
            )
            (port CFGCOMMANDBUSMASTERENABLE
              (direction OUTPUT)
            )
            (port TRNRERRFWDN
              (direction OUTPUT)
            )
            (port MIMRXWEN
              (direction OUTPUT)
            )
            (port TRNTSRCRDYN
              (direction INPUT)
            )
            (port PIPEGTTXELECIDLEA
              (direction OUTPUT)
            )
            (port CFGINTERRUPTMSIENABLE
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLURERRREPORTINGEN
              (direction OUTPUT)
            )
            (port DBGURUNSUPMSG
              (direction OUTPUT)
            )
            (port PIPERXRESETA
              (direction OUTPUT)
            )
            (port CFGDEVSTATUSCORRERRDETECTED
              (direction OUTPUT)
            )
            (port RECEIVEDHOTRESET
              (direction OUTPUT)
            )
            (port DBGRCVROVERFLOWSTATUS
              (direction OUTPUT)
            )
            (port DBGMLFRMDTLPSTATUS
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLEXTTAGEN
              (direction OUTPUT)
            )
            (port TRNRNPOKN
              (direction INPUT)
            )
            (port TRNREOFN
              (direction OUTPUT)
            )
            (port CFGDEVCONTROLNOSNOOPEN
              (direction OUTPUT)
            )
            (port DBGDLPROTOCOLSTATUS
              (direction OUTPUT)
            )
            (port PIPETXRCVRDETA
              (direction OUTPUT)
            )
            (port CFGERRECRCN
              (direction INPUT)
            )
            (port (rename CFGDSN_63_ "CFGDSN<63>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDSN_62_ "CFGDSN<62>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDSN_61_ "CFGDSN<61>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDSN_60_ "CFGDSN<60>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGDSN_59_ "CFGDSN<59>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGDSN_58_ "CFGDSN<58>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGDSN_57_ "CFGDSN<57>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGDSN_56_ "CFGDSN<56>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGDSN_55_ "CFGDSN<55>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGDSN_54_ "CFGDSN<54>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGDSN_53_ "CFGDSN<53>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGDSN_52_ "CFGDSN<52>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGDSN_51_ "CFGDSN<51>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGDSN_50_ "CFGDSN<50>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGDSN_49_ "CFGDSN<49>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGDSN_48_ "CFGDSN<48>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGDSN_47_ "CFGDSN<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename CFGDSN_46_ "CFGDSN<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename CFGDSN_45_ "CFGDSN<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename CFGDSN_44_ "CFGDSN<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename CFGDSN_43_ "CFGDSN<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename CFGDSN_42_ "CFGDSN<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename CFGDSN_41_ "CFGDSN<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename CFGDSN_40_ "CFGDSN<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename CFGDSN_39_ "CFGDSN<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename CFGDSN_38_ "CFGDSN<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename CFGDSN_37_ "CFGDSN<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename CFGDSN_36_ "CFGDSN<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename CFGDSN_35_ "CFGDSN<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename CFGDSN_34_ "CFGDSN<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename CFGDSN_33_ "CFGDSN<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename CFGDSN_32_ "CFGDSN<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename CFGDSN_31_ "CFGDSN<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename CFGDSN_30_ "CFGDSN<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename CFGDSN_29_ "CFGDSN<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename CFGDSN_28_ "CFGDSN<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename CFGDSN_27_ "CFGDSN<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename CFGDSN_26_ "CFGDSN<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename CFGDSN_25_ "CFGDSN<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename CFGDSN_24_ "CFGDSN<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename CFGDSN_23_ "CFGDSN<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename CFGDSN_22_ "CFGDSN<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename CFGDSN_21_ "CFGDSN<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename CFGDSN_20_ "CFGDSN<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename CFGDSN_19_ "CFGDSN<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename CFGDSN_18_ "CFGDSN<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename CFGDSN_17_ "CFGDSN<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename CFGDSN_16_ "CFGDSN<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename CFGDSN_15_ "CFGDSN<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 48) (owner "Xilinx"))
            )
            (port (rename CFGDSN_14_ "CFGDSN<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 49) (owner "Xilinx"))
            )
            (port (rename CFGDSN_13_ "CFGDSN<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 50) (owner "Xilinx"))
            )
            (port (rename CFGDSN_12_ "CFGDSN<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 51) (owner "Xilinx"))
            )
            (port (rename CFGDSN_11_ "CFGDSN<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 52) (owner "Xilinx"))
            )
            (port (rename CFGDSN_10_ "CFGDSN<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 53) (owner "Xilinx"))
            )
            (port (rename CFGDSN_9_ "CFGDSN<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 54) (owner "Xilinx"))
            )
            (port (rename CFGDSN_8_ "CFGDSN<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 55) (owner "Xilinx"))
            )
            (port (rename CFGDSN_7_ "CFGDSN<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 56) (owner "Xilinx"))
            )
            (port (rename CFGDSN_6_ "CFGDSN<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 57) (owner "Xilinx"))
            )
            (port (rename CFGDSN_5_ "CFGDSN<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 58) (owner "Xilinx"))
            )
            (port (rename CFGDSN_4_ "CFGDSN<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 59) (owner "Xilinx"))
            )
            (port (rename CFGDSN_3_ "CFGDSN<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 60) (owner "Xilinx"))
            )
            (port (rename CFGDSN_2_ "CFGDSN<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 61) (owner "Xilinx"))
            )
            (port (rename CFGDSN_1_ "CFGDSN<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 62) (owner "Xilinx"))
            )
            (port (rename CFGDSN_0_ "CFGDSN<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDSN<63:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 63) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_11_ "MIMTXRADDR<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_10_ "MIMTXRADDR<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_9_ "MIMTXRADDR<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_8_ "MIMTXRADDR<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_7_ "MIMTXRADDR<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_6_ "MIMTXRADDR<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_5_ "MIMTXRADDR<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_4_ "MIMTXRADDR<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_3_ "MIMTXRADDR<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_2_ "MIMTXRADDR<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_1_ "MIMTXRADDR<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMTXRADDR_0_ "MIMTXRADDR<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_11_ "TRNFCPD<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_10_ "TRNFCPD<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_9_ "TRNFCPD<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_8_ "TRNFCPD<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_7_ "TRNFCPD<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_6_ "TRNFCPD<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_5_ "TRNFCPD<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_4_ "TRNFCPD<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_3_ "TRNFCPD<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_2_ "TRNFCPD<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_1_ "TRNFCPD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename TRNFCPD_0_ "TRNFCPD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGPCIELINKSTATEN_2_ "CFGPCIELINKSTATEN<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGPCIELINKSTATEN<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGPCIELINKSTATEN_1_ "CFGPCIELINKSTATEN<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGPCIELINKSTATEN<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGPCIELINKSTATEN_0_ "CFGPCIELINKSTATEN<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGPCIELINKSTATEN<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPMODEA_1_ "PIPETXCHARDISPMODEA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPMODEA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPMODEA_0_ "PIPETXCHARDISPMODEA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPMODEA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_6_ "TRNRBARHITN<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_5_ "TRNRBARHITN<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_4_ "TRNRBARHITN<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_3_ "TRNRBARHITN<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_2_ "TRNRBARHITN<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_1_ "TRNRBARHITN<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNRBARHITN_0_ "TRNRBARHITN<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_35_ "MIMTXWDATA<35>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_34_ "MIMTXWDATA<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_33_ "MIMTXWDATA<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_32_ "MIMTXWDATA<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_31_ "MIMTXWDATA<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_30_ "MIMTXWDATA<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_29_ "MIMTXWDATA<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_28_ "MIMTXWDATA<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_27_ "MIMTXWDATA<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_26_ "MIMTXWDATA<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_25_ "MIMTXWDATA<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_24_ "MIMTXWDATA<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_23_ "MIMTXWDATA<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_22_ "MIMTXWDATA<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_21_ "MIMTXWDATA<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_20_ "MIMTXWDATA<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_19_ "MIMTXWDATA<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_18_ "MIMTXWDATA<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_17_ "MIMTXWDATA<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_16_ "MIMTXWDATA<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_15_ "MIMTXWDATA<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_14_ "MIMTXWDATA<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_13_ "MIMTXWDATA<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_12_ "MIMTXWDATA<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_11_ "MIMTXWDATA<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_10_ "MIMTXWDATA<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_9_ "MIMTXWDATA<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_8_ "MIMTXWDATA<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_7_ "MIMTXWDATA<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_6_ "MIMTXWDATA<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_5_ "MIMTXWDATA<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_4_ "MIMTXWDATA<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_3_ "MIMTXWDATA<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_2_ "MIMTXWDATA<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_1_ "MIMTXWDATA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename MIMTXWDATA_0_ "MIMTXWDATA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename PIPERXCHARISKA_1_ "PIPERXCHARISKA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXCHARISKA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXCHARISKA_0_ "PIPERXCHARISKA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXCHARISKA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_11_ "MIMRXRADDR<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_10_ "MIMRXRADDR<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_9_ "MIMRXRADDR<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_8_ "MIMRXRADDR<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_7_ "MIMRXRADDR<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_6_ "MIMRXRADDR<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_5_ "MIMRXRADDR<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_4_ "MIMRXRADDR<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_3_ "MIMRXRADDR<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_2_ "MIMRXRADDR<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_1_ "MIMRXRADDR<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMRXRADDR_0_ "MIMRXRADDR<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename TRNTD_31_ "TRNTD<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNTD_30_ "TRNTD<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNTD_29_ "TRNTD<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNTD_28_ "TRNTD<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNTD_27_ "TRNTD<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNTD_26_ "TRNTD<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNTD_25_ "TRNTD<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNTD_24_ "TRNTD<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNTD_23_ "TRNTD<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename TRNTD_22_ "TRNTD<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename TRNTD_21_ "TRNTD<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename TRNTD_20_ "TRNTD<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename TRNTD_19_ "TRNTD<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename TRNTD_18_ "TRNTD<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename TRNTD_17_ "TRNTD<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename TRNTD_16_ "TRNTD<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename TRNTD_15_ "TRNTD<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename TRNTD_14_ "TRNTD<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename TRNTD_13_ "TRNTD<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename TRNTD_12_ "TRNTD<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename TRNTD_11_ "TRNTD<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename TRNTD_10_ "TRNTD<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename TRNTD_9_ "TRNTD<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename TRNTD_8_ "TRNTD<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename TRNTD_7_ "TRNTD<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename TRNTD_6_ "TRNTD<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename TRNTD_5_ "TRNTD<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename TRNTD_4_ "TRNTD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename TRNTD_3_ "TRNTD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename TRNTD_2_ "TRNTD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename TRNTD_1_ "TRNTD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename TRNTD_0_ "TRNTD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNTD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename CFGREVID_7_ "CFGREVID<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGREVID_6_ "CFGREVID<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGREVID_5_ "CFGREVID<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGREVID_4_ "CFGREVID<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGREVID_3_ "CFGREVID<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGREVID_2_ "CFGREVID<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGREVID_1_ "CFGREVID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGREVID_0_ "CFGREVID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGREVID<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_34_ "MIMRXWDATA<34>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_33_ "MIMRXWDATA<33>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_32_ "MIMRXWDATA<32>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_31_ "MIMRXWDATA<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_30_ "MIMRXWDATA<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_29_ "MIMRXWDATA<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_28_ "MIMRXWDATA<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_27_ "MIMRXWDATA<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_26_ "MIMRXWDATA<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_25_ "MIMRXWDATA<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_24_ "MIMRXWDATA<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_23_ "MIMRXWDATA<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_22_ "MIMRXWDATA<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_21_ "MIMRXWDATA<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_20_ "MIMRXWDATA<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_19_ "MIMRXWDATA<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_18_ "MIMRXWDATA<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_17_ "MIMRXWDATA<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_16_ "MIMRXWDATA<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_15_ "MIMRXWDATA<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_14_ "MIMRXWDATA<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_13_ "MIMRXWDATA<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_12_ "MIMRXWDATA<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_11_ "MIMRXWDATA<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_10_ "MIMRXWDATA<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_9_ "MIMRXWDATA<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_8_ "MIMRXWDATA<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_7_ "MIMRXWDATA<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_6_ "MIMRXWDATA<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_5_ "MIMRXWDATA<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_4_ "MIMRXWDATA<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_3_ "MIMRXWDATA<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_2_ "MIMRXWDATA<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_1_ "MIMRXWDATA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename MIMRXWDATA_0_ "MIMRXWDATA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_11_ "TRNFCNPD<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_10_ "TRNFCNPD<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_9_ "TRNFCNPD<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_8_ "TRNFCNPD<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_7_ "TRNFCNPD<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_6_ "TRNFCNPD<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_5_ "TRNFCNPD<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_4_ "TRNFCNPD<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_3_ "TRNFCNPD<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_2_ "TRNFCNPD<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_1_ "TRNFCNPD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename TRNFCNPD_0_ "TRNFCNPD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_7_ "TRNFCNPH<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_6_ "TRNFCNPH<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_5_ "TRNFCNPH<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_4_ "TRNFCNPH<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_3_ "TRNFCNPH<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_2_ "TRNFCNPH<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_1_ "TRNFCNPH<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCNPH_0_ "TRNFCNPH<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCNPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNFCSEL_2_ "TRNFCSEL<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNFCSEL<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCSEL_1_ "TRNFCSEL<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNFCSEL<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCSEL_0_ "TRNFCSEL<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "TRNFCSEL<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARISKA_1_ "PIPETXCHARISKA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARISKA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARISKA_0_ "PIPETXCHARISKA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARISKA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_15_ "PIPETXDATAA<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_14_ "PIPETXDATAA<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_13_ "PIPETXDATAA<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_12_ "PIPETXDATAA<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_11_ "PIPETXDATAA<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_10_ "PIPETXDATAA<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_9_ "PIPETXDATAA<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_8_ "PIPETXDATAA<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_7_ "PIPETXDATAA<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_6_ "PIPETXDATAA<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_5_ "PIPETXDATAA<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_4_ "PIPETXDATAA<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_3_ "PIPETXDATAA<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_2_ "PIPETXDATAA<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_1_ "PIPETXDATAA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAA_0_ "PIPETXDATAA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_15_ "PIPERXDATAA<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_14_ "PIPERXDATAA<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_13_ "PIPERXDATAA<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_12_ "PIPERXDATAA<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_11_ "PIPERXDATAA<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_10_ "PIPERXDATAA<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_9_ "PIPERXDATAA<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_8_ "PIPERXDATAA<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_7_ "PIPERXDATAA<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_6_ "PIPERXDATAA<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_5_ "PIPERXDATAA<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_4_ "PIPERXDATAA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_3_ "PIPERXDATAA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_2_ "PIPERXDATAA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_1_ "PIPERXDATAA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAA_0_ "PIPERXDATAA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_15_ "CFGSUBSYSVENID<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_14_ "CFGSUBSYSVENID<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_13_ "CFGSUBSYSVENID<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_12_ "CFGSUBSYSVENID<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_11_ "CFGSUBSYSVENID<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_10_ "CFGSUBSYSVENID<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_9_ "CFGSUBSYSVENID<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_8_ "CFGSUBSYSVENID<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_7_ "CFGSUBSYSVENID<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_6_ "CFGSUBSYSVENID<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_5_ "CFGSUBSYSVENID<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_4_ "CFGSUBSYSVENID<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_3_ "CFGSUBSYSVENID<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_2_ "CFGSUBSYSVENID<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_1_ "CFGSUBSYSVENID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSVENID_0_ "CFGSUBSYSVENID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_15_ "CFGDEVID<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_14_ "CFGDEVID<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_13_ "CFGDEVID<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_12_ "CFGDEVID<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_11_ "CFGDEVID<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_10_ "CFGDEVID<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_9_ "CFGDEVID<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_8_ "CFGDEVID<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_7_ "CFGDEVID<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_6_ "CFGDEVID<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_5_ "CFGDEVID<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_4_ "CFGDEVID<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_3_ "CFGDEVID<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_2_ "CFGDEVID<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_1_ "CFGDEVID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGDEVID_0_ "CFGDEVID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDEVID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSA_2_ "PIPERXSTATUSA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSA<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSA_1_ "PIPERXSTATUSA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSA<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSA_0_ "PIPERXSTATUSA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSA<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_35_ "MIMTXRDATA<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_34_ "MIMTXRDATA<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_33_ "MIMTXRDATA<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_32_ "MIMTXRDATA<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_31_ "MIMTXRDATA<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_30_ "MIMTXRDATA<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_29_ "MIMTXRDATA<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_28_ "MIMTXRDATA<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_27_ "MIMTXRDATA<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_26_ "MIMTXRDATA<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_25_ "MIMTXRDATA<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_24_ "MIMTXRDATA<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_23_ "MIMTXRDATA<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_22_ "MIMTXRDATA<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_21_ "MIMTXRDATA<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_20_ "MIMTXRDATA<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_19_ "MIMTXRDATA<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_18_ "MIMTXRDATA<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_17_ "MIMTXRDATA<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_16_ "MIMTXRDATA<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_15_ "MIMTXRDATA<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_14_ "MIMTXRDATA<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_13_ "MIMTXRDATA<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_12_ "MIMTXRDATA<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_11_ "MIMTXRDATA<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_10_ "MIMTXRDATA<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_9_ "MIMTXRDATA<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_8_ "MIMTXRDATA<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_7_ "MIMTXRDATA<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_6_ "MIMTXRDATA<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_5_ "MIMTXRDATA<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_4_ "MIMTXRDATA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_3_ "MIMTXRDATA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_2_ "MIMTXRDATA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_1_ "MIMTXRDATA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename MIMTXRDATA_0_ "MIMTXRDATA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename CFGLTSSMSTATE_4_ "CFGLTSSMSTATE<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGLTSSMSTATE_3_ "CFGLTSSMSTATE<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGLTSSMSTATE_2_ "CFGLTSSMSTATE<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGLTSSMSTATE_1_ "CFGLTSSMSTATE<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGLTSSMSTATE_0_ "CFGLTSSMSTATE<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARISKB_1_ "PIPETXCHARISKB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARISKB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARISKB_0_ "PIPETXCHARISKB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARISKB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDO_31_ "CFGDO<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDO_30_ "CFGDO<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDO_29_ "CFGDO<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDO_28_ "CFGDO<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGDO_27_ "CFGDO<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGDO_26_ "CFGDO<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGDO_25_ "CFGDO<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGDO_24_ "CFGDO<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGDO_23_ "CFGDO<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGDO_22_ "CFGDO<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGDO_21_ "CFGDO<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGDO_20_ "CFGDO<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGDO_19_ "CFGDO<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGDO_18_ "CFGDO<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGDO_17_ "CFGDO<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGDO_16_ "CFGDO<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGDO_15_ "CFGDO<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename CFGDO_14_ "CFGDO<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename CFGDO_13_ "CFGDO<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename CFGDO_12_ "CFGDO<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename CFGDO_11_ "CFGDO<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename CFGDO_10_ "CFGDO<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename CFGDO_9_ "CFGDO<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename CFGDO_8_ "CFGDO<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename CFGDO_7_ "CFGDO<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename CFGDO_6_ "CFGDO<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename CFGDO_5_ "CFGDO<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename CFGDO_4_ "CFGDO<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename CFGDO_3_ "CFGDO<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename CFGDO_2_ "CFGDO<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename CFGDO_1_ "CFGDO<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename CFGDO_0_ "CFGDO<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDO<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_7_ "TRNFCCPLH<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_6_ "TRNFCCPLH<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_5_ "TRNFCCPLH<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_4_ "TRNFCCPLH<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_3_ "TRNFCCPLH<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_2_ "TRNFCCPLH<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_1_ "TRNFCCPLH<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLH_0_ "TRNFCCPLH<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNRD_31_ "TRNRD<31>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNRD_30_ "TRNRD<30>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNRD_29_ "TRNRD<29>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNRD_28_ "TRNRD<28>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNRD_27_ "TRNRD<27>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNRD_26_ "TRNRD<26>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNRD_25_ "TRNRD<25>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNRD_24_ "TRNRD<24>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNRD_23_ "TRNRD<23>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename TRNRD_22_ "TRNRD<22>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename TRNRD_21_ "TRNRD<21>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename TRNRD_20_ "TRNRD<20>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename TRNRD_19_ "TRNRD<19>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename TRNRD_18_ "TRNRD<18>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename TRNRD_17_ "TRNRD<17>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename TRNRD_16_ "TRNRD<16>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename TRNRD_15_ "TRNRD<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename TRNRD_14_ "TRNRD<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename TRNRD_13_ "TRNRD<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename TRNRD_12_ "TRNRD<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename TRNRD_11_ "TRNRD<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename TRNRD_10_ "TRNRD<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename TRNRD_9_ "TRNRD<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename TRNRD_8_ "TRNRD<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename TRNRD_7_ "TRNRD<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename TRNRD_6_ "TRNRD<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename TRNRD_5_ "TRNRD<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename TRNRD_4_ "TRNRD<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename TRNRD_3_ "TRNRD<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename TRNRD_2_ "TRNRD<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename TRNRD_1_ "TRNRD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename TRNRD_0_ "TRNRD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNRD<31:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_7_ "CFGINTERRUPTDI<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_6_ "CFGINTERRUPTDI<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_5_ "CFGINTERRUPTDI<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_4_ "CFGINTERRUPTDI<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_3_ "CFGINTERRUPTDI<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_2_ "CFGINTERRUPTDI<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_1_ "CFGINTERRUPTDI<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDI_0_ "CFGINTERRUPTDI<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSB_2_ "PIPERXSTATUSB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSB<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSB_1_ "PIPERXSTATUSB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSB<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPERXSTATUSB_0_ "PIPERXSTATUSB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXSTATUSB<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPVALB_1_ "PIPETXCHARDISPVALB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPVALB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPVALB_0_ "PIPETXCHARDISPVALB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPVALB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_5_ "TRNTBUFAV<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_4_ "TRNTBUFAV<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_3_ "TRNTBUFAV<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_2_ "TRNTBUFAV<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_1_ "TRNTBUFAV<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNTBUFAV_0_ "TRNTBUFAV<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPVALA_1_ "PIPETXCHARDISPVALA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPVALA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPVALA_0_ "PIPETXCHARDISPVALA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPVALA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPEGTPOWERDOWNA_1_ "PIPEGTPOWERDOWNA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPEGTPOWERDOWNA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPEGTPOWERDOWNA_0_ "PIPEGTPOWERDOWNA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPEGTPOWERDOWNA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_7_ "CFGINTERRUPTDO<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_6_ "CFGINTERRUPTDO<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_5_ "CFGINTERRUPTDO<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_4_ "CFGINTERRUPTDO<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_3_ "CFGINTERRUPTDO<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_2_ "CFGINTERRUPTDO<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_1_ "CFGINTERRUPTDO<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTDO_0_ "CFGINTERRUPTDO<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPERXCHARISKB_1_ "PIPERXCHARISKB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXCHARISKB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXCHARISKB_0_ "PIPERXCHARISKB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXCHARISKB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXPAYLOAD_2_ "CFGDEVCONTROLMAXPAYLOAD<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXPAYLOAD<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXPAYLOAD_1_ "CFGDEVCONTROLMAXPAYLOAD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXPAYLOAD<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXPAYLOAD_0_ "CFGDEVCONTROLMAXPAYLOAD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXPAYLOAD<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_7_ "TRNFCPH<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_6_ "TRNFCPH<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_5_ "TRNFCPH<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_4_ "TRNFCPH<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_3_ "TRNFCPH<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_2_ "TRNFCPH<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_1_ "TRNFCPH<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCPH_0_ "TRNFCPH<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCPH<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPEGTPOWERDOWNB_1_ "PIPEGTPOWERDOWNB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPEGTPOWERDOWNB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPEGTPOWERDOWNB_0_ "PIPEGTPOWERDOWNB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPEGTPOWERDOWNB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_15_ "PIPETXDATAB<15>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_14_ "PIPETXDATAB<14>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_13_ "PIPETXDATAB<13>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_12_ "PIPETXDATAB<12>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_11_ "PIPETXDATAB<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_10_ "PIPETXDATAB<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_9_ "PIPETXDATAB<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_8_ "PIPETXDATAB<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_7_ "PIPETXDATAB<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_6_ "PIPETXDATAB<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_5_ "PIPETXDATAB<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_4_ "PIPETXDATAB<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_3_ "PIPETXDATAB<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_2_ "PIPETXDATAB<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_1_ "PIPETXDATAB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PIPETXDATAB_0_ "PIPETXDATAB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_9_ "CFGDWADDR<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_8_ "CFGDWADDR<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_7_ "CFGDWADDR<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_6_ "CFGDWADDR<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_5_ "CFGDWADDR<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_4_ "CFGDWADDR<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_3_ "CFGDWADDR<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_2_ "CFGDWADDR<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_1_ "CFGDWADDR<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGDWADDR_0_ "CFGDWADDR<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGDWADDR<9:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_34_ "MIMRXRDATA<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_33_ "MIMRXRDATA<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_32_ "MIMRXRDATA<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_31_ "MIMRXRDATA<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_30_ "MIMRXRDATA<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_29_ "MIMRXRDATA<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_28_ "MIMRXRDATA<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_27_ "MIMRXRDATA<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_26_ "MIMRXRDATA<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_25_ "MIMRXRDATA<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_24_ "MIMRXRDATA<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_23_ "MIMRXRDATA<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_22_ "MIMRXRDATA<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_21_ "MIMRXRDATA<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_20_ "MIMRXRDATA<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_19_ "MIMRXRDATA<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_18_ "MIMRXRDATA<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_17_ "MIMRXRDATA<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_16_ "MIMRXRDATA<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_15_ "MIMRXRDATA<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_14_ "MIMRXRDATA<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_13_ "MIMRXRDATA<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_12_ "MIMRXRDATA<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_11_ "MIMRXRDATA<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_10_ "MIMRXRDATA<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_9_ "MIMRXRDATA<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_8_ "MIMRXRDATA<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_7_ "MIMRXRDATA<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_6_ "MIMRXRDATA<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_5_ "MIMRXRDATA<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_4_ "MIMRXRDATA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_3_ "MIMRXRDATA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_2_ "MIMRXRDATA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_1_ "MIMRXRDATA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename MIMRXRDATA_0_ "MIMRXRDATA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename CFGVENID_15_ "CFGVENID<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGVENID_14_ "CFGVENID<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGVENID_13_ "CFGVENID<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGVENID_12_ "CFGVENID<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGVENID_11_ "CFGVENID<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGVENID_10_ "CFGVENID<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGVENID_9_ "CFGVENID<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGVENID_8_ "CFGVENID<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGVENID_7_ "CFGVENID<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGVENID_6_ "CFGVENID<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGVENID_5_ "CFGVENID<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGVENID_4_ "CFGVENID<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGVENID_3_ "CFGVENID<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGVENID_2_ "CFGVENID<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGVENID_1_ "CFGVENID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGVENID_0_ "CFGVENID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGVENID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGLINKCONTROLASPMCONTROL_1_ "CFGLINKCONTROLASPMCONTROL<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLINKCONTROLASPMCONTROL<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGLINKCONTROLASPMCONTROL_0_ "CFGLINKCONTROLASPMCONTROL<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGLINKCONTROLASPMCONTROL<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_11_ "MIMRXWADDR<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_10_ "MIMRXWADDR<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_9_ "MIMRXWADDR<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_8_ "MIMRXWADDR<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_7_ "MIMRXWADDR<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_6_ "MIMRXWADDR<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_5_ "MIMRXWADDR<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_4_ "MIMRXWADDR<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_3_ "MIMRXWADDR<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_2_ "MIMRXWADDR<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_1_ "MIMRXWADDR<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMRXWADDR_0_ "MIMRXWADDR<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_15_ "CFGSUBSYSID<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_14_ "CFGSUBSYSID<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_13_ "CFGSUBSYSID<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_12_ "CFGSUBSYSID<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_11_ "CFGSUBSYSID<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_10_ "CFGSUBSYSID<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_9_ "CFGSUBSYSID<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_8_ "CFGSUBSYSID<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_7_ "CFGSUBSYSID<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_6_ "CFGSUBSYSID<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_5_ "CFGSUBSYSID<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_4_ "CFGSUBSYSID<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_3_ "CFGSUBSYSID<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_2_ "CFGSUBSYSID<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_1_ "CFGSUBSYSID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGSUBSYSID_0_ "CFGSUBSYSID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_15_ "PIPERXDATAB<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_14_ "PIPERXDATAB<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_13_ "PIPERXDATAB<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_12_ "PIPERXDATAB<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_11_ "PIPERXDATAB<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_10_ "PIPERXDATAB<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_9_ "PIPERXDATAB<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_8_ "PIPERXDATAB<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_7_ "PIPERXDATAB<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_6_ "PIPERXDATAB<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_5_ "PIPERXDATAB<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_4_ "PIPERXDATAB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_3_ "PIPERXDATAB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_2_ "PIPERXDATAB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_1_ "PIPERXDATAB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename PIPERXDATAB_0_ "PIPERXDATAB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPMODEB_1_ "PIPETXCHARDISPMODEB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPMODEB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename PIPETXCHARDISPMODEB_0_ "PIPETXCHARDISPMODEB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "PIPETXCHARDISPMODEB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_47_ "CFGERRTLPCPLHEADER<47>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_46_ "CFGERRTLPCPLHEADER<46>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_45_ "CFGERRTLPCPLHEADER<45>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_44_ "CFGERRTLPCPLHEADER<44>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_43_ "CFGERRTLPCPLHEADER<43>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_42_ "CFGERRTLPCPLHEADER<42>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_41_ "CFGERRTLPCPLHEADER<41>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_40_ "CFGERRTLPCPLHEADER<40>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_39_ "CFGERRTLPCPLHEADER<39>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_38_ "CFGERRTLPCPLHEADER<38>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_37_ "CFGERRTLPCPLHEADER<37>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_36_ "CFGERRTLPCPLHEADER<36>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_35_ "CFGERRTLPCPLHEADER<35>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 12) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_34_ "CFGERRTLPCPLHEADER<34>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 13) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_33_ "CFGERRTLPCPLHEADER<33>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 14) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_32_ "CFGERRTLPCPLHEADER<32>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 15) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_31_ "CFGERRTLPCPLHEADER<31>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 16) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_30_ "CFGERRTLPCPLHEADER<30>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 17) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_29_ "CFGERRTLPCPLHEADER<29>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 18) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_28_ "CFGERRTLPCPLHEADER<28>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 19) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_27_ "CFGERRTLPCPLHEADER<27>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 20) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_26_ "CFGERRTLPCPLHEADER<26>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 21) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_25_ "CFGERRTLPCPLHEADER<25>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 22) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_24_ "CFGERRTLPCPLHEADER<24>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 23) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_23_ "CFGERRTLPCPLHEADER<23>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 24) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_22_ "CFGERRTLPCPLHEADER<22>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 25) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_21_ "CFGERRTLPCPLHEADER<21>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 26) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_20_ "CFGERRTLPCPLHEADER<20>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 27) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_19_ "CFGERRTLPCPLHEADER<19>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 28) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_18_ "CFGERRTLPCPLHEADER<18>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 29) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_17_ "CFGERRTLPCPLHEADER<17>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 30) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_16_ "CFGERRTLPCPLHEADER<16>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 31) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_15_ "CFGERRTLPCPLHEADER<15>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 32) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_14_ "CFGERRTLPCPLHEADER<14>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 33) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_13_ "CFGERRTLPCPLHEADER<13>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 34) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_12_ "CFGERRTLPCPLHEADER<12>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 35) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_11_ "CFGERRTLPCPLHEADER<11>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 36) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_10_ "CFGERRTLPCPLHEADER<10>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 37) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_9_ "CFGERRTLPCPLHEADER<9>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 38) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_8_ "CFGERRTLPCPLHEADER<8>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 39) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_7_ "CFGERRTLPCPLHEADER<7>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 40) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_6_ "CFGERRTLPCPLHEADER<6>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 41) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_5_ "CFGERRTLPCPLHEADER<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 42) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_4_ "CFGERRTLPCPLHEADER<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 43) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_3_ "CFGERRTLPCPLHEADER<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 44) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_2_ "CFGERRTLPCPLHEADER<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 45) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_1_ "CFGERRTLPCPLHEADER<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 46) (owner "Xilinx"))
            )
            (port (rename CFGERRTLPCPLHEADER_0_ "CFGERRTLPCPLHEADER<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 47) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTMMENABLE_2_ "CFGINTERRUPTMMENABLE<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTMMENABLE<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTMMENABLE_1_ "CFGINTERRUPTMMENABLE<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTMMENABLE<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGINTERRUPTMMENABLE_0_ "CFGINTERRUPTMMENABLE<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGINTERRUPTMMENABLE<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_11_ "TRNFCCPLD<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_10_ "TRNFCCPLD<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_9_ "TRNFCCPLD<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_8_ "TRNFCCPLD<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_7_ "TRNFCCPLD<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_6_ "TRNFCCPLD<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_5_ "TRNFCCPLD<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_4_ "TRNFCCPLD<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_3_ "TRNFCCPLD<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_2_ "TRNFCCPLD<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_1_ "TRNFCCPLD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename TRNFCCPLD_0_ "TRNFCCPLD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGFUNCTIONNUMBER_2_ "CFGFUNCTIONNUMBER<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGFUNCTIONNUMBER<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGFUNCTIONNUMBER_1_ "CFGFUNCTIONNUMBER<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGFUNCTIONNUMBER<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGFUNCTIONNUMBER_0_ "CFGFUNCTIONNUMBER<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGFUNCTIONNUMBER<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDEVICENUMBER_4_ "CFGDEVICENUMBER<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDEVICENUMBER_3_ "CFGDEVICENUMBER<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDEVICENUMBER_2_ "CFGDEVICENUMBER<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGDEVICENUMBER_1_ "CFGDEVICENUMBER<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGDEVICENUMBER_0_ "CFGDEVICENUMBER<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_7_ "CFGBUSNUMBER<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_6_ "CFGBUSNUMBER<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_5_ "CFGBUSNUMBER<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_4_ "CFGBUSNUMBER<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_3_ "CFGBUSNUMBER<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_2_ "CFGBUSNUMBER<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_1_ "CFGBUSNUMBER<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename CFGBUSNUMBER_0_ "CFGBUSNUMBER<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_11_ "MIMTXWADDR<11>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_10_ "MIMTXWADDR<10>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_9_ "MIMTXWADDR<9>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_8_ "MIMTXWADDR<8>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_7_ "MIMTXWADDR<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_6_ "MIMTXWADDR<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_5_ "MIMTXWADDR<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_4_ "MIMTXWADDR<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_3_ "MIMTXWADDR<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 8) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_2_ "MIMTXWADDR<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 9) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_1_ "MIMTXWADDR<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 10) (owner "Xilinx"))
            )
            (port (rename MIMTXWADDR_0_ "MIMTXWADDR<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 11) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXREADREQ_2_ "CFGDEVCONTROLMAXREADREQ<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXREADREQ<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXREADREQ_1_ "CFGDEVCONTROLMAXREADREQ<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXREADREQ<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename CFGDEVCONTROLMAXREADREQ_0_ "CFGDEVCONTROLMAXREADREQ<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "CFGDEVCONTROLMAXREADREQ<2:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
    (cell PLL_BASE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library xilinx_pcie_1_1_ep_s6_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename BMD_app_BMD "BMD")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port trn_clk
              (direction INPUT)
            )
            (port trn_reset_n
              (direction INPUT)
            )
            (port trn_lnk_up_n
              (direction INPUT)
            )
            (port trn_tdst_rdy_n
              (direction INPUT)
            )
            (port trn_tdst_dsc_n
              (direction INPUT)
            )
            (port trn_rsof_n
              (direction INPUT)
            )
            (port trn_reof_n
              (direction INPUT)
            )
            (port trn_rsrc_rdy_n
              (direction INPUT)
            )
            (port trn_rsrc_dsc_n
              (direction INPUT)
            )
            (port cfg_to_turnoff_n
              (direction INPUT)
            )
            (port cfg_interrupt_rdy_n
              (direction INPUT)
            )
            (port cfg_interrupt_msienable
              (direction INPUT)
            )
            (port cfg_rd_comp_bound
              (direction INPUT)
            )
            (port cfg_phant_func_en
              (direction INPUT)
            )
            (port cfg_rd_wr_done_n
              (direction INPUT)
            )
            (port pl_sel_link_rate
              (direction INPUT)
            )
            (port pl_link_gen2_capable
              (direction INPUT)
            )
            (port pl_link_partner_gen2_supported
              (direction INPUT)
            )
            (port pl_link_upcfg_capable
              (direction INPUT)
            )
            (port cfg_ext_tag_en
              (direction INPUT)
            )
            (port cfg_bus_mstr_enable
              (direction INPUT)
            )
            (port trn_tsof_n
              (direction OUTPUT)
            )
            (port trn_teof_n
              (direction OUTPUT)
            )
            (port trn_tsrc_rdy_n
              (direction OUTPUT)
            )
            (port trn_tsrc_dsc_n
              (direction OUTPUT)
            )
            (port trn_rdst_rdy_n
              (direction OUTPUT)
            )
            (port trn_rnp_ok_n
              (direction OUTPUT)
            )
            (port trn_rcpl_streaming_n
              (direction OUTPUT)
            )
            (port cfg_turnoff_ok_n
              (direction OUTPUT)
            )
            (port cfg_interrupt_n
              (direction OUTPUT)
            )
            (port cfg_interrupt_assert_n
              (direction OUTPUT)
            )
            (port cfg_rd_en_n
              (direction OUTPUT)
            )
            (port trn_tstr_n
              (direction OUTPUT)
            )
            (port pl_directed_link_speed
              (direction OUTPUT)
            )
            (port pl_directed_link_auton
              (direction OUTPUT)
            )
            (port pl_upstream_preemph_src
              (direction OUTPUT)
            )
            (port (array (rename trn_tbuf_av "trn_tbuf_av<5:0>") 6)
              (direction INPUT))
            (port (array (rename trn_rd "trn_rd<31:0>") 32)
              (direction INPUT))
            (port (array (rename trn_rrem_n "trn_rrem_n<3:0>") 4)
              (direction INPUT))
            (port (array (rename trn_rbar_hit_n "trn_rbar_hit_n<6:0>") 7)
              (direction INPUT))
            (port (array (rename cfg_interrupt_do "cfg_interrupt_do<7:0>") 8)
              (direction INPUT))
            (port (array (rename cfg_interrupt_mmenable "cfg_interrupt_mmenable<2:0>") 3)
              (direction INPUT))
            (port (array (rename cfg_neg_max_lnk_width "cfg_neg_max_lnk_width<5:0>") 6)
              (direction INPUT))
            (port (array (rename cfg_prg_max_payload_size "cfg_prg_max_payload_size<2:0>") 3)
              (direction INPUT))
            (port (array (rename cfg_max_rd_req_size "cfg_max_rd_req_size<2:0>") 3)
              (direction INPUT))
            (port (array (rename cfg_phant_func_supported "cfg_phant_func_supported<1:0>") 2)
              (direction INPUT))
            (port (array (rename cfg_do "cfg_do<31:0>") 32)
              (direction INPUT))
            (port (array (rename pl_ltssm_state "pl_ltssm_state<5:0>") 6)
              (direction INPUT))
            (port (array (rename pl_sel_link_width "pl_sel_link_width<1:0>") 2)
              (direction INPUT))
            (port (array (rename pl_initial_link_width "pl_initial_link_width<2:0>") 3)
              (direction INPUT))
            (port (array (rename pl_lane_reversal_mode "pl_lane_reversal_mode<1:0>") 2)
              (direction INPUT))
            (port (array (rename cfg_completer_id "cfg_completer_id<15:0>") 16)
              (direction INPUT))
            (port (array (rename trn_td "trn_td<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename trn_trem_n "trn_trem_n<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename cfg_interrupt_di "cfg_interrupt_di<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename cfg_dwaddr "cfg_dwaddr<9:0>") 10)
              (direction OUTPUT))
            (port (array (rename pl_directed_link_change "pl_directed_link_change<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename pl_directed_link_width "pl_directed_link_width<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename cpld_data_size_hwm "cpld_data_size_hwm<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename cur_rd_count_hwm "cur_rd_count_hwm<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename cpld_size "cpld_size<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename cur_mrd_count "cur_mrd_count<15:0>") 16)
              (direction OUTPUT))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd1_renamed_0 "BMD_CF/cfg_intf_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd2_renamed_1 "BMD_CF/cfg_intf_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd3_renamed_2 "BMD_CF/cfg_intf_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_rd_en_n_renamed_3 "BMD_CF/cfg_rd_en_n")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_dwaddr_3 "BMD_CF/cfg_dwaddr_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_dwaddr_2 "BMD_CF/cfg_dwaddr_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_dwaddr_1 "BMD_CF/cfg_dwaddr_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_dwaddr_0 "BMD_CF/cfg_dwaddr_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_TO_cfg_turnoff_ok_n_renamed_4 "BMD_TO/cfg_turnoff_ok_n")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance bmd_reset_n1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___bmd_reset_n1") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1 "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0B1F510F0B0F510") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1 "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<7>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAABBBB888A0202") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1 "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<10>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAFFAAFF0222") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1 "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<8>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAABBBB888A0202") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1 "BMD_CF/cfg_intf_state[4]_cfg_rd_wr_done_n_Select_25_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA883A8B3") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd3_In11 "BMD_CF/cfg_intf_state_FSM_FFd3-In11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___BMD_CF/cfg_intf_state_FSM_FFd3-In11") (owner "Xilinx"))
              (property INIT (string "98989A98") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd2_In11 "BMD_CF/cfg_intf_state_FSM_FFd2-In11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___BMD_CF/cfg_intf_state_FSM_FFd3-In11") (owner "Xilinx"))
              (property INIT (string "9A") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_intf_state_FSM_FFd1_In11 "BMD_CF/cfg_intf_state_FSM_FFd1-In11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "82828282FF828282") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_bme_state_renamed_5 "BMD_CF/cfg_bme_state")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename BMD_CF_cfg_bme_state_rstpot_renamed_6 "BMD_CF/cfg_bme_state_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DDDDDDDF88888880") (owner "Xilinx"))
            )
            (instance (rename BMD_CF_rst_n_01 "BMD_CF/rst_n_01")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___bmd_reset_n1") (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance cfg_rd_en_n_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net trn_clk
              (joined
                (portRef trn_clk)
                (portRef C (instanceRef BMD_CF_cfg_dwaddr_0))
                (portRef C (instanceRef BMD_CF_cfg_dwaddr_1))
                (portRef C (instanceRef BMD_CF_cfg_dwaddr_2))
                (portRef C (instanceRef BMD_CF_cfg_dwaddr_3))
                (portRef C (instanceRef BMD_CF_cfg_rd_en_n_renamed_3))
                (portRef C (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_renamed_2))
                (portRef C (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_renamed_1))
                (portRef C (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_renamed_0))
                (portRef C (instanceRef BMD_TO_cfg_turnoff_ok_n_renamed_4))
                (portRef C (instanceRef BMD_CF_cfg_bme_state_renamed_5))
              )
            )
            (net trn_reset_n
              (joined
                (portRef trn_reset_n)
                (portRef I0 (instanceRef bmd_reset_n1))
                (portRef I1 (instanceRef BMD_CF_rst_n_01))
              )
            )
            (net trn_lnk_up_n
              (joined
                (portRef trn_lnk_up_n)
                (portRef I1 (instanceRef bmd_reset_n1))
                (portRef I0 (instanceRef BMD_CF_rst_n_01))
              )
            )
            (net cfg_to_turnoff_n
              (joined
                (portRef cfg_to_turnoff_n)
                (portRef D (instanceRef BMD_TO_cfg_turnoff_ok_n_renamed_4))
              )
            )
            (net cfg_rd_wr_done_n
              (joined
                (portRef cfg_rd_wr_done_n)
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_In11))
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
              )
            )
            (net cfg_bus_mstr_enable
              (joined
                (portRef cfg_bus_mstr_enable)
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
                (portRef I5 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net cfg_interrupt_assert_n
              (joined
                (portRef cfg_interrupt_n)
                (portRef cfg_interrupt_assert_n)
                (portRef P (instanceRef XST_VCC))
                (portRef trn_tsrc_dsc_n)
                (portRef (member cur_mrd_count 15))
                (portRef trn_tsrc_rdy_n)
                (portRef trn_teof_n)
              )
            )
            (net (rename cfg_dwaddr_4_ "cfg_dwaddr<4>")
              (joined
                (portRef (member cfg_dwaddr 5))
                (portRef O (instanceRef cfg_rd_en_n_inv1_INV_0))
              )
            )
            (net (rename BMD_CF_cfg_dwaddr_3_ "BMD_CF/cfg_dwaddr<3>")
              (joined
                (portRef (member cfg_dwaddr 6))
                (portRef Q (instanceRef BMD_CF_cfg_dwaddr_3))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
              )
            )
            (net (rename BMD_CF_cfg_dwaddr_2_ "BMD_CF/cfg_dwaddr<2>")
              (joined
                (portRef (member cfg_dwaddr 7))
                (portRef Q (instanceRef BMD_CF_cfg_dwaddr_2))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
              )
            )
            (net (rename BMD_CF_cfg_dwaddr_1_ "BMD_CF/cfg_dwaddr<1>")
              (joined
                (portRef (member cfg_dwaddr 8))
                (portRef Q (instanceRef BMD_CF_cfg_dwaddr_1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
              )
            )
            (net (rename BMD_CF_cfg_dwaddr_0_ "BMD_CF/cfg_dwaddr<0>")
              (joined
                (portRef (member cfg_dwaddr 9))
                (portRef Q (instanceRef BMD_CF_cfg_dwaddr_0))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
              )
            )
            (net (rename BMD_CF_cfg_rd_en_n "BMD_CF/cfg_rd_en_n")
              (joined
                (portRef cfg_rd_en_n)
                (portRef Q (instanceRef BMD_CF_cfg_rd_en_n_renamed_3))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I (instanceRef cfg_rd_en_n_inv1_INV_0))
              )
            )
            (net (rename BMD_TO_cfg_turnoff_ok_n "BMD_TO/cfg_turnoff_ok_n")
              (joined
                (portRef cfg_turnoff_ok_n)
                (portRef Q (instanceRef BMD_TO_cfg_turnoff_ok_n_renamed_4))
              )
            )
            (net bmd_reset_n
              (joined
                (portRef O (instanceRef bmd_reset_n1))
                (portRef I0 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net pl_upstream_preemph_src
              (joined
                (portRef trn_rnp_ok_n)
                (portRef trn_tstr_n)
                (portRef (member pl_directed_link_width 1))
                (portRef (member pl_directed_link_width 0))
                (portRef pl_directed_link_auton)
                (portRef pl_upstream_preemph_src)
                (portRef (member cfg_interrupt_di 7))
                (portRef (member cfg_interrupt_di 6))
                (portRef (member cfg_interrupt_di 5))
                (portRef (member cfg_interrupt_di 4))
                (portRef (member cfg_interrupt_di 3))
                (portRef (member cfg_interrupt_di 2))
                (portRef (member cfg_interrupt_di 1))
                (portRef (member cfg_interrupt_di 0))
                (portRef (member cpld_size 31))
                (portRef (member cpld_size 30))
                (portRef (member cpld_size 29))
                (portRef (member cpld_size 28))
                (portRef (member cpld_size 27))
                (portRef (member cpld_size 26))
                (portRef (member cpld_size 25))
                (portRef (member cpld_size 24))
                (portRef (member cpld_size 21))
                (portRef (member cpld_size 20))
                (portRef (member cpld_size 19))
                (portRef (member cpld_size 18))
                (portRef (member cpld_size 17))
                (portRef (member cpld_size 16))
                (portRef (member cpld_size 15))
                (portRef (member cpld_size 14))
                (portRef (member cpld_size 13))
                (portRef (member cpld_size 12))
                (portRef (member cpld_size 11))
                (portRef (member cpld_size 10))
                (portRef (member cpld_size 9))
                (portRef (member cpld_size 8))
                (portRef (member cpld_size 7))
                (portRef (member cpld_size 6))
                (portRef (member cpld_size 5))
                (portRef (member cpld_size 4))
                (portRef (member cpld_size 3))
                (portRef (member cpld_size 2))
                (portRef (member cpld_size 1))
                (portRef (member cpld_size 0))
                (portRef G (instanceRef XST_GND))
                (portRef (member trn_trem_n 3))
                (portRef (member trn_trem_n 2))
                (portRef (member trn_trem_n 1))
                (portRef (member trn_trem_n 0))
                (portRef (member cfg_dwaddr 4))
                (portRef (member cfg_dwaddr 3))
                (portRef (member cfg_dwaddr 2))
                (portRef (member cfg_dwaddr 1))
                (portRef (member cfg_dwaddr 0))
                (portRef (member cpld_size 22))
                (portRef (member cpld_size 23))
                (portRef (member pl_directed_link_change 0))
                (portRef (member pl_directed_link_change 1))
                (portRef (member cur_mrd_count 0))
                (portRef (member cur_mrd_count 1))
                (portRef (member cur_mrd_count 2))
                (portRef (member cur_mrd_count 3))
                (portRef (member cur_mrd_count 4))
                (portRef (member cur_mrd_count 5))
                (portRef (member cur_mrd_count 6))
                (portRef (member cur_mrd_count 7))
                (portRef (member cur_mrd_count 8))
                (portRef (member cur_mrd_count 9))
                (portRef (member cur_mrd_count 10))
                (portRef (member cur_mrd_count 11))
                (portRef (member cur_mrd_count 12))
                (portRef (member cur_mrd_count 13))
                (portRef (member cur_mrd_count 14))
                (portRef (member trn_td 0))
                (portRef (member trn_td 1))
                (portRef (member trn_td 2))
                (portRef (member trn_td 3))
                (portRef (member trn_td 4))
                (portRef (member trn_td 5))
                (portRef (member trn_td 6))
                (portRef (member trn_td 7))
                (portRef (member trn_td 8))
                (portRef (member trn_td 9))
                (portRef (member trn_td 10))
                (portRef (member trn_td 11))
                (portRef (member trn_td 12))
                (portRef (member trn_td 13))
                (portRef (member trn_td 14))
                (portRef (member trn_td 15))
                (portRef (member trn_td 16))
                (portRef (member trn_td 17))
                (portRef (member trn_td 18))
                (portRef (member trn_td 19))
                (portRef (member trn_td 20))
                (portRef (member trn_td 21))
                (portRef (member trn_td 22))
                (portRef (member trn_td 23))
                (portRef (member trn_td 24))
                (portRef (member trn_td 25))
                (portRef (member trn_td 26))
                (portRef (member trn_td 27))
                (portRef (member trn_td 28))
                (portRef (member trn_td 29))
                (portRef (member trn_td 30))
                (portRef (member trn_td 31))
                (portRef trn_rdst_rdy_n)
              )
            )
            (net (rename BMD_CF_rst_n_0 "BMD_CF/rst_n_0")
              (joined
                (portRef R (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_renamed_2))
                (portRef R (instanceRef BMD_CF_cfg_dwaddr_0))
                (portRef R (instanceRef BMD_CF_cfg_dwaddr_1))
                (portRef R (instanceRef BMD_CF_cfg_dwaddr_2))
                (portRef R (instanceRef BMD_CF_cfg_dwaddr_3))
                (portRef S (instanceRef BMD_CF_cfg_rd_en_n_renamed_3))
                (portRef R (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_renamed_0))
                (portRef R (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_renamed_1))
                (portRef S (instanceRef BMD_TO_cfg_turnoff_ok_n_renamed_4))
                (portRef O (instanceRef BMD_CF_rst_n_01))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd2 "BMD_CF/cfg_intf_state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_renamed_1))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_In11))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
                (portRef I2 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd3 "BMD_CF/cfg_intf_state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_renamed_2))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_In11))
                (portRef I3 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
                (portRef I4 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd3_In1 "BMD_CF/cfg_intf_state_FSM_FFd3-In1")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_renamed_2))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd2_In1 "BMD_CF/cfg_intf_state_FSM_FFd2-In1")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_renamed_1))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_FSM_FFd2_In11))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd1_In1 "BMD_CF/cfg_intf_state_FSM_FFd1-In1")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_renamed_0))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_0_ "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<0>")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_dwaddr_0))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_1_ "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<1>")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_dwaddr_1))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_2_ "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<2>")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_dwaddr_2))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_3_ "BMD_CF/cfg_intf_state[4]_cfg_dwaddr[9]_select_24_OUT<3>")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_dwaddr_3))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o "BMD_CF/cfg_intf_state[4]_cfg_rd_wr_done_n_Select_25_o")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_rd_en_n_renamed_3))
                (portRef O (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
              )
            )
            (net (rename BMD_CF_cfg_bme_state "BMD_CF/cfg_bme_state")
              (joined
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
                (portRef Q (instanceRef BMD_CF_cfg_bme_state_renamed_5))
                (portRef I1 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net (rename BMD_CF_cfg_intf_state_FSM_FFd1 "BMD_CF/cfg_intf_state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_renamed_0))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_9_1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_7_1))
                (portRef I1 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_10_1))
                (portRef I2 (instanceRef BMD_CF_cfg_intf_state_4__cfg_dwaddr_9__select_24_OUT_8_1))
                (portRef I5 (instanceRef BMD_CF_cfg_intf_state_4__cfg_rd_wr_done_n_Select_25_o1))
                (portRef I4 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd3_In11))
                (portRef I0 (instanceRef BMD_CF_cfg_intf_state_FSM_FFd1_In11))
                (portRef I3 (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
            (net (rename BMD_CF_cfg_bme_state_rstpot "BMD_CF/cfg_bme_state_rstpot")
              (joined
                (portRef D (instanceRef BMD_CF_cfg_bme_state_renamed_5))
                (portRef O (instanceRef BMD_CF_cfg_bme_state_rstpot_renamed_6))
              )
            )
          )
      )
    )
    (cell xilinx_pcie_1_1_ep_s6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port pci_exp_rxp
              (direction INPUT)
            )
            (port pci_exp_rxn
              (direction INPUT)
            )
            (port sys_clk_p
              (direction INPUT)
            )
            (port sys_clk_n
              (direction INPUT)
            )
            (port sys_reset_n
              (direction INPUT)
            )
            (port pci_exp_txp
              (direction OUTPUT)
            )
            (port pci_exp_txn
              (direction OUTPUT)
            )
            (port led_0
              (direction OUTPUT)
            )
            (port led_1
              (direction OUTPUT)
            )
            (port led_2
              (direction OUTPUT)
            )
            (designator "xc6slx45t-3-csg324")
            (property TYPE (string "xilinx_pcie_1_1_ep_s6") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "s6_pcie_v2_4,s6_pcie_v2_4,{TL_TX_RAM_RADDR_LATENCY=0,TL_TX_RAM_RDATA_LATENCY=2,TL_RX_RAM_RADDR_LATENCY=0,TL_RX_RAM_RDATA_LATENCY=2,TL_RX_RAM_WRITE_LATENCY=0,VC0_TX_LASTPACKET=14,VC0_RX_RAM_LIMIT=7FF,VC0_TOTAL_CREDITS_PH=32,VC0_TOTAL_CREDITS_PD=211,VC0_TOTAL_CREDITS_NPH=8,VC0_TOTAL_CREDITS_CH=40,VC0_TOTAL_CREDITS_CD=211,VC0_CPL_INFINITE=TRUE,BAR0=FFFFFC00,BAR1=00000000,BAR2=00000000,BAR3=00000000,BAR4=00000000,BAR5=00000000,EXPANSION_ROM=000000,USR_CFG=FALSE,USR_EXT_CFG=FALSE,DEV_CAP_MAX_PAYLOAD_SUPPORTED=2,CLASS_CODE=058000,CARDBUS_CIS_POINTER=00000000,PCIE_CAP_CAPABILITY_VERSION=1,PCIE_CAP_DEVICE_PORT_TYPE=0,DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT=0,DEV_CAP_EXT_TAG_SUPPORTED=FALSE,DEV_CAP_ENDPOINT_L0S_LATENCY=7,DEV_CAP_ENDPOINT_L1_LATENCY=7,LINK_CAP_ASPM_SUPPORT=1,MSI_CAP_MULTIMSGCAP=0,MSI_CAP_MULTIMSG_EXTENSION=0,LINK_STATUS_SLOT_CLOCK_CONFIG=FALSE,ENABLE_RX_TD_ECRC_TRIM=TRUE,DISABLE_SCRAMBLING=FALSE,PM_CAP_DSI=FALSE,PM_CAP_D1SUPPORT=TRUE,PM_CAP_D2SUPPORT=TRUE,PM_CAP_PMESUPPORT=0F,PM_DATA0=00,PM_DATA_SCALE0=0,PM_DATA1=00,PM_DATA_SCALE1=0,PM_DATA2=00,PM_DATA_SCALE2=0,PM_DATA3=00,PM_DATA_SCALE3=0,PM_DATA4=00,PM_DATA_SCALE4=0,PM_DATA5=00,PM_DATA_SCALE5=0,PM_DATA6=00,PM_DATA_SCALE6=0,PM_DATA7=00,PM_DATA_SCALE7=0,PCIE_GENERIC=000010101111,GTP_SEL=0,CFG_VEN_ID=10EE,CFG_DEV_ID=0007,CFG_REV_ID=00,CFG_SUBSYS_VEN_ID=10EE,CFG_SUBSYS_ID=0007,REF_CLK_FREQ=0}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "GTPA1_DUAL_WRAPPER,s6_gtpwizard_v1_5,{gtp0_protocol_file=pcie,gtp1_protocol_file=Use_GTP0_settings}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "xilinx_pcie_1_1_ep_s6_xilinx_pcie_1_1_ep_s6") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance refclk_ibuf
              (viewRef view_1 (cellRef IBUFDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property DIFF_TERM (string "FALSE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IFD_DELAY_VALUE (string "AUTO") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance sys_reset_n_ibuf
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IFD_DELAY_VALUE (string "AUTO") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance led_2_obuf
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
              (property DRIVE (integer 12) (owner "Xilinx"))
              (property SLEW (string "SLOW") (owner "Xilinx"))
            )
            (instance led_1_obuf
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
              (property DRIVE (integer 12) (owner "Xilinx"))
              (property SLEW (string "SLOW") (owner "Xilinx"))
            )
            (instance led_0_obuf
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
              (property DRIVE (integer 12) (owner "Xilinx"))
              (property SLEW (string "SLOW") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i "s6_pcie_v2_4_i/GT_i/tile0_gtpa1_dual_wrapper_i/gtpa1_dual_i")
              (viewRef view_1 (cellRef GTPA1_DUAL (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:GTPCLKFBSEL1WEST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:GTPCLKFBSEL0EAST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:GTPCLKFBSEL1EAST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:GTPCLKFBSEL0WEST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARDISPMODE0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARDISPMODE1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARDISPVAL0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXBYPASS8B10B0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXCHARISCOMMA0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXPREEMPHASIS0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXCHARISCOMMA1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXBUFDIFFCTRL0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXPREEMPHASIS1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXBYPASS8B10B1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARDISPVAL1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXBUFDIFFCTRL1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXNOTINTABLE0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:RXLOSSOFSYNC0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:RXLOSSOFSYNC1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXNOTINTABLE1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXDATAWIDTH0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXPOWERDOWN0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:TXDATAWIDTH1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXPOWERDOWN1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXCLKCORCNT1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:REFSELDYPLL1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:REFSELDYPLL0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXDATAWIDTH1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:TXPOWERDOWN1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:RXENPRBSTST1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:RXENPRBSTST0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:TXBUFSTATUS1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXCLKCORCNT0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:GTPCLKFBEAST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:GTPCLKFBWEST<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXENPRBSTST1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:TXDATAWIDTH0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXBUFSTATUS0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TXENPRBSTST0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:TXPOWERDOWN0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:TXBUFSTATUS0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXBUFSTATUS1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:CLKTESTSIG0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXDIFFCTRL0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:RCALOUTWEST<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:CLKTESTSIG1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXDIFFCTRL1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:RCALOUTEAST<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXRUNDISP1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXRUNDISP0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXDISPERR1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:RCALINEAST<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:GTPCLKOUT1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:TXRUNDISP1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXCHARISK1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXCHARISK0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:TXRUNDISP0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARISK0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:RXDISPERR0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:RCALINWEST<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:GTPCLKOUT0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TXCHARISK1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:TSTPWRDN1<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:LOOPBACK1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXSTATUS0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXCHBONDO<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:RXSTATUS1<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:TSTPWRDN0<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:RXCHBONDI<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:LOOPBACK0<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXEQMIX1<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:RXEQMIX0<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:GTPTEST0<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:GTPTEST1<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TXDATA0<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:TSTOUT1<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:RXDATA0<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:SCANOUT<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:TXKERR0<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TXDATA1<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:RXDATA1<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:TSTOUT0<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:TXKERR1<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:TSTIN0<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:INPUT:TSTIN1<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:SCANIN<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DRPDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:DADDR<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DI<15:0>") (owner "Xilinx"))
              (property AC_CAP_DIS_0 (string "FALSE") (owner "Xilinx"))
              (property AC_CAP_DIS_1 (string "FALSE") (owner "Xilinx"))
              (property CHAN_BOND_KEEP_ALIGN_0 (string "FALSE") (owner "Xilinx"))
              (property CHAN_BOND_KEEP_ALIGN_1 (string "FALSE") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_USE_0 (string "FALSE") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_USE_1 (string "FALSE") (owner "Xilinx"))
              (property CLKINDC_B_0 (string "TRUE") (owner "Xilinx"))
              (property CLKINDC_B_1 (string "TRUE") (owner "Xilinx"))
              (property CLKRCV_TRST_0 (string "TRUE") (owner "Xilinx"))
              (property CLKRCV_TRST_1 (string "TRUE") (owner "Xilinx"))
              (property CLK_CORRECT_USE_0 (string "TRUE") (owner "Xilinx"))
              (property CLK_CORRECT_USE_1 (string "TRUE") (owner "Xilinx"))
              (property CLK_COR_INSERT_IDLE_FLAG_0 (string "FALSE") (owner "Xilinx"))
              (property CLK_COR_INSERT_IDLE_FLAG_1 (string "FALSE") (owner "Xilinx"))
              (property CLK_COR_KEEP_IDLE_0 (string "FALSE") (owner "Xilinx"))
              (property CLK_COR_KEEP_IDLE_1 (string "FALSE") (owner "Xilinx"))
              (property CLK_COR_PRECEDENCE_0 (string "TRUE") (owner "Xilinx"))
              (property CLK_COR_PRECEDENCE_1 (string "TRUE") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_USE_0 (string "FALSE") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_USE_1 (string "FALSE") (owner "Xilinx"))
              (property CLK_OUT_GTP_SEL_0 (string "REFCLKPLL0") (owner "Xilinx"))
              (property CLK_OUT_GTP_SEL_1 (string "REFCLKPLL1") (owner "Xilinx"))
              (property DEC_MCOMMA_DETECT_0 (string "TRUE") (owner "Xilinx"))
              (property DEC_MCOMMA_DETECT_1 (string "TRUE") (owner "Xilinx"))
              (property DEC_PCOMMA_DETECT_0 (string "TRUE") (owner "Xilinx"))
              (property DEC_PCOMMA_DETECT_1 (string "TRUE") (owner "Xilinx"))
              (property DEC_VALID_COMMA_ONLY_0 (string "TRUE") (owner "Xilinx"))
              (property DEC_VALID_COMMA_ONLY_1 (string "TRUE") (owner "Xilinx"))
              (property GTP_CFG_PWRUP_0 (string "TRUE") (owner "Xilinx"))
              (property GTP_CFG_PWRUP_1 (string "TRUE") (owner "Xilinx"))
              (property MCOMMA_DETECT_0 (string "TRUE") (owner "Xilinx"))
              (property MCOMMA_DETECT_1 (string "TRUE") (owner "Xilinx"))
              (property PCI_EXPRESS_MODE_0 (string "TRUE") (owner "Xilinx"))
              (property PCI_EXPRESS_MODE_1 (string "TRUE") (owner "Xilinx"))
              (property PCOMMA_DETECT_0 (string "TRUE") (owner "Xilinx"))
              (property PCOMMA_DETECT_1 (string "TRUE") (owner "Xilinx"))
              (property PLL_SATA_0 (string "FALSE") (owner "Xilinx"))
              (property PLL_SATA_1 (string "FALSE") (owner "Xilinx"))
              (property PLL_SOURCE_0 (string "PLL0") (owner "Xilinx"))
              (property PLL_SOURCE_1 (string "PLL1") (owner "Xilinx"))
              (property RCV_TERM_GND_0 (string "TRUE") (owner "Xilinx"))
              (property RCV_TERM_GND_1 (string "TRUE") (owner "Xilinx"))
              (property RCV_TERM_VTTRX_0 (string "FALSE") (owner "Xilinx"))
              (property RCV_TERM_VTTRX_1 (string "FALSE") (owner "Xilinx"))
              (property RX_BUFFER_USE_0 (string "TRUE") (owner "Xilinx"))
              (property RX_BUFFER_USE_1 (string "TRUE") (owner "Xilinx"))
              (property RX_DECODE_SEQ_MATCH_0 (string "TRUE") (owner "Xilinx"))
              (property RX_DECODE_SEQ_MATCH_1 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_HOLD_CDR_0 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_HOLD_CDR_1 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_BUF_0 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_BUF_1 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_FR_0 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_FR_1 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_PH_0 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_IDLE_RESET_PH_1 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_MODE_RESET_BUF_0 (string "TRUE") (owner "Xilinx"))
              (property RX_EN_MODE_RESET_BUF_1 (string "TRUE") (owner "Xilinx"))
              (property RX_LOSS_OF_SYNC_FSM_0 (string "FALSE") (owner "Xilinx"))
              (property RX_LOSS_OF_SYNC_FSM_1 (string "FALSE") (owner "Xilinx"))
              (property RX_SLIDE_MODE_0 (string "PCS") (owner "Xilinx"))
              (property RX_SLIDE_MODE_1 (string "PCS") (owner "Xilinx"))
              (property RX_STATUS_FMT_0 (string "PCIE") (owner "Xilinx"))
              (property RX_STATUS_FMT_1 (string "PCIE") (owner "Xilinx"))
              (property RX_XCLK_SEL_0 (string "RXREC") (owner "Xilinx"))
              (property RX_XCLK_SEL_1 (string "RXREC") (owner "Xilinx"))
              (property SIM_RECEIVER_DETECT_PASS (string "TRUE") (owner "Xilinx"))
              (property SIM_TX_ELEC_IDLE_LEVEL (string "Z") (owner "Xilinx"))
              (property SIM_VERSION (string "2.0") (owner "Xilinx"))
              (property TERMINATION_OVRD_0 (string "FALSE") (owner "Xilinx"))
              (property TERMINATION_OVRD_1 (string "FALSE") (owner "Xilinx"))
              (property TX_BUFFER_USE_0 (string "TRUE") (owner "Xilinx"))
              (property TX_BUFFER_USE_1 (string "TRUE") (owner "Xilinx"))
              (property TX_XCLK_SEL_0 (string "TXOUT") (owner "Xilinx"))
              (property TX_XCLK_SEL_1 (string "TXOUT") (owner "Xilinx"))
              (property RXPRBSERR_LOOPBACK_0 (string "0") (owner "Xilinx"))
              (property RXPRBSERR_LOOPBACK_1 (string "0") (owner "Xilinx"))
              (property TRANS_TIME_FROM_P2_0 (string "03C") (owner "Xilinx"))
              (property TRANS_TIME_FROM_P2_1 (string "03C") (owner "Xilinx"))
              (property TX_DETECT_RX_CFG_0 (string "1832") (owner "Xilinx"))
              (property TX_DETECT_RX_CFG_1 (string "1832") (owner "Xilinx"))
              (property PMA_TX_CFG_0 (string "00082") (owner "Xilinx"))
              (property PMA_TX_CFG_1 (string "00082") (owner "Xilinx"))
              (property CM_TRIM_0 (string "00") (owner "Xilinx"))
              (property CM_TRIM_1 (string "00") (owner "Xilinx"))
              (property TX_TDCC_CFG_0 (string "11") (owner "Xilinx"))
              (property TX_TDCC_CFG_1 (string "11") (owner "Xilinx"))
              (property PLL_COM_CFG_0 (string "21680A") (owner "Xilinx"))
              (property PLL_COM_CFG_1 (string "21680A") (owner "Xilinx"))
              (property PMA_RX_CFG_0 (string "05CE044") (owner "Xilinx"))
              (property PMA_RX_CFG_1 (string "05CE044") (owner "Xilinx"))
              (property PMA_CDR_SCAN_0 (string "6404040") (owner "Xilinx"))
              (property PMA_CDR_SCAN_1 (string "6404040") (owner "Xilinx"))
              (property OOBDETECT_THRESHOLD_0 (string "111") (owner "Xilinx"))
              (property OOBDETECT_THRESHOLD_1 (string "111") (owner "Xilinx"))
              (property PLLLKDET_CFG_0 (string "111") (owner "Xilinx"))
              (property PLLLKDET_CFG_1 (string "111") (owner "Xilinx"))
              (property SATA_BURST_VAL_0 (string "100") (owner "Xilinx"))
              (property SATA_BURST_VAL_1 (string "100") (owner "Xilinx"))
              (property SATA_IDLE_VAL_0 (string "100") (owner "Xilinx"))
              (property SATA_IDLE_VAL_1 (string "100") (owner "Xilinx"))
              (property SIM_REFCLK0_SOURCE (string "000") (owner "Xilinx"))
              (property SIM_REFCLK1_SOURCE (string "000") (owner "Xilinx"))
              (property TXRX_INVERT_0 (string "011") (owner "Xilinx"))
              (property TXRX_INVERT_1 (string "011") (owner "Xilinx"))
              (property TX_IDLE_DELAY_0 (string "010") (owner "Xilinx"))
              (property TX_IDLE_DELAY_1 (string "010") (owner "Xilinx"))
              (property TST_ATTR_0 (string "00000000") (owner "Xilinx"))
              (property TST_ATTR_1 (string "00000000") (owner "Xilinx"))
              (property PMA_COM_CFG_EAST (string "000008000") (owner "Xilinx"))
              (property PMA_COM_CFG_WEST (string "00000A000") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_ENABLE_0 (string "0000") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_ENABLE_1 (string "0000") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_ENABLE_0 (string "0000") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_ENABLE_1 (string "0000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_ENABLE_0 (string "0001") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_ENABLE_1 (string "0001") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_ENABLE_0 (string "0000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_ENABLE_1 (string "0000") (owner "Xilinx"))
              (property COM_BURST_VAL_0 (string "1111") (owner "Xilinx"))
              (property COM_BURST_VAL_1 (string "1111") (owner "Xilinx"))
              (property RX_IDLE_HI_CNT_0 (string "1000") (owner "Xilinx"))
              (property RX_IDLE_HI_CNT_1 (string "1000") (owner "Xilinx"))
              (property RX_IDLE_LO_CNT_0 (string "0000") (owner "Xilinx"))
              (property RX_IDLE_LO_CNT_1 (string "0000") (owner "Xilinx"))
              (property CDR_PH_ADJ_TIME_0 (string "01010") (owner "Xilinx"))
              (property CDR_PH_ADJ_TIME_1 (string "01010") (owner "Xilinx"))
              (property TERMINATION_CTRL_0 (string "10100") (owner "Xilinx"))
              (property TERMINATION_CTRL_1 (string "10100") (owner "Xilinx"))
              (property PMA_RXSYNC_CFG_0 (string "00") (owner "Xilinx"))
              (property PMA_RXSYNC_CFG_1 (string "00") (owner "Xilinx"))
              (property PLL_CP_CFG_0 (string "21") (owner "Xilinx"))
              (property PLL_CP_CFG_1 (string "21") (owner "Xilinx"))
              (property RXEQ_CFG_0 (string "01111011") (owner "Xilinx"))
              (property RXEQ_CFG_1 (string "01111011") (owner "Xilinx"))
              (property TRANS_TIME_NON_P2_0 (string "19") (owner "Xilinx"))
              (property TRANS_TIME_NON_P2_1 (string "19") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_1_0 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_1_1 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_2_0 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_2_1 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_3_0 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_3_1 (string "0001001010") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_4_0 (string "0110111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_1_4_1 (string "0110111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_1_0 (string "0100111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_1_1 (string "0100111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_2_0 (string "0100111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_2_1 (string "0100111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_3_0 (string "0110111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_3_1 (string "0110111100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_4_0 (string "0100011100") (owner "Xilinx"))
              (property CHAN_BOND_SEQ_2_4_1 (string "0100011100") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_1_0 (string "0100011100") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_1_1 (string "0100011100") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_2_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_2_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_3_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_3_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_4_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_1_4_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_1_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_1_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_2_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_2_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_3_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_3_1 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_4_0 (string "0000000000") (owner "Xilinx"))
              (property CLK_COR_SEQ_2_4_1 (string "0000000000") (owner "Xilinx"))
              (property COMMA_10B_ENABLE_0 (string "1111111111") (owner "Xilinx"))
              (property COMMA_10B_ENABLE_1 (string "1111111111") (owner "Xilinx"))
              (property MCOMMA_10B_VALUE_0 (string "1010000011") (owner "Xilinx"))
              (property MCOMMA_10B_VALUE_1 (string "1010000011") (owner "Xilinx"))
              (property PCOMMA_10B_VALUE_0 (string "0101111100") (owner "Xilinx"))
              (property PCOMMA_10B_VALUE_1 (string "0101111100") (owner "Xilinx"))
              (property TRANS_TIME_TO_P2_0 (string "064") (owner "Xilinx"))
              (property TRANS_TIME_TO_P2_1 (string "064") (owner "Xilinx"))
              (property ALIGN_COMMA_WORD_0 (integer 1) (owner "Xilinx"))
              (property ALIGN_COMMA_WORD_1 (integer 1) (owner "Xilinx"))
              (property CB2_INH_CC_PERIOD_0 (integer 8) (owner "Xilinx"))
              (property CB2_INH_CC_PERIOD_1 (integer 8) (owner "Xilinx"))
              (property CHAN_BOND_1_MAX_SKEW_0 (integer 1) (owner "Xilinx"))
              (property CHAN_BOND_1_MAX_SKEW_1 (integer 1) (owner "Xilinx"))
              (property CHAN_BOND_2_MAX_SKEW_0 (integer 1) (owner "Xilinx"))
              (property CHAN_BOND_2_MAX_SKEW_1 (integer 1) (owner "Xilinx"))
              (property CHAN_BOND_SEQ_LEN_0 (integer 1) (owner "Xilinx"))
              (property CHAN_BOND_SEQ_LEN_1 (integer 1) (owner "Xilinx"))
              (property CLK25_DIVIDER_0 (integer 4) (owner "Xilinx"))
              (property CLK25_DIVIDER_1 (integer 4) (owner "Xilinx"))
              (property CLK_COR_ADJ_LEN_0 (integer 1) (owner "Xilinx"))
              (property CLK_COR_ADJ_LEN_1 (integer 1) (owner "Xilinx"))
              (property CLK_COR_DET_LEN_0 (integer 1) (owner "Xilinx"))
              (property CLK_COR_DET_LEN_1 (integer 1) (owner "Xilinx"))
              (property CLK_COR_MAX_LAT_0 (integer 20) (owner "Xilinx"))
              (property CLK_COR_MAX_LAT_1 (integer 20) (owner "Xilinx"))
              (property CLK_COR_MIN_LAT_0 (integer 18) (owner "Xilinx"))
              (property CLK_COR_MIN_LAT_1 (integer 18) (owner "Xilinx"))
              (property CLK_COR_REPEAT_WAIT_0 (integer 0) (owner "Xilinx"))
              (property CLK_COR_REPEAT_WAIT_1 (integer 0) (owner "Xilinx"))
              (property OOB_CLK_DIVIDER_0 (integer 4) (owner "Xilinx"))
              (property OOB_CLK_DIVIDER_1 (integer 4) (owner "Xilinx"))
              (property PLL_DIVSEL_FB_0 (integer 5) (owner "Xilinx"))
              (property PLL_DIVSEL_FB_1 (integer 5) (owner "Xilinx"))
              (property PLL_DIVSEL_REF_0 (integer 2) (owner "Xilinx"))
              (property PLL_DIVSEL_REF_1 (integer 2) (owner "Xilinx"))
              (property PLL_RXDIVSEL_OUT_0 (integer 1) (owner "Xilinx"))
              (property PLL_RXDIVSEL_OUT_1 (integer 1) (owner "Xilinx"))
              (property PLL_TXDIVSEL_OUT_0 (integer 1) (owner "Xilinx"))
              (property PLL_TXDIVSEL_OUT_1 (integer 1) (owner "Xilinx"))
              (property RX_LOS_INVALID_INCR_0 (integer 8) (owner "Xilinx"))
              (property RX_LOS_INVALID_INCR_1 (integer 8) (owner "Xilinx"))
              (property RX_LOS_THRESHOLD_0 (integer 128) (owner "Xilinx"))
              (property RX_LOS_THRESHOLD_1 (integer 128) (owner "Xilinx"))
              (property SATA_MAX_BURST_0 (integer 7) (owner "Xilinx"))
              (property SATA_MAX_BURST_1 (integer 7) (owner "Xilinx"))
              (property SATA_MAX_INIT_0 (integer 22) (owner "Xilinx"))
              (property SATA_MAX_INIT_1 (integer 22) (owner "Xilinx"))
              (property SATA_MAX_WAKE_0 (integer 7) (owner "Xilinx"))
              (property SATA_MAX_WAKE_1 (integer 7) (owner "Xilinx"))
              (property SATA_MIN_BURST_0 (integer 4) (owner "Xilinx"))
              (property SATA_MIN_BURST_1 (integer 4) (owner "Xilinx"))
              (property SATA_MIN_INIT_0 (integer 12) (owner "Xilinx"))
              (property SATA_MIN_INIT_1 (integer 12) (owner "Xilinx"))
              (property SATA_MIN_WAKE_0 (integer 4) (owner "Xilinx"))
              (property SATA_MIN_WAKE_1 (integer 4) (owner "Xilinx"))
              (property SIM_GTPRESET_SPEEDUP (integer 1) (owner "Xilinx"))
              (property A_RXENPRBSTST_1 (string "000") (owner "Xilinx"))
              (property A_TXPRBSFORCEERR_0 (string "0") (owner "Xilinx"))
              (property TXDRIVE_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_TXRESET_1 (string "0") (owner "Xilinx"))
              (property A_RXENPMAPHASEALIGN_0 (string "0") (owner "Xilinx"))
              (property RXEQ_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property RX_CDR_FORCE_ROTATE_1 (string "FALSE") (owner "Xilinx"))
              (property PLL_STARTUP_EN_1 (string "TRUE") (owner "Xilinx"))
              (property USR_CODE_ERR_CLR_1 (string "0") (owner "Xilinx"))
              (property A_TXDIFFCTRL_0 (string "0000") (owner "Xilinx"))
              (property A_TXPRBSFORCEERR_1 (string "0") (owner "Xilinx"))
              (property A_RXCDRFREQRESET_1 (string "0") (owner "Xilinx"))
              (property RX_CDR_FORCE_ROTATE_0 (string "FALSE") (owner "Xilinx"))
              (property A_RXEQMIX_1 (string "00") (owner "Xilinx"))
              (property A_RXCDRRESET_0 (string "0") (owner "Xilinx"))
              (property PRBS_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_TXENPRBSTST_1 (string "000") (owner "Xilinx"))
              (property PDELIDLE_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property POLARITY_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_TXPMASETPHASE_1 (string "0") (owner "Xilinx"))
              (property MASTER_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_TXPOLARITY_0 (string "0") (owner "Xilinx"))
              (property A_RXENPMAPHASEALIGN_1 (string "0") (owner "Xilinx"))
              (property PDELIDLE_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_RXBUFRESET_0 (string "0") (owner "Xilinx"))
              (property A_RXPMASETPHASE_1 (string "0") (owner "Xilinx"))
              (property A_TXELECIDLE_0 (string "0") (owner "Xilinx"))
              (property LOOPBACK_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_RXPOWERDOWN_1 (string "00") (owner "Xilinx"))
              (property A_PRBSCNTRESET_0 (string "0") (owner "Xilinx"))
              (property A_PLLLKDETEN_1 (string "0") (owner "Xilinx"))
              (property TEST_CLK_OUT_GTP_1 (string "00") (owner "Xilinx"))
              (property RESET_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property PRBS_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_PLLPOWERDOWN_1 (string "0") (owner "Xilinx"))
              (property USR_CODE_ERR_CLR_0 (string "0") (owner "Xilinx"))
              (property A_TXPREEMPHASIS_0 (string "000") (owner "Xilinx"))
              (property PLL_STARTUP_EN_0 (string "TRUE") (owner "Xilinx"))
              (property A_TXRESET_0 (string "0") (owner "Xilinx"))
              (property MASTER_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_RXCDRHOLD_0 (string "0") (owner "Xilinx"))
              (property A_TXDIFFCTRL_1 (string "0000") (owner "Xilinx"))
              (property A_TXPMASETPHASE_0 (string "0") (owner "Xilinx"))
              (property PHASEALIGN_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_RXCDRPHASERESET_0 (string "0") (owner "Xilinx"))
              (property TXDRIVE_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_TXBUFDIFFCTRL_1 (string "010") (owner "Xilinx"))
              (property A_PLLPOWERDOWN_0 (string "0") (owner "Xilinx"))
              (property A_TXENPMAPHASEALIGN_0 (string "0") (owner "Xilinx"))
              (property A_TXELECIDLE_1 (string "0") (owner "Xilinx"))
              (property RESET_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_GTPRESET_0 (string "0") (owner "Xilinx"))
              (property A_RXPOLARITY_1 (string "0") (owner "Xilinx"))
              (property A_TXPOLARITY_1 (string "0") (owner "Xilinx"))
              (property PHASEALIGN_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_RXPMASETPHASE_0 (string "0") (owner "Xilinx"))
              (property A_RXRESET_1 (string "0") (owner "Xilinx"))
              (property A_PLLLKDETEN_0 (string "0") (owner "Xilinx"))
              (property A_GTPRESET_1 (string "0") (owner "Xilinx"))
              (property LOOPBACK_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_RXEQMIX_0 (string "00") (owner "Xilinx"))
              (property A_RXRESET_0 (string "0") (owner "Xilinx"))
              (property A_RXCDRHOLD_1 (string "0") (owner "Xilinx"))
              (property A_LOOPBACK_0 (string "000") (owner "Xilinx"))
              (property PLL_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property A_PRBSCNTRESET_1 (string "0") (owner "Xilinx"))
              (property RXEQ_DRP_EN_0 (string "FALSE") (owner "Xilinx"))
              (property TEST_CLK_OUT_GTP_0 (string "00") (owner "Xilinx"))
              (property A_TXENPMAPHASEALIGN_1 (string "0") (owner "Xilinx"))
              (property A_RXCDRPHASERESET_1 (string "0") (owner "Xilinx"))
              (property A_TXBUFDIFFCTRL_0 (string "010") (owner "Xilinx"))
              (property A_TXPREEMPHASIS_1 (string "000") (owner "Xilinx"))
              (property POLARITY_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property PLL_DRP_EN_1 (string "FALSE") (owner "Xilinx"))
              (property A_RXPOWERDOWN_0 (string "00") (owner "Xilinx"))
              (property A_RXCDRFREQRESET_0 (string "0") (owner "Xilinx"))
              (property A_RXPOLARITY_0 (string "0") (owner "Xilinx"))
              (property A_RXBUFRESET_1 (string "0") (owner "Xilinx"))
              (property A_TXENPRBSTST_0 (string "000") (owner "Xilinx"))
              (property A_LOOPBACK_1 (string "000") (owner "Xilinx"))
              (property A_RXCDRRESET_1 (string "0") (owner "Xilinx"))
              (property A_TXPOWERDOWN_0 (string "00") (owner "Xilinx"))
              (property A_TXPOWERDOWN_1 (string "00") (owner "Xilinx"))
              (property A_RXENPRBSTST_0 (string "000") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_phy_bufg "s6_pcie_v2_4_i/phy_bufg")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_mgt_bufg "s6_pcie_v2_4_i/mgt_bufg")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_mgt2x_bufg "s6_pcie_v2_4_i/mgt2x_bufg")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_gt_refclk_bufio2 "s6_pcie_v2_4_i/gt_refclk_bufio2")
              (viewRef view_1 (cellRef BUFIO2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property DIVIDE_BYPASS (string "TRUE") (owner "Xilinx"))
              (property I_INVERT (string "FALSE") (owner "Xilinx"))
              (property USE_DOUBLER (string "FALSE") (owner "Xilinx"))
              (property DIVIDE (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_PCIE_A1 "s6_pcie_v2_4_i/PCIE_A1")
              (viewRef view_1 (cellRef PCIE_A1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:CFGLINKCONTROLASPMCONTROL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:CFGDEVCONTROLMAXREADREQ<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:CFGDEVCONTROLMAXPAYLOAD<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:CFGINTERRUPTMMENABLE<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARDISPMODEA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARDISPMODEB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARDISPVALB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "48:INPUT:CFGERRTLPCPLHEADER<47:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARDISPVALA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:CFGFUNCTIONNUMBER<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:OUTPUT:CFGPCIELINKSTATEN<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPEGTPOWERDOWNA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPEGTPOWERDOWNB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:CFGDEVICENUMBER<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:CFGINTERRUPTDO<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:PIPERXCHARISKB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:CFGINTERRUPTDI<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARISKB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:CFGSUBSYSVENID<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:PIPETXCHARISKA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:PIPERXCHARISKA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:PIPERXSTATUSA<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:OUTPUT:CFGLTSSMSTATE<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:PIPERXSTATUSB<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:CFGBUSNUMBER<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:PIPETXDATAB<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:CFGSUBSYSID<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:PIPETXDATAA<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:PIPERXDATAB<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:PIPERXDATAA<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:OUTPUT:TRNRBARHITN<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:OUTPUT:MIMTXWDATA<35:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:MIMRXWADDR<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:MIMRXRADDR<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "35:INPUT:MIMRXRDATA<34:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:MIMTXRADDR<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "35:OUTPUT:MIMRXWDATA<34:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:MIMTXWADDR<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:INPUT:MIMTXRDATA<35:0>") (owner "Xilinx"))
              (property BUS_INFO (string "10:INPUT:CFGDWADDR<9:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:TRNTBUFAV<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:TRNFCCPLH<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:TRNFCCPLD<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:CFGREVID<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:TRNFCNPD<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:CFGVENID<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:TRNFCNPH<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:TRNFCSEL<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:CFGDEVID<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "12:OUTPUT:TRNFCPD<11:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:TRNFCPH<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "64:INPUT:CFGDSN<63:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:TRNTD<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:TRNRD<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:CFGDO<31:0>") (owner "Xilinx"))
              (property DEV_CAP_EXT_TAG_SUPPORTED (string "FALSE") (owner "Xilinx"))
              (property DEV_CAP_ROLE_BASED_ERROR (string "TRUE") (owner "Xilinx"))
              (property DISABLE_BAR_FILTERING (string "FALSE") (owner "Xilinx"))
              (property DISABLE_ID_CHECK (string "FALSE") (owner "Xilinx"))
              (property DISABLE_SCRAMBLING (string "FALSE") (owner "Xilinx"))
              (property ENABLE_RX_TD_ECRC_TRIM (string "TRUE") (owner "Xilinx"))
              (property FAST_TRAIN (string "FALSE") (owner "Xilinx"))
              (property LINK_STATUS_SLOT_CLOCK_CONFIG (string "FALSE") (owner "Xilinx"))
              (property LL_ACK_TIMEOUT_EN (string "FALSE") (owner "Xilinx"))
              (property LL_REPLAY_TIMEOUT_EN (string "TRUE") (owner "Xilinx"))
              (property PCIE_CAP_SLOT_IMPLEMENTED (string "FALSE") (owner "Xilinx"))
              (property PLM_AUTO_CONFIG (string "FALSE") (owner "Xilinx"))
              (property PM_CAP_D1SUPPORT (string "TRUE") (owner "Xilinx"))
              (property PM_CAP_D2SUPPORT (string "TRUE") (owner "Xilinx"))
              (property PM_CAP_DSI (string "FALSE") (owner "Xilinx"))
              (property PM_CAP_PME_CLOCK (string "FALSE") (owner "Xilinx"))
              (property SIM_VERSION (string "1.0") (owner "Xilinx"))
              (property SLOT_CAP_ATT_BUTTON_PRESENT (string "FALSE") (owner "Xilinx"))
              (property SLOT_CAP_ATT_INDICATOR_PRESENT (string "FALSE") (owner "Xilinx"))
              (property SLOT_CAP_POWER_INDICATOR_PRESENT (string "FALSE") (owner "Xilinx"))
              (property TL_TFC_DISABLE (string "FALSE") (owner "Xilinx"))
              (property TL_TX_CHECKS_DISABLE (string "FALSE") (owner "Xilinx"))
              (property USR_CFG (string "FALSE") (owner "Xilinx"))
              (property USR_EXT_CFG (string "FALSE") (owner "Xilinx"))
              (property VC0_CPL_INFINITE (string "TRUE") (owner "Xilinx"))
              (property PCIE_GENERIC (string "0EF") (owner "Xilinx"))
              (property VC0_RX_RAM_LIMIT (string "7FF") (owner "Xilinx"))
              (property LL_ACK_TIMEOUT (string "00B7") (owner "Xilinx"))
              (property LL_REPLAY_TIMEOUT (string "00FF") (owner "Xilinx"))
              (property PM_DATA_SCALE0 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE1 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE2 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE3 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE4 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE5 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE6 (string "00") (owner "Xilinx"))
              (property PM_DATA_SCALE7 (string "00") (owner "Xilinx"))
              (property EXPANSION_ROM (string "000000") (owner "Xilinx"))
              (property CLASS_CODE (string "058000") (owner "Xilinx"))
              (property BAR0 (string "FFFFFC00") (owner "Xilinx"))
              (property BAR1 (string "00000000") (owner "Xilinx"))
              (property BAR2 (string "00000000") (owner "Xilinx"))
              (property BAR3 (string "00000000") (owner "Xilinx"))
              (property BAR4 (string "00000000") (owner "Xilinx"))
              (property BAR5 (string "00000000") (owner "Xilinx"))
              (property CARDBUS_CIS_POINTER (string "00000000") (owner "Xilinx"))
              (property PCIE_CAP_CAPABILITY_VERSION (string "1") (owner "Xilinx"))
              (property PCIE_CAP_DEVICE_PORT_TYPE (string "0") (owner "Xilinx"))
              (property PCIE_CAP_INT_MSG_NUM (string "00000") (owner "Xilinx"))
              (property PM_CAP_PMESUPPORT (string "01111") (owner "Xilinx"))
              (property PM_DATA0 (string "00") (owner "Xilinx"))
              (property PM_DATA1 (string "00") (owner "Xilinx"))
              (property PM_DATA2 (string "00") (owner "Xilinx"))
              (property PM_DATA3 (string "00") (owner "Xilinx"))
              (property PM_DATA4 (string "00") (owner "Xilinx"))
              (property PM_DATA5 (string "00") (owner "Xilinx"))
              (property PM_DATA6 (string "00") (owner "Xilinx"))
              (property PM_DATA7 (string "00") (owner "Xilinx"))
              (property DEV_CAP_ENDPOINT_L0S_LATENCY (integer 7) (owner "Xilinx"))
              (property DEV_CAP_ENDPOINT_L1_LATENCY (integer 7) (owner "Xilinx"))
              (property DEV_CAP_MAX_PAYLOAD_SUPPORTED (integer 2) (owner "Xilinx"))
              (property DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT (integer 0) (owner "Xilinx"))
              (property GTP_SEL (integer 0) (owner "Xilinx"))
              (property LINK_CAP_ASPM_SUPPORT (integer 1) (owner "Xilinx"))
              (property LINK_CAP_L0S_EXIT_LATENCY (integer 7) (owner "Xilinx"))
              (property LINK_CAP_L1_EXIT_LATENCY (integer 7) (owner "Xilinx"))
              (property MSI_CAP_MULTIMSGCAP (integer 0) (owner "Xilinx"))
              (property MSI_CAP_MULTIMSG_EXTENSION (integer 0) (owner "Xilinx"))
              (property PM_CAP_AUXCURRENT (integer 0) (owner "Xilinx"))
              (property PM_CAP_VERSION (integer 3) (owner "Xilinx"))
              (property TL_RX_RAM_RADDR_LATENCY (integer 0) (owner "Xilinx"))
              (property TL_RX_RAM_RDATA_LATENCY (integer 2) (owner "Xilinx"))
              (property TL_RX_RAM_WRITE_LATENCY (integer 0) (owner "Xilinx"))
              (property TL_TX_RAM_RADDR_LATENCY (integer 0) (owner "Xilinx"))
              (property TL_TX_RAM_RDATA_LATENCY (integer 2) (owner "Xilinx"))
              (property VC0_TOTAL_CREDITS_CD (integer 211) (owner "Xilinx"))
              (property VC0_TOTAL_CREDITS_CH (integer 40) (owner "Xilinx"))
              (property VC0_TOTAL_CREDITS_NPH (integer 8) (owner "Xilinx"))
              (property VC0_TOTAL_CREDITS_PD (integer 211) (owner "Xilinx"))
              (property VC0_TOTAL_CREDITS_PH (integer 32) (owner "Xilinx"))
              (property VC0_TX_LASTPACKET (integer 14) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser_21")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_30")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_29")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_15")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d_renamed_8 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9___renamed_9 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8___renamed_10 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7___renamed_11 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6___renamed_12 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5___renamed_13 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4___renamed_14 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3___renamed_15 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2___renamed_16 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<2>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7888") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1___renamed_18 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0___renamed_19 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_11__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10___renamed_20 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9___renamed_21 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8___renamed_22 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7___renamed_23 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6___renamed_24 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5___renamed_25 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4___renamed_26 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3___renamed_27 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2___renamed_28 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1___renamed_29 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0___renamed_30 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state_renamed_31 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename app_BMD "app/BMD")
              (viewRef view_1 (cellRef BMD_app_BMD (libraryRef xilinx_pcie_1_1_ep_s6_lib)))
              (property BUS_INFO (string "6:INPUT:trn_tbuf_av<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:trn_rd<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:trn_rrem_n<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "7:INPUT:trn_rbar_hit_n<6:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:cfg_interrupt_do<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:cfg_interrupt_mmenable<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:cfg_neg_max_lnk_width<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:cfg_prg_max_payload_size<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:cfg_max_rd_req_size<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:cfg_phant_func_supported<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:cfg_do<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:pl_ltssm_state<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:pl_sel_link_width<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "3:INPUT:pl_initial_link_width<2:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:pl_lane_reversal_mode<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:cfg_completer_id<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:trn_td<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:trn_trem_n<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:cfg_interrupt_di<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "10:OUTPUT:cfg_dwaddr<9:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:pl_directed_link_change<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:pl_directed_link_width<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:cpld_data_size_hwm<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:cur_rd_count_hwm<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:cpld_size<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:cur_mrd_count<15:0>") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "BMD_app/BMD") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pll_rst1 "s6_pcie_v2_4_i/pll_rst1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW3") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0008000B00000000") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/_n015711")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFBFFFFFFFBAFFFF") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_trn_rsof_OR_380_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_trn_rsof_OR_380_o1") (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter91")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter81")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter71")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter61")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter51")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter121")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter101")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0D8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_next_state11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02F2") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_2__mand1_renamed_32 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<2>_mand1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len41 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len51 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len51")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len61 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len61")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len71 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len71")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len81 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len81")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len91 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len91")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len101 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_payload_len101")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_4_1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<4>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_3_1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<3>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_trn_rsof_OR_380_o1") (owner "Xilinx"))
              (property INIT (string "4454") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFBFFF8") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42_renamed_33 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>42")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>3_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename pci_exp_rxp_IBUF_renamed_35 "pci_exp_rxp_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pci_exp_rxn_IBUF_renamed_36 "pci_exp_rxn_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pci_exp_txp_OBUF_renamed_37 "pci_exp_txp_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pci_exp_txn_OBUF_renamed_38 "pci_exp_txn_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_renamed_39 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_renamed_40 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_dsc_detect")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_renamed_41 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_renamed_42 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0__rt_renamed_43 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<0>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_renamed_44 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_rdy_prev")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<0>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "963C") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<1>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "953F") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>3_SW1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>52_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F0E0") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>51_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFD") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW1") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW3 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW3")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW3") (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>41_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFF7") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>41_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFD") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>52_SW1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut_renamed_47 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_lut")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_cy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1_renamed_48 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_lut1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_cy1")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>53_SW1_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFEFFFFFFFC") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBBB11BB1B1B111B") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4444EE44E4E4EEE4") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>53_SW0_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_is_eof[4]_null_is_eof[4]_mux_18_OUT7")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "111111DDD1D1D1DD") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_rdy_prev_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "22A20080") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set_renamed_52 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_dsc_detect_glue_set")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>43_SW1") (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_glue_set")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "888E888880888888") (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16 "s6_pcie_v2_4_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/ramb16")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "TRUE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "NO_CHANGE") (owner "Xilinx"))
              (property WRITE_MODE_B (string "NO_CHANGE") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 9) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 9) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 1) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_10__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_9__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_8__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_7__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_6__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<6>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_5__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<5>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_4__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<4>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_3__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<3>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_2__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<2>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_1__INV_0 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<1>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance sys_reset_n_c_INV_288_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_user_reset_out1_INV_0 "s6_pcie_v2_4_i/user_reset_out1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_trn_rsrc_dsc_n_INV_276_o1_INV_0 "s6_pcie_v2_4_i/trn_rsrc_dsc_n_INV_276_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_user_lnk_up1_INV_0 "s6_pcie_v2_4_i/user_lnk_up1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_trn_rdst_rdy_INV_278_o1_INV_0 "s6_pcie_v2_4_i/trn_rdst_rdy_INV_278_o1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename s6_pcie_v2_4_i_pll_base_i "s6_pcie_v2_4_i/pll_base_i")
              (viewRef view_1 (cellRef PLL_BASE (libraryRef UNISIMS)))
              (property BANDWIDTH (string "OPTIMIZED") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "CLKFBOUT") (owner "Xilinx"))
              (property COMPENSATION (string "INTERNAL") (owner "Xilinx"))
              (property RESET_ON_LOSS_OF_LOCK (string "FALSE") (owner "Xilinx"))
              (property CLKFBOUT_MULT (integer 5) (owner "Xilinx"))
              (property CLKOUT0_DIVIDE (integer 2) (owner "Xilinx"))
              (property CLKOUT1_DIVIDE (integer 4) (owner "Xilinx"))
              (property CLKOUT2_DIVIDE (integer 8) (owner "Xilinx"))
              (property CLKOUT3_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT4_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKOUT5_DIVIDE (integer 1) (owner "Xilinx"))
              (property DIVCLK_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFBOUT_PHASE (number 0) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10") (owner "Xilinx"))
              (property CLKOUT0_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT0_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT1_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT1_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT2_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT2_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT3_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT3_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT4_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT4_PHASE (number 0) (owner "Xilinx"))
              (property CLKOUT5_DUTY_CYCLE (number (e 5 -1)) (owner "Xilinx"))
              (property CLKOUT5_PHASE (number 0) (owner "Xilinx"))
              (property REF_JITTER (number (e 1 -1)) (owner "Xilinx"))
            )
            (net pci_exp_rxp_IBUF
              (joined
                (portRef RXP0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef O (instanceRef pci_exp_rxp_IBUF_renamed_35))
              )
            )
            (net pci_exp_rxn_IBUF
              (joined
                (portRef RXN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef O (instanceRef pci_exp_rxn_IBUF_renamed_36))
              )
            )
            (net sys_clk_p
              (joined
                (portRef sys_clk_p)
                (portRef I (instanceRef refclk_ibuf))
              )
            )
            (net sys_clk_n
              (joined
                (portRef sys_clk_n)
                (portRef IB (instanceRef refclk_ibuf))
              )
            )
            (net sys_reset_n
              (joined
                (portRef sys_reset_n)
                (portRef I (instanceRef sys_reset_n_ibuf))
              )
            )
            (net (rename tx_buf_av_5__ "tx_buf_av<5>")
              (joined
                (portRef TRNTBUFAV_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 0) (instanceRef app_BMD))
              )
            )
            (net (rename tx_buf_av_4__ "tx_buf_av<4>")
              (joined
                (portRef TRNTBUFAV_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 1) (instanceRef app_BMD))
              )
            )
            (net (rename tx_buf_av_3__ "tx_buf_av<3>")
              (joined
                (portRef TRNTBUFAV_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 2) (instanceRef app_BMD))
              )
            )
            (net (rename tx_buf_av_2__ "tx_buf_av<2>")
              (joined
                (portRef TRNTBUFAV_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 3) (instanceRef app_BMD))
              )
            )
            (net (rename tx_buf_av_1__ "tx_buf_av<1>")
              (joined
                (portRef TRNTBUFAV_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 4) (instanceRef app_BMD))
              )
            )
            (net (rename tx_buf_av_0__ "tx_buf_av<0>")
              (joined
                (portRef TRNTBUFAV_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_tbuf_av 5) (instanceRef app_BMD))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<30>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len41))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len51))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len61))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len71))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len81))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len91))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len101))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<29>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_2__mand1_renamed_32))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_4_1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_3_1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<15>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_2__mand1_renamed_32))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_4_1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_3_1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<9>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len101))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<8>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len91))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<7>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len81))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<6>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len71))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<5>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len61))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<4>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len51))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<3>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len41))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<2>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<1>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata<0>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser<21>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11))
              )
            )
            (net (rename cfg_do_31__ "cfg_do<31>")
              (joined
                (portRef CFGDO_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 0) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_30__ "cfg_do<30>")
              (joined
                (portRef CFGDO_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_29__ "cfg_do<29>")
              (joined
                (portRef CFGDO_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 2) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_28__ "cfg_do<28>")
              (joined
                (portRef CFGDO_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 3) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_27__ "cfg_do<27>")
              (joined
                (portRef CFGDO_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 4) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_26__ "cfg_do<26>")
              (joined
                (portRef CFGDO_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 5) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_25__ "cfg_do<25>")
              (joined
                (portRef CFGDO_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 6) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_24__ "cfg_do<24>")
              (joined
                (portRef CFGDO_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 7) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_23__ "cfg_do<23>")
              (joined
                (portRef CFGDO_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 8) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_22__ "cfg_do<22>")
              (joined
                (portRef CFGDO_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 9) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_21__ "cfg_do<21>")
              (joined
                (portRef CFGDO_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 10) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_20__ "cfg_do<20>")
              (joined
                (portRef CFGDO_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 11) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_19__ "cfg_do<19>")
              (joined
                (portRef CFGDO_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 12) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_18__ "cfg_do<18>")
              (joined
                (portRef CFGDO_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 13) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_17__ "cfg_do<17>")
              (joined
                (portRef CFGDO_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 14) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_16__ "cfg_do<16>")
              (joined
                (portRef CFGDO_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 15) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_15__ "cfg_do<15>")
              (joined
                (portRef CFGDO_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 16) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_14__ "cfg_do<14>")
              (joined
                (portRef CFGDO_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 17) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_13__ "cfg_do<13>")
              (joined
                (portRef CFGDO_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 18) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_12__ "cfg_do<12>")
              (joined
                (portRef CFGDO_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 19) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_11__ "cfg_do<11>")
              (joined
                (portRef CFGDO_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 20) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_10__ "cfg_do<10>")
              (joined
                (portRef CFGDO_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 21) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_9__ "cfg_do<9>")
              (joined
                (portRef CFGDO_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 22) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_8__ "cfg_do<8>")
              (joined
                (portRef CFGDO_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 23) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_7__ "cfg_do<7>")
              (joined
                (portRef CFGDO_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 24) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_do_3__ "cfg_do<3>")
              (joined
                (portRef CFGDO_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_do 28) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_7__ "cfg_interrupt_do<7>")
              (joined
                (portRef CFGINTERRUPTDO_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 0) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_6__ "cfg_interrupt_do<6>")
              (joined
                (portRef CFGINTERRUPTDO_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_5__ "cfg_interrupt_do<5>")
              (joined
                (portRef CFGINTERRUPTDO_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 2) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_4__ "cfg_interrupt_do<4>")
              (joined
                (portRef CFGINTERRUPTDO_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 3) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_3__ "cfg_interrupt_do<3>")
              (joined
                (portRef CFGINTERRUPTDO_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 4) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_2__ "cfg_interrupt_do<2>")
              (joined
                (portRef CFGINTERRUPTDO_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 5) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_1__ "cfg_interrupt_do<1>")
              (joined
                (portRef CFGINTERRUPTDO_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 6) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_do_0__ "cfg_interrupt_do<0>")
              (joined
                (portRef CFGINTERRUPTDO_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_do 7) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_mmenable_2__ "cfg_interrupt_mmenable<2>")
              (joined
                (portRef CFGINTERRUPTMMENABLE_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_mmenable 0) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_mmenable_1__ "cfg_interrupt_mmenable<1>")
              (joined
                (portRef CFGINTERRUPTMMENABLE_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_mmenable 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_interrupt_mmenable_0__ "cfg_interrupt_mmenable<0>")
              (joined
                (portRef CFGINTERRUPTMMENABLE_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_interrupt_mmenable 2) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_function_number_2__ "cfg_function_number<2>")
              (joined
                (portRef CFGFUNCTIONNUMBER_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_completer_id 13) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_function_number_1__ "cfg_function_number<1>")
              (joined
                (portRef CFGFUNCTIONNUMBER_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_completer_id 14) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_function_number_0__ "cfg_function_number<0>")
              (joined
                (portRef CFGFUNCTIONNUMBER_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_completer_id 15) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_command_2__ "cfg_command<2>")
              (joined
                (portRef CFGCOMMANDBUSMASTERENABLE (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef cfg_bus_mstr_enable (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dstatus_3__ "cfg_dstatus<3>")
              (joined
                (portRef CFGDEVSTATUSURDETECTED (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_phant_func_supported 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dcommand_14__ "cfg_dcommand<14>")
              (joined
                (portRef CFGDEVCONTROLMAXREADREQ_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_max_rd_req_size 0) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dcommand_13__ "cfg_dcommand<13>")
              (joined
                (portRef CFGDEVCONTROLMAXREADREQ_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_max_rd_req_size 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dcommand_9__ "cfg_dcommand<9>")
              (joined
                (portRef CFGDEVCONTROLPHANTOMEN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef cfg_phant_func_en (instanceRef app_BMD))
              )
            )
            (net (rename cfg_lcommand_3__ "cfg_lcommand<3>")
              (joined
                (portRef CFGLINKCONTOLRCB (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef cfg_rd_comp_bound (instanceRef app_BMD))
              )
            )
            (net pci_exp_txp_OBUF
              (joined
                (portRef TXP0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef I (instanceRef pci_exp_txp_OBUF_renamed_37))
              )
            )
            (net pci_exp_txn_OBUF
              (joined
                (portRef TXN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef I (instanceRef pci_exp_txn_OBUF_renamed_38))
              )
            )
            (net user_lnk_up
              (joined
                (portRef I (instanceRef led_2_obuf))
                (portRef O (instanceRef s6_pcie_v2_4_i_user_lnk_up1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11))
              )
            )
            (net user_clk
              (joined
                (portRef USERCLK (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef O (instanceRef s6_pcie_v2_4_i_phy_bufg))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d_renamed_8))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state_renamed_31))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10))
                (portRef trn_clk (instanceRef app_BMD))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_renamed_39))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_renamed_40))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_renamed_41))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_renamed_42))
                (portRef C (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_renamed_44))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef CLKA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef CLKB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net user_reset
              (joined
                (portRef I (instanceRef led_1_obuf))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d_renamed_8))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state_renamed_31))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_renamed_39))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_renamed_40))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_renamed_41))
                (portRef R (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_renamed_42))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef RSTA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef RSTB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef O (instanceRef s6_pcie_v2_4_i_user_reset_out1_INV_0))
              )
            )
            (net sys_clk_c
              (joined
                (portRef O (instanceRef refclk_ibuf))
                (portRef CLK00 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename cfg_dwaddr_9__ "cfg_dwaddr<9>")
              (joined
                (portRef CFGDWADDR_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 0) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_8__ "cfg_dwaddr<8>")
              (joined
                (portRef CFGDWADDR_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 1) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_7__ "cfg_dwaddr<7>")
              (joined
                (portRef CFGDWADDR_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 2) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_6__ "cfg_dwaddr<6>")
              (joined
                (portRef CFGDWADDR_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 3) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_5__ "cfg_dwaddr<5>")
              (joined
                (portRef CFGDWADDR_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 4) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_4__ "cfg_dwaddr<4>")
              (joined
                (portRef CFGDWADDR_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 5) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_3__ "cfg_dwaddr<3>")
              (joined
                (portRef CFGDWADDR_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 6) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_2__ "cfg_dwaddr<2>")
              (joined
                (portRef CFGDWADDR_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 7) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_1__ "cfg_dwaddr<1>")
              (joined
                (portRef CFGDWADDR_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 8) (instanceRef app_BMD))
              )
            )
            (net (rename cfg_dwaddr_0__ "cfg_dwaddr<0>")
              (joined
                (portRef CFGDWADDR_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member cfg_dwaddr 9) (instanceRef app_BMD))
              )
            )
            (net led_2
              (joined
                (portRef led_2)
                (portRef O (instanceRef led_2_obuf))
              )
            )
            (net led_1
              (joined
                (portRef led_1)
                (portRef O (instanceRef led_1_obuf))
              )
            )
            (net led_0
              (joined
                (portRef led_0)
                (portRef O (instanceRef led_0_obuf))
              )
            )
            (net sys_reset_n_c_INV_288_o
              (joined
                (portRef GTPRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef O (instanceRef sys_reset_n_c_INV_288_o1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_gt_refclk_fb "s6_pcie_v2_4_i/gt_refclk_fb")
              (joined
                (portRef CLKFBIN (instanceRef s6_pcie_v2_4_i_pll_base_i))
                (portRef CLKFBOUT (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_mgt_clk "s6_pcie_v2_4_i/mgt_clk")
              (joined
                (portRef MGTCLK (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef O (instanceRef s6_pcie_v2_4_i_mgt_bufg))
                (portRef RXUSRCLK20 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXUSRCLK20 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_mgt_clk_2x "s6_pcie_v2_4_i/mgt_clk_2x")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_mgt2x_bufg))
                (portRef RXUSRCLK0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXUSRCLK0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_gt_refclk_buf "s6_pcie_v2_4_i/gt_refclk_buf")
              (joined
                (portRef DIVCLK (instanceRef s6_pcie_v2_4_i_gt_refclk_bufio2))
                (portRef CLKIN (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_clock_locked "s6_pcie_v2_4_i/clock_locked")
              (joined
                (portRef CLOCKLOCKED (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef LOCKED (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_clk_62_5 "s6_pcie_v2_4_i/clk_62_5")
              (joined
                (portRef I (instanceRef s6_pcie_v2_4_i_phy_bufg))
                (portRef CLKOUT2 (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_clk_125 "s6_pcie_v2_4_i/clk_125")
              (joined
                (portRef I (instanceRef s6_pcie_v2_4_i_mgt_bufg))
                (portRef CLKOUT1 (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_clk_250 "s6_pcie_v2_4_i/clk_250")
              (joined
                (portRef I (instanceRef s6_pcie_v2_4_i_mgt2x_bufg))
                (portRef CLKOUT0 (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rsrc_dsc_n_INV_276_o "s6_pcie_v2_4_i/trn_rsrc_dsc_n_INV_276_o")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d_renamed_8))
                (portRef O (instanceRef s6_pcie_v2_4_i_trn_rsrc_dsc_n_INV_276_o1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_0__ "s6_pcie_v2_4_i/n0115<0>")
              (joined
                (portRef MIMRXRDATA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_1__ "s6_pcie_v2_4_i/n0115<1>")
              (joined
                (portRef MIMRXRDATA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_2__ "s6_pcie_v2_4_i/n0115<2>")
              (joined
                (portRef MIMRXRDATA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_3__ "s6_pcie_v2_4_i/n0115<3>")
              (joined
                (portRef MIMRXRDATA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_4__ "s6_pcie_v2_4_i/n0115<4>")
              (joined
                (portRef MIMRXRDATA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_5__ "s6_pcie_v2_4_i/n0115<5>")
              (joined
                (portRef MIMRXRDATA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_6__ "s6_pcie_v2_4_i/n0115<6>")
              (joined
                (portRef MIMRXRDATA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_7__ "s6_pcie_v2_4_i/n0115<7>")
              (joined
                (portRef MIMRXRDATA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_8__ "s6_pcie_v2_4_i/n0115<8>")
              (joined
                (portRef MIMRXRDATA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_9__ "s6_pcie_v2_4_i/n0115<9>")
              (joined
                (portRef MIMRXRDATA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_10__ "s6_pcie_v2_4_i/n0115<10>")
              (joined
                (portRef MIMRXRDATA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_11__ "s6_pcie_v2_4_i/n0115<11>")
              (joined
                (portRef MIMRXRDATA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_12__ "s6_pcie_v2_4_i/n0115<12>")
              (joined
                (portRef MIMRXRDATA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_13__ "s6_pcie_v2_4_i/n0115<13>")
              (joined
                (portRef MIMRXRDATA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_14__ "s6_pcie_v2_4_i/n0115<14>")
              (joined
                (portRef MIMRXRDATA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_15__ "s6_pcie_v2_4_i/n0115<15>")
              (joined
                (portRef MIMRXRDATA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_16__ "s6_pcie_v2_4_i/n0115<16>")
              (joined
                (portRef MIMRXRDATA_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_17__ "s6_pcie_v2_4_i/n0115<17>")
              (joined
                (portRef MIMRXRDATA_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_18__ "s6_pcie_v2_4_i/n0115<18>")
              (joined
                (portRef MIMRXRDATA_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_19__ "s6_pcie_v2_4_i/n0115<19>")
              (joined
                (portRef MIMRXRDATA_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_20__ "s6_pcie_v2_4_i/n0115<20>")
              (joined
                (portRef MIMRXRDATA_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_21__ "s6_pcie_v2_4_i/n0115<21>")
              (joined
                (portRef MIMRXRDATA_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_22__ "s6_pcie_v2_4_i/n0115<22>")
              (joined
                (portRef MIMRXRDATA_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_23__ "s6_pcie_v2_4_i/n0115<23>")
              (joined
                (portRef MIMRXRDATA_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_24__ "s6_pcie_v2_4_i/n0115<24>")
              (joined
                (portRef MIMRXRDATA_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_25__ "s6_pcie_v2_4_i/n0115<25>")
              (joined
                (portRef MIMRXRDATA_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_26__ "s6_pcie_v2_4_i/n0115<26>")
              (joined
                (portRef MIMRXRDATA_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_27__ "s6_pcie_v2_4_i/n0115<27>")
              (joined
                (portRef MIMRXRDATA_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_28__ "s6_pcie_v2_4_i/n0115<28>")
              (joined
                (portRef MIMRXRDATA_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_29__ "s6_pcie_v2_4_i/n0115<29>")
              (joined
                (portRef MIMRXRDATA_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_30__ "s6_pcie_v2_4_i/n0115<30>")
              (joined
                (portRef MIMRXRDATA_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_31__ "s6_pcie_v2_4_i/n0115<31>")
              (joined
                (portRef MIMRXRDATA_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_32__ "s6_pcie_v2_4_i/n0115<32>")
              (joined
                (portRef MIMRXRDATA_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_33__ "s6_pcie_v2_4_i/n0115<33>")
              (joined
                (portRef MIMRXRDATA_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_n0115_34__ "s6_pcie_v2_4_i/n0115<34>")
              (joined
                (portRef MIMRXRDATA_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_0__ "s6_pcie_v2_4_i/mim_tx_rdata<0>")
              (joined
                (portRef MIMTXRDATA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_1__ "s6_pcie_v2_4_i/mim_tx_rdata<1>")
              (joined
                (portRef MIMTXRDATA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_2__ "s6_pcie_v2_4_i/mim_tx_rdata<2>")
              (joined
                (portRef MIMTXRDATA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_3__ "s6_pcie_v2_4_i/mim_tx_rdata<3>")
              (joined
                (portRef MIMTXRDATA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_4__ "s6_pcie_v2_4_i/mim_tx_rdata<4>")
              (joined
                (portRef MIMTXRDATA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_5__ "s6_pcie_v2_4_i/mim_tx_rdata<5>")
              (joined
                (portRef MIMTXRDATA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_6__ "s6_pcie_v2_4_i/mim_tx_rdata<6>")
              (joined
                (portRef MIMTXRDATA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_7__ "s6_pcie_v2_4_i/mim_tx_rdata<7>")
              (joined
                (portRef MIMTXRDATA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_8__ "s6_pcie_v2_4_i/mim_tx_rdata<8>")
              (joined
                (portRef MIMTXRDATA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_9__ "s6_pcie_v2_4_i/mim_tx_rdata<9>")
              (joined
                (portRef MIMTXRDATA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_10__ "s6_pcie_v2_4_i/mim_tx_rdata<10>")
              (joined
                (portRef MIMTXRDATA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_11__ "s6_pcie_v2_4_i/mim_tx_rdata<11>")
              (joined
                (portRef MIMTXRDATA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_12__ "s6_pcie_v2_4_i/mim_tx_rdata<12>")
              (joined
                (portRef MIMTXRDATA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_13__ "s6_pcie_v2_4_i/mim_tx_rdata<13>")
              (joined
                (portRef MIMTXRDATA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_14__ "s6_pcie_v2_4_i/mim_tx_rdata<14>")
              (joined
                (portRef MIMTXRDATA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_15__ "s6_pcie_v2_4_i/mim_tx_rdata<15>")
              (joined
                (portRef MIMTXRDATA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_16__ "s6_pcie_v2_4_i/mim_tx_rdata<16>")
              (joined
                (portRef MIMTXRDATA_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_17__ "s6_pcie_v2_4_i/mim_tx_rdata<17>")
              (joined
                (portRef MIMTXRDATA_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_18__ "s6_pcie_v2_4_i/mim_tx_rdata<18>")
              (joined
                (portRef MIMTXRDATA_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_19__ "s6_pcie_v2_4_i/mim_tx_rdata<19>")
              (joined
                (portRef MIMTXRDATA_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_20__ "s6_pcie_v2_4_i/mim_tx_rdata<20>")
              (joined
                (portRef MIMTXRDATA_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_21__ "s6_pcie_v2_4_i/mim_tx_rdata<21>")
              (joined
                (portRef MIMTXRDATA_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_22__ "s6_pcie_v2_4_i/mim_tx_rdata<22>")
              (joined
                (portRef MIMTXRDATA_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_23__ "s6_pcie_v2_4_i/mim_tx_rdata<23>")
              (joined
                (portRef MIMTXRDATA_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_24__ "s6_pcie_v2_4_i/mim_tx_rdata<24>")
              (joined
                (portRef MIMTXRDATA_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_25__ "s6_pcie_v2_4_i/mim_tx_rdata<25>")
              (joined
                (portRef MIMTXRDATA_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_26__ "s6_pcie_v2_4_i/mim_tx_rdata<26>")
              (joined
                (portRef MIMTXRDATA_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_27__ "s6_pcie_v2_4_i/mim_tx_rdata<27>")
              (joined
                (portRef MIMTXRDATA_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_28__ "s6_pcie_v2_4_i/mim_tx_rdata<28>")
              (joined
                (portRef MIMTXRDATA_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_29__ "s6_pcie_v2_4_i/mim_tx_rdata<29>")
              (joined
                (portRef MIMTXRDATA_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_30__ "s6_pcie_v2_4_i/mim_tx_rdata<30>")
              (joined
                (portRef MIMTXRDATA_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_31__ "s6_pcie_v2_4_i/mim_tx_rdata<31>")
              (joined
                (portRef MIMTXRDATA_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_32__ "s6_pcie_v2_4_i/mim_tx_rdata<32>")
              (joined
                (portRef MIMTXRDATA_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_33__ "s6_pcie_v2_4_i/mim_tx_rdata<33>")
              (joined
                (portRef MIMTXRDATA_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_34__ "s6_pcie_v2_4_i/mim_tx_rdata<34>")
              (joined
                (portRef MIMTXRDATA_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_rdata_35__ "s6_pcie_v2_4_i/mim_tx_rdata<35>")
              (joined
                (portRef MIMTXRDATA_35_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DOPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rdst_rdy_INV_278_o "s6_pcie_v2_4_i/trn_rdst_rdy_INV_278_o")
              (joined
                (portRef TRNRDSTRDYN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef O (instanceRef s6_pcie_v2_4_i_trn_rdst_rdy_INV_278_o1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_pll_rst "s6_pcie_v2_4_i/pll_rst")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_pll_rst1))
                (portRef RST (instanceRef s6_pcie_v2_4_i_pll_base_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_sys_reset_n "s6_pcie_v2_4_i/sys_reset_n")
              (joined
                (portRef SYSRESETN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef O (instanceRef sys_reset_n_ibuf))
                (portRef I (instanceRef led_0_obuf))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_pll_rst1))
                (portRef I (instanceRef sys_reset_n_c_INV_288_o1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_phystatus "s6_pcie_v2_4_i/phystatus")
              (joined
                (portRef PIPEPHYSTATUSA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PHYSTATUS0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_enter_elecidle "s6_pcie_v2_4_i/rx_enter_elecidle")
              (joined
                (portRef PIPERXENTERELECIDLEA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef RXELECIDLE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_gt_reset_done "s6_pcie_v2_4_i/gt_reset_done")
              (joined
                (portRef PIPEGTRESETDONEA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef RESETDONE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_gt_plllkdet_out "s6_pcie_v2_4_i/gt_plllkdet_out")
              (joined
                (portRef PLLLKDET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_pll_rst1))
              )
            )
            (net (rename s6_pcie_v2_4_i_gt_refclk_out_0__ "s6_pcie_v2_4_i/gt_refclk_out<0>")
              (joined
                (portRef I (instanceRef s6_pcie_v2_4_i_gt_refclk_bufio2))
                (portRef (member GTPCLKOUT0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_status_0__ "s6_pcie_v2_4_i/rx_status<0>")
              (joined
                (portRef PIPERXSTATUSA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXSTATUS0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_status_1__ "s6_pcie_v2_4_i/rx_status<1>")
              (joined
                (portRef PIPERXSTATUSA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXSTATUS0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_status_2__ "s6_pcie_v2_4_i/rx_status<2>")
              (joined
                (portRef PIPERXSTATUSA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXSTATUS0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_8__ "s6_pcie_v2_4_i/rx_data<8>")
              (joined
                (portRef PIPERXDATAA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 23) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_9__ "s6_pcie_v2_4_i/rx_data<9>")
              (joined
                (portRef PIPERXDATAA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 22) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_10__ "s6_pcie_v2_4_i/rx_data<10>")
              (joined
                (portRef PIPERXDATAA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 21) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_11__ "s6_pcie_v2_4_i/rx_data<11>")
              (joined
                (portRef PIPERXDATAA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 20) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_12__ "s6_pcie_v2_4_i/rx_data<12>")
              (joined
                (portRef PIPERXDATAA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 19) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_13__ "s6_pcie_v2_4_i/rx_data<13>")
              (joined
                (portRef PIPERXDATAA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 18) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_14__ "s6_pcie_v2_4_i/rx_data<14>")
              (joined
                (portRef PIPERXDATAA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 17) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_15__ "s6_pcie_v2_4_i/rx_data<15>")
              (joined
                (portRef PIPERXDATAA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 16) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_0__ "s6_pcie_v2_4_i/rx_data<0>")
              (joined
                (portRef PIPERXDATAA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 31) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_1__ "s6_pcie_v2_4_i/rx_data<1>")
              (joined
                (portRef PIPERXDATAA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 30) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_2__ "s6_pcie_v2_4_i/rx_data<2>")
              (joined
                (portRef PIPERXDATAA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 29) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_3__ "s6_pcie_v2_4_i/rx_data<3>")
              (joined
                (portRef PIPERXDATAA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 28) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_4__ "s6_pcie_v2_4_i/rx_data<4>")
              (joined
                (portRef PIPERXDATAA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 27) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_5__ "s6_pcie_v2_4_i/rx_data<5>")
              (joined
                (portRef PIPERXDATAA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 26) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_6__ "s6_pcie_v2_4_i/rx_data<6>")
              (joined
                (portRef PIPERXDATAA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 25) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_data_7__ "s6_pcie_v2_4_i/rx_data<7>")
              (joined
                (portRef PIPERXDATAA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXDATA0 24) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_char_is_k_1__ "s6_pcie_v2_4_i/rx_char_is_k<1>")
              (joined
                (portRef PIPERXCHARISKA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXCHARISK0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_rx_char_is_k_0__ "s6_pcie_v2_4_i/rx_char_is_k<0>")
              (joined
                (portRef PIPERXCHARISKA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXCHARISK0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_user_reset_out_w "s6_pcie_v2_4_i/user_reset_out_w")
              (joined
                (portRef USERRSTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef trn_reset_n (instanceRef app_BMD))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
                (portRef I (instanceRef s6_pcie_v2_4_i_user_reset_out1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rsrc_rdy_n "s6_pcie_v2_4_i/trn_rsrc_rdy_n")
              (joined
                (portRef TRNRSRCRDYN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rsrc_dsc_n "s6_pcie_v2_4_i/trn_rsrc_dsc_n")
              (joined
                (portRef TRNRSRCDSCN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
                (portRef I (instanceRef s6_pcie_v2_4_i_trn_rsrc_dsc_n_INV_276_o1_INV_0))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rsof_n "s6_pcie_v2_4_i/trn_rsof_n")
              (joined
                (portRef TRNRSOFN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o1))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_reof_n "s6_pcie_v2_4_i/trn_reof_n")
              (joined
                (portRef TRNREOFN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_rcvr_det_a "s6_pcie_v2_4_i/pipe_tx_rcvr_det_a")
              (joined
                (portRef PIPETXRCVRDETA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TXDETECTRX0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_rxreset_a "s6_pcie_v2_4_i/pipe_rxreset_a")
              (joined
                (portRef PIPERXRESETA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef RXRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_rx_polarity_a "s6_pcie_v2_4_i/pipe_rx_polarity_a")
              (joined
                (portRef PIPERXPOLARITYA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef RXPOLARITY0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_gt_tx_elec_idle_a "s6_pcie_v2_4_i/pipe_gt_tx_elec_idle_a")
              (joined
                (portRef PIPEGTTXELECIDLEA (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TXELECIDLE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wen "s6_pcie_v2_4_i/mim_tx_wen")
              (joined
                (portRef MIMTXWEN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_ren "s6_pcie_v2_4_i/mim_tx_ren")
              (joined
                (portRef MIMTXREN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wen "s6_pcie_v2_4_i/mim_rx_wen")
              (joined
                (portRef MIMRXWEN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef ENA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_ren "s6_pcie_v2_4_i/mim_rx_ren")
              (joined
                (portRef MIMRXREN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef ENB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_cfg_to_turnoff_n "s6_pcie_v2_4_i/cfg_to_turnoff_n")
              (joined
                (portRef CFGTOTURNOFFN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef cfg_to_turnoff_n (instanceRef app_BMD))
              )
            )
            (net (rename s6_pcie_v2_4_i_cfg_rd_wr_done_n "s6_pcie_v2_4_i/cfg_rd_wr_done_n")
              (joined
                (portRef CFGRDWRDONEN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef cfg_rd_wr_done_n (instanceRef app_BMD))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_0__ "s6_pcie_v2_4_i/trn_rd<0>")
              (joined
                (portRef TRNRD_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_1__ "s6_pcie_v2_4_i/trn_rd<1>")
              (joined
                (portRef TRNRD_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_2__ "s6_pcie_v2_4_i/trn_rd<2>")
              (joined
                (portRef TRNRD_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_3__ "s6_pcie_v2_4_i/trn_rd<3>")
              (joined
                (portRef TRNRD_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_4__ "s6_pcie_v2_4_i/trn_rd<4>")
              (joined
                (portRef TRNRD_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_5__ "s6_pcie_v2_4_i/trn_rd<5>")
              (joined
                (portRef TRNRD_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_6__ "s6_pcie_v2_4_i/trn_rd<6>")
              (joined
                (portRef TRNRD_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_7__ "s6_pcie_v2_4_i/trn_rd<7>")
              (joined
                (portRef TRNRD_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_8__ "s6_pcie_v2_4_i/trn_rd<8>")
              (joined
                (portRef TRNRD_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_9__ "s6_pcie_v2_4_i/trn_rd<9>")
              (joined
                (portRef TRNRD_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_15__ "s6_pcie_v2_4_i/trn_rd<15>")
              (joined
                (portRef TRNRD_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_29__ "s6_pcie_v2_4_i/trn_rd<29>")
              (joined
                (portRef TRNRD_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29))
              )
            )
            (net (rename s6_pcie_v2_4_i_trn_rd_30__ "s6_pcie_v2_4_i/trn_rd<30>")
              (joined
                (portRef TRNRD_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_8__ "s6_pcie_v2_4_i/pipe_tx_data_a<8>")
              (joined
                (portRef PIPETXDATAA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 31) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_9__ "s6_pcie_v2_4_i/pipe_tx_data_a<9>")
              (joined
                (portRef PIPETXDATAA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 30) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_10__ "s6_pcie_v2_4_i/pipe_tx_data_a<10>")
              (joined
                (portRef PIPETXDATAA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 29) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_11__ "s6_pcie_v2_4_i/pipe_tx_data_a<11>")
              (joined
                (portRef PIPETXDATAA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 28) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_12__ "s6_pcie_v2_4_i/pipe_tx_data_a<12>")
              (joined
                (portRef PIPETXDATAA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 27) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_13__ "s6_pcie_v2_4_i/pipe_tx_data_a<13>")
              (joined
                (portRef PIPETXDATAA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 26) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_14__ "s6_pcie_v2_4_i/pipe_tx_data_a<14>")
              (joined
                (portRef PIPETXDATAA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 25) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_15__ "s6_pcie_v2_4_i/pipe_tx_data_a<15>")
              (joined
                (portRef PIPETXDATAA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 24) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_0__ "s6_pcie_v2_4_i/pipe_tx_data_a<0>")
              (joined
                (portRef PIPETXDATAA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 23) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_1__ "s6_pcie_v2_4_i/pipe_tx_data_a<1>")
              (joined
                (portRef PIPETXDATAA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 22) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_2__ "s6_pcie_v2_4_i/pipe_tx_data_a<2>")
              (joined
                (portRef PIPETXDATAA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 21) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_3__ "s6_pcie_v2_4_i/pipe_tx_data_a<3>")
              (joined
                (portRef PIPETXDATAA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 20) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_4__ "s6_pcie_v2_4_i/pipe_tx_data_a<4>")
              (joined
                (portRef PIPETXDATAA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 19) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_5__ "s6_pcie_v2_4_i/pipe_tx_data_a<5>")
              (joined
                (portRef PIPETXDATAA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 18) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_6__ "s6_pcie_v2_4_i/pipe_tx_data_a<6>")
              (joined
                (portRef PIPETXDATAA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 17) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_data_a_7__ "s6_pcie_v2_4_i/pipe_tx_data_a<7>")
              (joined
                (portRef PIPETXDATAA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXDATA0 16) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_char_is_k_a_1__ "s6_pcie_v2_4_i/pipe_tx_char_is_k_a<1>")
              (joined
                (portRef PIPETXCHARISKA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXCHARISK0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_char_is_k_a_0__ "s6_pcie_v2_4_i/pipe_tx_char_is_k_a<0>")
              (joined
                (portRef PIPETXCHARISKA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXCHARISK0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_char_disp_mode_a_1__ "s6_pcie_v2_4_i/pipe_tx_char_disp_mode_a<1>")
              (joined
                (portRef PIPETXCHARDISPMODEA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXCHARDISPMODE0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_tx_char_disp_mode_a_0__ "s6_pcie_v2_4_i/pipe_tx_char_disp_mode_a<0>")
              (joined
                (portRef PIPETXCHARDISPMODEA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member TXCHARDISPMODE0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_gt_power_down_a_0__ "s6_pcie_v2_4_i/pipe_gt_power_down_a<0>")
              (joined
                (portRef PIPEGTPOWERDOWNA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXPOWERDOWN0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPOWERDOWN0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_pipe_gt_power_down_a_1__ "s6_pcie_v2_4_i/pipe_gt_power_down_a<1>")
              (joined
                (portRef PIPEGTPOWERDOWNA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member RXPOWERDOWN0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPOWERDOWN0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_0__ "s6_pcie_v2_4_i/mim_tx_wdata<0>")
              (joined
                (portRef MIMTXWDATA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_1__ "s6_pcie_v2_4_i/mim_tx_wdata<1>")
              (joined
                (portRef MIMTXWDATA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_2__ "s6_pcie_v2_4_i/mim_tx_wdata<2>")
              (joined
                (portRef MIMTXWDATA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_3__ "s6_pcie_v2_4_i/mim_tx_wdata<3>")
              (joined
                (portRef MIMTXWDATA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_4__ "s6_pcie_v2_4_i/mim_tx_wdata<4>")
              (joined
                (portRef MIMTXWDATA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_5__ "s6_pcie_v2_4_i/mim_tx_wdata<5>")
              (joined
                (portRef MIMTXWDATA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_6__ "s6_pcie_v2_4_i/mim_tx_wdata<6>")
              (joined
                (portRef MIMTXWDATA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_7__ "s6_pcie_v2_4_i/mim_tx_wdata<7>")
              (joined
                (portRef MIMTXWDATA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_8__ "s6_pcie_v2_4_i/mim_tx_wdata<8>")
              (joined
                (portRef MIMTXWDATA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_9__ "s6_pcie_v2_4_i/mim_tx_wdata<9>")
              (joined
                (portRef MIMTXWDATA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_10__ "s6_pcie_v2_4_i/mim_tx_wdata<10>")
              (joined
                (portRef MIMTXWDATA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_11__ "s6_pcie_v2_4_i/mim_tx_wdata<11>")
              (joined
                (portRef MIMTXWDATA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_12__ "s6_pcie_v2_4_i/mim_tx_wdata<12>")
              (joined
                (portRef MIMTXWDATA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_13__ "s6_pcie_v2_4_i/mim_tx_wdata<13>")
              (joined
                (portRef MIMTXWDATA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_14__ "s6_pcie_v2_4_i/mim_tx_wdata<14>")
              (joined
                (portRef MIMTXWDATA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_15__ "s6_pcie_v2_4_i/mim_tx_wdata<15>")
              (joined
                (portRef MIMTXWDATA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_16__ "s6_pcie_v2_4_i/mim_tx_wdata<16>")
              (joined
                (portRef MIMTXWDATA_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_17__ "s6_pcie_v2_4_i/mim_tx_wdata<17>")
              (joined
                (portRef MIMTXWDATA_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_18__ "s6_pcie_v2_4_i/mim_tx_wdata<18>")
              (joined
                (portRef MIMTXWDATA_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_19__ "s6_pcie_v2_4_i/mim_tx_wdata<19>")
              (joined
                (portRef MIMTXWDATA_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_20__ "s6_pcie_v2_4_i/mim_tx_wdata<20>")
              (joined
                (portRef MIMTXWDATA_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_21__ "s6_pcie_v2_4_i/mim_tx_wdata<21>")
              (joined
                (portRef MIMTXWDATA_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_22__ "s6_pcie_v2_4_i/mim_tx_wdata<22>")
              (joined
                (portRef MIMTXWDATA_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_23__ "s6_pcie_v2_4_i/mim_tx_wdata<23>")
              (joined
                (portRef MIMTXWDATA_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_24__ "s6_pcie_v2_4_i/mim_tx_wdata<24>")
              (joined
                (portRef MIMTXWDATA_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_25__ "s6_pcie_v2_4_i/mim_tx_wdata<25>")
              (joined
                (portRef MIMTXWDATA_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_26__ "s6_pcie_v2_4_i/mim_tx_wdata<26>")
              (joined
                (portRef MIMTXWDATA_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_27__ "s6_pcie_v2_4_i/mim_tx_wdata<27>")
              (joined
                (portRef MIMTXWDATA_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_28__ "s6_pcie_v2_4_i/mim_tx_wdata<28>")
              (joined
                (portRef MIMTXWDATA_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_29__ "s6_pcie_v2_4_i/mim_tx_wdata<29>")
              (joined
                (portRef MIMTXWDATA_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_30__ "s6_pcie_v2_4_i/mim_tx_wdata<30>")
              (joined
                (portRef MIMTXWDATA_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_31__ "s6_pcie_v2_4_i/mim_tx_wdata<31>")
              (joined
                (portRef MIMTXWDATA_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_32__ "s6_pcie_v2_4_i/mim_tx_wdata<32>")
              (joined
                (portRef MIMTXWDATA_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_33__ "s6_pcie_v2_4_i/mim_tx_wdata<33>")
              (joined
                (portRef MIMTXWDATA_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_34__ "s6_pcie_v2_4_i/mim_tx_wdata<34>")
              (joined
                (portRef MIMTXWDATA_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_wdata_35__ "s6_pcie_v2_4_i/mim_tx_wdata<35>")
              (joined
                (portRef MIMTXWDATA_35_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_0__ "s6_pcie_v2_4_i/mim_tx_waddr<0>")
              (joined
                (portRef MIMTXWADDR_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_1__ "s6_pcie_v2_4_i/mim_tx_waddr<1>")
              (joined
                (portRef MIMTXWADDR_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_2__ "s6_pcie_v2_4_i/mim_tx_waddr<2>")
              (joined
                (portRef MIMTXWADDR_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_3__ "s6_pcie_v2_4_i/mim_tx_waddr<3>")
              (joined
                (portRef MIMTXWADDR_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_4__ "s6_pcie_v2_4_i/mim_tx_waddr<4>")
              (joined
                (portRef MIMTXWADDR_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_5__ "s6_pcie_v2_4_i/mim_tx_waddr<5>")
              (joined
                (portRef MIMTXWADDR_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_6__ "s6_pcie_v2_4_i/mim_tx_waddr<6>")
              (joined
                (portRef MIMTXWADDR_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_7__ "s6_pcie_v2_4_i/mim_tx_waddr<7>")
              (joined
                (portRef MIMTXWADDR_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_8__ "s6_pcie_v2_4_i/mim_tx_waddr<8>")
              (joined
                (portRef MIMTXWADDR_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_9__ "s6_pcie_v2_4_i/mim_tx_waddr<9>")
              (joined
                (portRef MIMTXWADDR_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_waddr_10__ "s6_pcie_v2_4_i/mim_tx_waddr<10>")
              (joined
                (portRef MIMTXWADDR_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_0__ "s6_pcie_v2_4_i/mim_tx_raddr<0>")
              (joined
                (portRef MIMTXRADDR_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_1__ "s6_pcie_v2_4_i/mim_tx_raddr<1>")
              (joined
                (portRef MIMTXRADDR_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_2__ "s6_pcie_v2_4_i/mim_tx_raddr<2>")
              (joined
                (portRef MIMTXRADDR_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_3__ "s6_pcie_v2_4_i/mim_tx_raddr<3>")
              (joined
                (portRef MIMTXRADDR_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_4__ "s6_pcie_v2_4_i/mim_tx_raddr<4>")
              (joined
                (portRef MIMTXRADDR_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_5__ "s6_pcie_v2_4_i/mim_tx_raddr<5>")
              (joined
                (portRef MIMTXRADDR_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_6__ "s6_pcie_v2_4_i/mim_tx_raddr<6>")
              (joined
                (portRef MIMTXRADDR_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_7__ "s6_pcie_v2_4_i/mim_tx_raddr<7>")
              (joined
                (portRef MIMTXRADDR_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_8__ "s6_pcie_v2_4_i/mim_tx_raddr<8>")
              (joined
                (portRef MIMTXRADDR_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_9__ "s6_pcie_v2_4_i/mim_tx_raddr<9>")
              (joined
                (portRef MIMTXRADDR_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_tx_raddr_10__ "s6_pcie_v2_4_i/mim_tx_raddr<10>")
              (joined
                (portRef MIMTXRADDR_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_0__ "s6_pcie_v2_4_i/mim_rx_wdata<0>")
              (joined
                (portRef MIMRXWDATA_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_1__ "s6_pcie_v2_4_i/mim_rx_wdata<1>")
              (joined
                (portRef MIMRXWDATA_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_2__ "s6_pcie_v2_4_i/mim_rx_wdata<2>")
              (joined
                (portRef MIMRXWDATA_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_3__ "s6_pcie_v2_4_i/mim_rx_wdata<3>")
              (joined
                (portRef MIMRXWDATA_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_4__ "s6_pcie_v2_4_i/mim_rx_wdata<4>")
              (joined
                (portRef MIMRXWDATA_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_5__ "s6_pcie_v2_4_i/mim_rx_wdata<5>")
              (joined
                (portRef MIMRXWDATA_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_6__ "s6_pcie_v2_4_i/mim_rx_wdata<6>")
              (joined
                (portRef MIMRXWDATA_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_7__ "s6_pcie_v2_4_i/mim_rx_wdata<7>")
              (joined
                (portRef MIMRXWDATA_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_8__ "s6_pcie_v2_4_i/mim_rx_wdata<8>")
              (joined
                (portRef MIMRXWDATA_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_9__ "s6_pcie_v2_4_i/mim_rx_wdata<9>")
              (joined
                (portRef MIMRXWDATA_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_10__ "s6_pcie_v2_4_i/mim_rx_wdata<10>")
              (joined
                (portRef MIMRXWDATA_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_11__ "s6_pcie_v2_4_i/mim_rx_wdata<11>")
              (joined
                (portRef MIMRXWDATA_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_12__ "s6_pcie_v2_4_i/mim_rx_wdata<12>")
              (joined
                (portRef MIMRXWDATA_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_13__ "s6_pcie_v2_4_i/mim_rx_wdata<13>")
              (joined
                (portRef MIMRXWDATA_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_14__ "s6_pcie_v2_4_i/mim_rx_wdata<14>")
              (joined
                (portRef MIMRXWDATA_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_15__ "s6_pcie_v2_4_i/mim_rx_wdata<15>")
              (joined
                (portRef MIMRXWDATA_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_16__ "s6_pcie_v2_4_i/mim_rx_wdata<16>")
              (joined
                (portRef MIMRXWDATA_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_17__ "s6_pcie_v2_4_i/mim_rx_wdata<17>")
              (joined
                (portRef MIMRXWDATA_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_18__ "s6_pcie_v2_4_i/mim_rx_wdata<18>")
              (joined
                (portRef MIMRXWDATA_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_19__ "s6_pcie_v2_4_i/mim_rx_wdata<19>")
              (joined
                (portRef MIMRXWDATA_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_20__ "s6_pcie_v2_4_i/mim_rx_wdata<20>")
              (joined
                (portRef MIMRXWDATA_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_21__ "s6_pcie_v2_4_i/mim_rx_wdata<21>")
              (joined
                (portRef MIMRXWDATA_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_22__ "s6_pcie_v2_4_i/mim_rx_wdata<22>")
              (joined
                (portRef MIMRXWDATA_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_23__ "s6_pcie_v2_4_i/mim_rx_wdata<23>")
              (joined
                (portRef MIMRXWDATA_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_24__ "s6_pcie_v2_4_i/mim_rx_wdata<24>")
              (joined
                (portRef MIMRXWDATA_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_25__ "s6_pcie_v2_4_i/mim_rx_wdata<25>")
              (joined
                (portRef MIMRXWDATA_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_26__ "s6_pcie_v2_4_i/mim_rx_wdata<26>")
              (joined
                (portRef MIMRXWDATA_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_27__ "s6_pcie_v2_4_i/mim_rx_wdata<27>")
              (joined
                (portRef MIMRXWDATA_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_28__ "s6_pcie_v2_4_i/mim_rx_wdata<28>")
              (joined
                (portRef MIMRXWDATA_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_29__ "s6_pcie_v2_4_i/mim_rx_wdata<29>")
              (joined
                (portRef MIMRXWDATA_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_30__ "s6_pcie_v2_4_i/mim_rx_wdata<30>")
              (joined
                (portRef MIMRXWDATA_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_31__ "s6_pcie_v2_4_i/mim_rx_wdata<31>")
              (joined
                (portRef MIMRXWDATA_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_32__ "s6_pcie_v2_4_i/mim_rx_wdata<32>")
              (joined
                (portRef MIMRXWDATA_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_33__ "s6_pcie_v2_4_i/mim_rx_wdata<33>")
              (joined
                (portRef MIMRXWDATA_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_wdata_34__ "s6_pcie_v2_4_i/mim_rx_wdata<34>")
              (joined
                (portRef MIMRXWDATA_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DIA 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_0__ "s6_pcie_v2_4_i/mim_rx_waddr<0>")
              (joined
                (portRef MIMRXWADDR_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_1__ "s6_pcie_v2_4_i/mim_rx_waddr<1>")
              (joined
                (portRef MIMRXWADDR_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_2__ "s6_pcie_v2_4_i/mim_rx_waddr<2>")
              (joined
                (portRef MIMRXWADDR_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_3__ "s6_pcie_v2_4_i/mim_rx_waddr<3>")
              (joined
                (portRef MIMRXWADDR_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_4__ "s6_pcie_v2_4_i/mim_rx_waddr<4>")
              (joined
                (portRef MIMRXWADDR_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_5__ "s6_pcie_v2_4_i/mim_rx_waddr<5>")
              (joined
                (portRef MIMRXWADDR_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_6__ "s6_pcie_v2_4_i/mim_rx_waddr<6>")
              (joined
                (portRef MIMRXWADDR_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_7__ "s6_pcie_v2_4_i/mim_rx_waddr<7>")
              (joined
                (portRef MIMRXWADDR_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_8__ "s6_pcie_v2_4_i/mim_rx_waddr<8>")
              (joined
                (portRef MIMRXWADDR_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_9__ "s6_pcie_v2_4_i/mim_rx_waddr<9>")
              (joined
                (portRef MIMRXWADDR_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_waddr_10__ "s6_pcie_v2_4_i/mim_rx_waddr<10>")
              (joined
                (portRef MIMRXWADDR_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_0__ "s6_pcie_v2_4_i/mim_rx_raddr<0>")
              (joined
                (portRef MIMRXRADDR_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_1__ "s6_pcie_v2_4_i/mim_rx_raddr<1>")
              (joined
                (portRef MIMRXRADDR_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_2__ "s6_pcie_v2_4_i/mim_rx_raddr<2>")
              (joined
                (portRef MIMRXRADDR_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_3__ "s6_pcie_v2_4_i/mim_rx_raddr<3>")
              (joined
                (portRef MIMRXRADDR_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_4__ "s6_pcie_v2_4_i/mim_rx_raddr<4>")
              (joined
                (portRef MIMRXRADDR_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_5__ "s6_pcie_v2_4_i/mim_rx_raddr<5>")
              (joined
                (portRef MIMRXRADDR_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_6__ "s6_pcie_v2_4_i/mim_rx_raddr<6>")
              (joined
                (portRef MIMRXRADDR_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_7__ "s6_pcie_v2_4_i/mim_rx_raddr<7>")
              (joined
                (portRef MIMRXRADDR_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_8__ "s6_pcie_v2_4_i/mim_rx_raddr<8>")
              (joined
                (portRef MIMRXRADDR_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_9__ "s6_pcie_v2_4_i/mim_rx_raddr<9>")
              (joined
                (portRef MIMRXRADDR_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_mim_rx_raddr_10__ "s6_pcie_v2_4_i/mim_rx_raddr<10>")
              (joined
                (portRef MIMRXRADDR_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_renamed_39))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
                (portRef I (instanceRef s6_pcie_v2_4_i_trn_rdst_rdy_INV_278_o1_INV_0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_tx_inst_tx_pipeline_inst_trn_lnk_up_inv "s6_pcie_v2_4_i/axi_basic_top/tx_inst/tx_pipeline_inst/trn_lnk_up_inv")
              (joined
                (portRef TRNLNKUPN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef trn_lnk_up_n (instanceRef app_BMD))
                (portRef I (instanceRef s6_pcie_v2_4_i_user_lnk_up1_INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o11 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o11")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set_renamed_52))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n01571 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/_n01571")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW3))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_trn_rsof_OR_380_o")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_is_eof_4__null_is_eof_4__mux_18_OUT_21__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/is_eof[4]_null_is_eof[4]_mux_18_OUT<21>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_dsc_detect")
              (joined
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_renamed_40))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set_renamed_52))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW3))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet")
              (joined
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_trn_rsof_OR_380_o1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0))
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_renamed_41))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel")
              (joined
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_renamed_42))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set_renamed_52))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_rdy_prev")
              (joined
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_renamed_44))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_dsc_d")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_dsc_d_renamed_8))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst__n015711))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o111))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<9>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9___renamed_9))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<8>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8___renamed_10))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9___renamed_9))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_9__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<7>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7___renamed_11))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8___renamed_10))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_8__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<6>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6___renamed_12))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7___renamed_11))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_7__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<5>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5___renamed_13))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6___renamed_12))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_6__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<4>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4___renamed_14))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5___renamed_13))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_5__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<3>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3___renamed_15))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4___renamed_14))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_4__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<2>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2___renamed_16))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3___renamed_15))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_3__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<2>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_2___renamed_17))
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2___renamed_16))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_2__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_2__mand1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<2>_mand1")
              (joined
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2___renamed_16))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_2__mand1_renamed_32))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<1>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1___renamed_18))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_2___renamed_16))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_2__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<1>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1___renamed_18))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_1__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_1___renamed_46))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<0>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0___renamed_19))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1___renamed_18))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_1__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_lut<0>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0___renamed_19))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_0__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_lut_0___renamed_45))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_11__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<11>")
              (joined
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_11__))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tuser_21))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_0))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_1))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_2))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_3))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_4))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_5))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_6))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_7))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_8))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_9))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_15))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_29))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tdata_30))
                (portRef CE (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_m_axis_rx_tvalid_renamed_7))
                (portRef CFGERRCORN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRCPLABORTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRLOCKEDN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGPMWAKEN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGTRNPENDINGN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef P (instanceRef XST_VCC))
                (portRef CFGDEVID_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member GTPCLKFBSEL0EAST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL1EAST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL1EAST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL1WEST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXDATAWIDTH0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXDATAWIDTH1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXEQMIX0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXEQMIX0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXEQMIX1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXEQMIX1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXPOWERDOWN1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATAWIDTH0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATAWIDTH1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPOWERDOWN1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GTPRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef INTDATAWIDTH0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef INTDATAWIDTH1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLLKDETEN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLLKDETEN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef REFCLKPWRDNB0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef REFCLKPWRDNB1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCOMMADETUSE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCOMMADETUSE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXDEC8B10BUSE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXDEC8B10BUSE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENMCOMMAALIGN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENMCOMMAALIGN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENPCOMMAALIGN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENPCOMMAALIGN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXENC8B10BUSE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXENC8B10BUSE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0___renamed_30))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_0__))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1___renamed_29))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2___renamed_28))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3___renamed_27))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4___renamed_26))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5___renamed_25))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6___renamed_24))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7___renamed_23))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8___renamed_22))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9___renamed_21))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10___renamed_20))
                (portRef CFGDSN_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_rrem_n 3) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 5) (instanceRef app_BMD))
                (portRef trn_tdst_dsc_n (instanceRef app_BMD))
                (portRef TRNTSTRN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTERRFWDN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTSRCDSCN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRPOSTEDN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRCPLTIMEOUTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRECRCN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRURN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTEOFN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTSOFN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTSRCRDYN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy1))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef REGCEB (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<10>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10___renamed_20))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_11__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<10>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10___renamed_20))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_10__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_10__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<9>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9___renamed_21))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_10___renamed_20))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_10__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<9>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9___renamed_21))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_9__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_9__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<8>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8___renamed_22))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_9___renamed_21))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_9__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<8>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8___renamed_22))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_8__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_8__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<7>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7___renamed_23))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_8___renamed_22))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_8__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<7>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7___renamed_23))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_7__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_7__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<6>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6___renamed_24))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_7___renamed_23))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_7__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<6>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6___renamed_24))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_6__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_6__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<5>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5___renamed_25))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_6___renamed_24))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_6__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<5>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5___renamed_25))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_5__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_5__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<4>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4___renamed_26))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_5___renamed_25))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_5__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<4>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4___renamed_26))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_4__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_4__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<3>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3___renamed_27))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_4___renamed_26))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_4__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<3>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3___renamed_27))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_3__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_3__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<2>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2___renamed_28))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_3___renamed_27))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_3__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<2>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2___renamed_28))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_2__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_2__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<1>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1___renamed_29))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_2___renamed_28))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_2__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_lut<1>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1___renamed_29))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_1__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_1__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<0>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0___renamed_30))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_1___renamed_29))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_1__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<0>")
              (joined
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0___renamed_19))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_4_1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/packet_overhead<1>")
              (joined
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_1___renamed_18))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_packet_overhead_3_1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<0>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_0__))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<1>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_1__))
                (portRef I1
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<2>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_2__))
                (portRef I0
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<3>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_3__))
                (portRef I2
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<4>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_4__))
                (portRef I3
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<5>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_5__))
                (portRef I4
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<6>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_6__))
                (portRef I5
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<7>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_7__))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<8>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_8__))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_new_pkt_len_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/new_pkt_len<9>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_9__))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<0>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<1>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<2>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<3>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<4>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<5>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<6>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<7>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<8>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<9>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter<10>")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_done "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_done")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut_renamed_47))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1_renamed_48))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<0>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_0__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<1>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_1__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<2>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_2__))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<3>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_3__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<4>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_4__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<5>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_5__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<6>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_6__))
                (portRef I1
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42_renamed_33))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<7>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_7__))
                (portRef I0
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42_renamed_33))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<8>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_8__))
                (portRef I2
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42_renamed_33))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<9>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_9__))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<10>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_10__))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1_renamed_48))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_dec_11__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec<11>")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_11__))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_next_state "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/next_state")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state_renamed_31))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<3>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3___renamed_15))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_3__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len41))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<4>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4___renamed_14))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_4__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len51))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<5>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5___renamed_13))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_5__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len61))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<6>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6___renamed_12))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_6__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len71))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<7>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7___renamed_11))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_7__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len81))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<8>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8___renamed_10))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_8__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len91))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_payload_len_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/payload_len<9>")
              (joined
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9___renamed_9))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_9__))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_payload_len101))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/cur_state")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_cur_state_renamed_31))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter91))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter81))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter71))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter61))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter51))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter41))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter121))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter111))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter101))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter11))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_next_state11))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut_renamed_47))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1_renamed_48))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<0>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0__rt_renamed_43))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<1>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_1__INV_0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<2>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_2))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_2__INV_0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<3>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_3))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW1))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_3__INV_0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<4>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_4))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW1))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_4__INV_0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<5>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_5))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_5__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<6>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_6))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_6__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<7>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_7))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_7__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<8>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_8))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_8__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<9>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_9))
                (portRef I0 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW1))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_9__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<10>")
              (joined
                (portRef Q (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_10))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_lut_10__INV_0))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_reg_pkt_len_counter_11__ "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter<11>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CFGDEVID_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDEVID_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGREVID_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSID_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGSUBSYSVENID_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGVENID_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXCHARISKB_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXCHARISKB_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXDATAB_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXSTATUSB_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXSTATUSB_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXSTATUSB_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPEGTRESETDONEB (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPEPHYSTATUSB (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef PIPERXENTERELECIDLEB (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member DADDR 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DADDR 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 8) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 9) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 10) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 11) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 12) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 13) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 14) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member DI 15) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL0EAST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL0WEST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL0WEST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPCLKFBSEL1WEST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST0 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member GTPTEST1 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member LOOPBACK1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINEAST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINEAST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINEAST 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINEAST 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINEAST 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINWEST 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINWEST 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINWEST 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINWEST 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RCALINWEST 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member REFSELDYPLL1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXCHBONDI 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXCHBONDI 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXCHBONDI 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXDATAWIDTH0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXDATAWIDTH1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXENPRBSTST1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member RXPOWERDOWN1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 8) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 9) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 10) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN0 11) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 8) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 9) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 10) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TSTIN1 11) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBUFDIFFCTRL1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXBYPASS8B10B1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPMODE1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARDISPVAL1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXCHARISK1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 8) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 9) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 10) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 11) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 12) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 13) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 14) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA0 15) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 3) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 4) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 5) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 6) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 7) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 8) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 9) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 10) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 11) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 12) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 13) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 14) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 15) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 16) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 17) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 18) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 19) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 20) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 21) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 22) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 23) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 24) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 25) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 26) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 27) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 28) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 29) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 30) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATA1 31) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATAWIDTH0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDATAWIDTH1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXDIFFCTRL1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXENPRBSTST1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPOWERDOWN1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS0 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS0 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS0 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS1 0) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS1 1) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef (member TXPREEMPHASIS1 2) (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLK01 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLK10 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLK11 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLKINEAST0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLKINEAST1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLKINWEST0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef CLKINWEST1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef DCLK (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef DEN (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef DWE (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GATERXELECIDLE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GATERXELECIDLE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GCLK00 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GCLK01 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GCLK10 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef GCLK11 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef IGNORESIGDET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef IGNORESIGDET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLCLK00 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLCLK01 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLCLK10 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLCLK11 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLPOWERDOWN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PLLPOWERDOWN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PRBSCNTRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef PRBSCNTRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXBUFRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXBUFRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCDRRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCDRRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCHBONDMASTER0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCHBONDMASTER1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCHBONDSLAVE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXCHBONDSLAVE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENCHANSYNC0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENCHANSYNC1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENPMAPHASEALIGN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXENPMAPHASEALIGN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXP1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXPMASETPHASE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXPMASETPHASE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXPOLARITY1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXSLIDE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXSLIDE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXUSRCLK1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef RXUSRCLK21 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TSTCLK0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TSTCLK1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXCOMSTART0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXCOMSTART1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXCOMTYPE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXCOMTYPE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXDETECTRX1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXELECIDLE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXENPMAPHASEALIGN0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXENPMAPHASEALIGN1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXINHIBIT0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXINHIBIT1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPDOWNASYNCH0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPDOWNASYNCH1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPMASETPHASE0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPMASETPHASE1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPOLARITY0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPOLARITY1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPRBSFORCEERR0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXPRBSFORCEERR1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXRESET0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXRESET1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXUSRCLK1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef TXUSRCLK21 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef USRCODEERR0 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef USRCODEERR1 (instanceRef s6_pcie_v2_4_i_GT_i_tile0_gtpa1_dual_wrapper_i_gtpa1_dual_i))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0___renamed_30))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_0___renamed_19))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_xor_0__))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_3___renamed_15))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_4___renamed_14))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_5___renamed_13))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_6___renamed_12))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_7___renamed_11))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_8___renamed_10))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9___renamed_9))
                (portRef CFGDSN_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_35_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_36_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_37_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_38_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_39_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_40_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_41_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_42_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_43_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_44_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_45_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_46_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_47_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_48_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_49_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_50_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_51_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_52_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_53_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_54_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_55_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_56_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_57_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_58_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_59_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_60_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_61_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_62_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGDSN_63_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGINTERRUPTDI_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_32_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_33_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_34_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_35_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_36_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_37_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_38_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_39_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_40_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_41_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_42_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_43_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_44_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_45_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_46_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef CFGERRTLPCPLHEADER_47_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNFCSEL_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNFCSEL_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNFCSEL_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef (member trn_rd 0) (instanceRef app_BMD))
                (portRef (member trn_rd 1) (instanceRef app_BMD))
                (portRef (member trn_rd 2) (instanceRef app_BMD))
                (portRef (member trn_rd 3) (instanceRef app_BMD))
                (portRef (member trn_rd 4) (instanceRef app_BMD))
                (portRef (member trn_rd 5) (instanceRef app_BMD))
                (portRef (member trn_rd 6) (instanceRef app_BMD))
                (portRef (member trn_rd 7) (instanceRef app_BMD))
                (portRef (member trn_rd 8) (instanceRef app_BMD))
                (portRef (member trn_rd 9) (instanceRef app_BMD))
                (portRef (member trn_rd 10) (instanceRef app_BMD))
                (portRef (member trn_rd 11) (instanceRef app_BMD))
                (portRef (member trn_rd 12) (instanceRef app_BMD))
                (portRef (member trn_rd 13) (instanceRef app_BMD))
                (portRef (member trn_rd 14) (instanceRef app_BMD))
                (portRef (member trn_rd 15) (instanceRef app_BMD))
                (portRef (member trn_rd 16) (instanceRef app_BMD))
                (portRef (member trn_rd 17) (instanceRef app_BMD))
                (portRef (member trn_rd 18) (instanceRef app_BMD))
                (portRef (member trn_rd 19) (instanceRef app_BMD))
                (portRef (member trn_rd 20) (instanceRef app_BMD))
                (portRef (member trn_rd 21) (instanceRef app_BMD))
                (portRef (member trn_rd 22) (instanceRef app_BMD))
                (portRef (member trn_rd 23) (instanceRef app_BMD))
                (portRef (member trn_rd 24) (instanceRef app_BMD))
                (portRef (member trn_rd 25) (instanceRef app_BMD))
                (portRef (member trn_rd 26) (instanceRef app_BMD))
                (portRef (member trn_rd 27) (instanceRef app_BMD))
                (portRef (member trn_rd 28) (instanceRef app_BMD))
                (portRef (member trn_rd 29) (instanceRef app_BMD))
                (portRef (member trn_rd 30) (instanceRef app_BMD))
                (portRef (member trn_rd 31) (instanceRef app_BMD))
                (portRef (member trn_rrem_n 0) (instanceRef app_BMD))
                (portRef (member trn_rrem_n 1) (instanceRef app_BMD))
                (portRef (member trn_rrem_n 2) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 0) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 1) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 2) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 3) (instanceRef app_BMD))
                (portRef (member cfg_neg_max_lnk_width 4) (instanceRef app_BMD))
                (portRef (member cfg_phant_func_supported 0) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 0) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 1) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 2) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 3) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 4) (instanceRef app_BMD))
                (portRef (member pl_ltssm_state 5) (instanceRef app_BMD))
                (portRef (member pl_sel_link_width 0) (instanceRef app_BMD))
                (portRef (member pl_sel_link_width 1) (instanceRef app_BMD))
                (portRef (member pl_initial_link_width 0) (instanceRef app_BMD))
                (portRef (member pl_initial_link_width 1) (instanceRef app_BMD))
                (portRef (member pl_initial_link_width 2) (instanceRef app_BMD))
                (portRef (member pl_lane_reversal_mode 0) (instanceRef app_BMD))
                (portRef (member pl_lane_reversal_mode 1) (instanceRef app_BMD))
                (portRef pl_sel_link_rate (instanceRef app_BMD))
                (portRef pl_link_gen2_capable (instanceRef app_BMD))
                (portRef pl_link_partner_gen2_supported (instanceRef app_BMD))
                (portRef pl_link_upcfg_capable (instanceRef app_BMD))
                (portRef TRNTCFGGNTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNRNPOKN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_31_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_30_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_29_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_28_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_27_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_26_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_25_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_24_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_23_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_22_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_21_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_20_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_19_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_18_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_17_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_16_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_15_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_14_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_13_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_12_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_11_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_10_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_9_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_8_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_7_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_6_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_5_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_4_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_3_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_2_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_1_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef TRNTD_0_ (instanceRef s6_pcie_v2_4_i_PCIE_A1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
                (portRef DI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_3__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_2__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_1__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_tx_brams_0__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_3__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_2__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_1__ram_ramb16))
                (portRef (member ADDRA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member ADDRA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member ADDRA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member ADDRB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member ADDRB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member ADDRB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIA 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 4) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 5) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 6) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 7) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 8) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 9) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 10) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 11) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 12) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 13) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 14) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 15) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 16) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 17) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 18) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 19) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 20) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 21) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 22) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 23) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 24) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 25) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 26) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 27) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 28) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 29) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 30) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIB 31) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPA 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPA 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPA 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member DIPB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEB 0) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEB 1) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEB 2) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef (member WEB 3) (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
                (portRef REGCEA (instanceRef s6_pcie_v2_4_i_pcie_bram_top_pcie_brams_rx_brams_0__ram_ramb16))
              )
            )
            (net (rename app_cfg_rd_en_n "app/cfg_rd_en_n")
              (joined
                (portRef cfg_rd_en_n (instanceRef app_BMD))
                (portRef CFGRDENN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
              )
            )
            (net (rename app_cfg_interrupt_assert_n "app/cfg_interrupt_assert_n")
              (joined
                (portRef cfg_interrupt_assert_n (instanceRef app_BMD))
                (portRef CFGINTERRUPTASSERTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
              )
            )
            (net (rename app_cfg_interrupt_n "app/cfg_interrupt_n")
              (joined
                (portRef cfg_interrupt_n (instanceRef app_BMD))
                (portRef CFGINTERRUPTN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
              )
            )
            (net (rename app_cfg_turnoff_ok_n "app/cfg_turnoff_ok_n")
              (joined
                (portRef cfg_turnoff_ok_n (instanceRef app_BMD))
                (portRef CFGTURNOFFOKN (instanceRef s6_pcie_v2_4_i_PCIE_A1))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_rsrc_rdy_filtered_null_rx_tvalid_MUX_521_o1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>42")
              (joined
                (portRef O
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_42_renamed_33))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
                (portRef I2 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]_GND_39_o_equal_13_o<11>51")
              (joined
                (portRef O
 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_renamed_34))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW0))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
              )
            )
            (net pci_exp_rxp
              (joined
                (portRef pci_exp_rxp)
                (portRef I (instanceRef pci_exp_rxp_IBUF_renamed_35))
              )
            )
            (net pci_exp_rxn
              (joined
                (portRef pci_exp_rxn)
                (portRef I (instanceRef pci_exp_rxn_IBUF_renamed_36))
              )
            )
            (net pci_exp_txp
              (joined
                (portRef pci_exp_txp)
                (portRef O (instanceRef pci_exp_txp_OBUF_renamed_37))
              )
            )
            (net pci_exp_txn
              (joined
                (portRef pci_exp_txn)
                (portRef O (instanceRef pci_exp_txn_OBUF_renamed_38))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_glue_set")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_renamed_39))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_dsc_detect_glue_set")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_renamed_40))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_reg_dsc_detect_glue_set_renamed_52))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_in_packet_glue_set")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_renamed_41))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_in_packet_glue_set_renamed_53))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/null_mux_sel_glue_set")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_renamed_42))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0__rt "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Msub_pkt_len_counter_dec_cy<0>_rt")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0__rt_renamed_43))
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_cy_0___renamed_30))
                (portRef LI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Msub_pkt_len_counter_dec_xor_0__))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rsrc_rdy_prev_rstpot1")
              (joined
                (portRef D (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_renamed_44))
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rsrc_rdy_prev_rstpot1_renamed_51))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_3_SW1))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW0))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_52_SW1))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_51_SW0))
                (portRef I3 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW1))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
              )
            )
            (net N27
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
                (portRef I5 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
              )
            )
            (net N29
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW3))
                (portRef I1 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW0))
              )
            )
            (net N34
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_41_SW1))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_43_SW2))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_lut")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut_renamed_47))
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Madd_new_pkt_len_cy_9__l1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Madd_new_pkt_len_cy<9>_l1")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy))
                (portRef CI (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy1))
              )
            )
            (net (rename s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1 "s6_pcie_v2_4_i/axi_basic_top/rx_inst/rx_null_gen_inst/Mmux_pkt_len_counter21_lut1")
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_lut1_renamed_48))
                (portRef S (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_Mmux_pkt_len_counter21_cy1))
              )
            )
            (net N38
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW1_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_trn_rdst_rdy_glue_set_renamed_50))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_null_mux_sel_glue_set_renamed_49))
              )
            )
            (net N42
              (joined
                (portRef O (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_null_gen_inst_pkt_len_counter_11__GND_39_o_equal_13_o_11_53_SW0_SW0))
                (portRef I4 (instanceRef s6_pcie_v2_4_i_axi_basic_top_rx_inst_rx_pipeline_inst_Mmux_is_eof_4__null_is_eof_4__mux_18_OUT7))
              )
            )
          )
      )
    )
  )

  (design xilinx_pcie_1_1_ep_s6
    (cellRef xilinx_pcie_1_1_ep_s6
      (libraryRef xilinx_pcie_1_1_ep_s6_lib)
    )
    (property PART (string "xc6slx45t-3-csg324") (owner "Xilinx"))
  )
)

