# Reading pref.tcl
# do {D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/testbenchword.mdo}
# Loading project testbenchword
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:13:16 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/packageword00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package packageword00
# End time: 19:13:16 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:13:16 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/coder00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity coder00
# -- Compiling architecture coder0 of coder00
# End time: 19:13:16 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:13:16 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/contring00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity contring00
# -- Compiling architecture contring0 of contring00
# End time: 19:13:16 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:13:16 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/word00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package packageword00
# -- Compiling entity word00
# -- Compiling architecture word0 of word00
# End time: 19:13:16 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 19:13:16 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/word00/testbenchword/testbenchword00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbenchword00
# -- Compiling architecture testbenchword0 of testbenchword00
# End time: 19:13:17 on Oct 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 testbenchword00 
# Start time: 19:13:17 on Oct 12,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbenchword00(testbenchword0)
# Loading work.packageword00
# Loading work.word00(word0)
# Loading work.contring00(contring0)
# Loading work.coder00(coder0)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 19:15:30 on Oct 12,2021, Elapsed time: 0:02:13
# Errors: 0, Warnings: 8
