#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 14 14:44:46 2024
# Process ID: 15367
# Current directory: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1
# Command line: vivado -log design_1_usp_rf_data_converter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_usp_rf_data_converter_0_0.tcl
# Log file: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.vds
# Journal file: /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/vivado.jou
# Running On        :eecs-digital-27
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :5099.836 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :36516 MB
#-----------------------------------------------------------
source design_1_usp_rf_data_converter_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.027 ; gain = 0.027 ; free physical = 10038 ; free virtual = 22114
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_usp_rf_data_converter_0_0
Command: synth_design -top design_1_usp_rf_data_converter_0_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16345
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.004 ; gain = 352.801 ; free physical = 307 ; free virtual = 10487
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'sysref_fbrc_edge', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv:142]
INFO: [Synth 8-11241] undeclared symbol 'adc01_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7349]
INFO: [Synth 8-11241] undeclared symbol 'adc03_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7353]
INFO: [Synth 8-11241] undeclared symbol 'adc10_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7355]
INFO: [Synth 8-11241] undeclared symbol 'adc11_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7357]
INFO: [Synth 8-11241] undeclared symbol 'adc12_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7359]
INFO: [Synth 8-11241] undeclared symbol 'adc13_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7361]
INFO: [Synth 8-11241] undeclared symbol 'adc21_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7365]
INFO: [Synth 8-11241] undeclared symbol 'adc23_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7369]
INFO: [Synth 8-11241] undeclared symbol 'adc30_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7371]
INFO: [Synth 8-11241] undeclared symbol 'adc31_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7373]
INFO: [Synth 8-11241] undeclared symbol 'adc32_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7375]
INFO: [Synth 8-11241] undeclared symbol 'adc33_cal_frozen', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:7377]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:503]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:504]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_block' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:65]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_rf_wrapper' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v:59]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_tile_config' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_device_rom' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_device_rom' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_device_rom.sv:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:304]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_tile_config' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_tile_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_constants_config' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_constants_config' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bgt_fsm' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:56]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bgt_fsm' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:56]
INFO: [Synth 8-226] default block is never used [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_clk_detection' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clk_detection.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_clk_detection' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clk_detection.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:56]
INFO: [Synth 8-226] default block is never used [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:61]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:41098]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:41098]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_fifo_ctrl.sv:61]
INFO: [Synth 8-6157] synthesizing module 'RFDAC' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6157] synthesizing module 'RFDAC__parameterized2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6155] done synthesizing module 'RFDAC__parameterized2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138041]
INFO: [Synth 8-6157] synthesizing module 'RFADC' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6155] done synthesizing module 'RFADC' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6157] synthesizing module 'RFADC__parameterized2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6155] done synthesizing module 'RFADC__parameterized2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:137663]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_rf_wrapper' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rf_wrapper.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_axi_lite_ipif' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_slave_attachment' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_counter_f' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_counter_f' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_counter_f.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_address_decoder' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_address_decoder' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_slave_attachment' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_axi_lite_ipif' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_register_decode' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_register_decode' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_register_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_access_ctrl' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_access_ctrl' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_access_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control_top' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:97]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_drp_control_top' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_drp_control_top.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_sync' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_sync' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_sync.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_powerup_state_irq' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_req_ack' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_irq_req_ack' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_irq_req_ack.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_powerup_state_irq' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_powerup_state_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_overvol_irq' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_overvol_irq' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_overvol_irq.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:2212]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:2212]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0bufg_gt_ctrl.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_reset_count' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_reset_count' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_rst_cnt.v:59]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_sysref_count' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_sysref_count' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_sysref_count.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_mrk_counter' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_mrk_count.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_mt_mrk_counter' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_mt_mrk_count.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0_block' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_usp_rf_data_converter_0_0' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.v:58]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc1_r_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:358]
WARNING: [Synth 8-6014] Unused sequential element drp_gnt_adc3_r_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:360]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_r_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:362]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_r_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:364]
WARNING: [Synth 8-6014] Unused sequential element adc1_start_rising_held_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:411]
WARNING: [Synth 8-6014] Unused sequential element adc3_start_rising_held_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:441]
WARNING: [Synth 8-3848] Net drp_req_adc1 in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:132]
WARNING: [Synth 8-3848] Net drp_req_adc3 in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:136]
WARNING: [Synth 8-3848] Net adc1_drpaddr in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:146]
WARNING: [Synth 8-3848] Net adc1_drpen in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:147]
WARNING: [Synth 8-3848] Net adc1_drpdi in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:148]
WARNING: [Synth 8-3848] Net adc1_drpwe in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:150]
WARNING: [Synth 8-3848] Net adc3_drpaddr in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:160]
WARNING: [Synth 8-3848] Net adc3_drpen in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:161]
WARNING: [Synth 8-3848] Net adc3_drpdi in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:162]
WARNING: [Synth 8-3848] Net adc3_drpwe in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:164]
WARNING: [Synth 8-3848] Net adc1_done in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:177]
WARNING: [Synth 8-3848] Net adc3_done in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:179]
WARNING: [Synth 8-3848] Net adc1_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:202]
WARNING: [Synth 8-3848] Net adc3_bg_cal_off in module/entity design_1_usp_rf_data_converter_0_0_constants_config does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_constants_config.sv:204]
WARNING: [Synth 8-6014] Unused sequential element timer_125ns_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:126]
WARNING: [Synth 8-6014] Unused sequential element por_timer_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_por_fsm_disabled.sv:145]
WARNING: [Synth 8-6014] Unused sequential element adc01_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4385]
WARNING: [Synth 8-6014] Unused sequential element adc01_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4386]
WARNING: [Synth 8-6014] Unused sequential element adc03_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4411]
WARNING: [Synth 8-6014] Unused sequential element adc03_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4412]
WARNING: [Synth 8-6014] Unused sequential element adc10_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4910]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4911]
WARNING: [Synth 8-6014] Unused sequential element adc11_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4923]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4924]
WARNING: [Synth 8-6014] Unused sequential element adc12_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4936]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4937]
WARNING: [Synth 8-6014] Unused sequential element adc13_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4949]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4950]
WARNING: [Synth 8-6014] Unused sequential element adc10_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4962]
WARNING: [Synth 8-6014] Unused sequential element adc10_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4963]
WARNING: [Synth 8-6014] Unused sequential element adc11_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4975]
WARNING: [Synth 8-6014] Unused sequential element adc11_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4976]
WARNING: [Synth 8-6014] Unused sequential element adc12_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4988]
WARNING: [Synth 8-6014] Unused sequential element adc12_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:4989]
WARNING: [Synth 8-6014] Unused sequential element adc13_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5001]
WARNING: [Synth 8-6014] Unused sequential element adc13_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5002]
WARNING: [Synth 8-6014] Unused sequential element adc1_dsa_update_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5014]
WARNING: [Synth 8-6014] Unused sequential element adc21_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5515]
WARNING: [Synth 8-6014] Unused sequential element adc21_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5516]
WARNING: [Synth 8-6014] Unused sequential element adc23_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5541]
WARNING: [Synth 8-6014] Unused sequential element adc23_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:5542]
WARNING: [Synth 8-6014] Unused sequential element adc30_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6040]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6041]
WARNING: [Synth 8-6014] Unused sequential element adc31_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6053]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6054]
WARNING: [Synth 8-6014] Unused sequential element adc32_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6066]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6067]
WARNING: [Synth 8-6014] Unused sequential element adc33_cal_freeze_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6079]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_cal_freeze_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6080]
WARNING: [Synth 8-6014] Unused sequential element adc30_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6092]
WARNING: [Synth 8-6014] Unused sequential element adc30_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6093]
WARNING: [Synth 8-6014] Unused sequential element adc31_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6105]
WARNING: [Synth 8-6014] Unused sequential element adc31_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6106]
WARNING: [Synth 8-6014] Unused sequential element adc32_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6118]
WARNING: [Synth 8-6014] Unused sequential element adc32_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6119]
WARNING: [Synth 8-6014] Unused sequential element adc33_dsa_code_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6131]
WARNING: [Synth 8-6014] Unused sequential element adc33_disable_ds_code_input_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6132]
WARNING: [Synth 8-6014] Unused sequential element adc3_dsa_update_reg_reg was removed.  [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:6144]
WARNING: [Synth 8-3848] Net adc00_sig_detect in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:123]
WARNING: [Synth 8-3848] Net adc02_sig_detect in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:131]
WARNING: [Synth 8-3848] Net adc20_sig_detect in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:141]
WARNING: [Synth 8-3848] Net adc22_sig_detect in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:149]
WARNING: [Synth 8-3848] Net dac0_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1161]
WARNING: [Synth 8-3848] Net dac1_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1194]
WARNING: [Synth 8-3848] Net dac2_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1227]
WARNING: [Synth 8-3848] Net dac3_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1260]
WARNING: [Synth 8-3848] Net adc1_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1374]
WARNING: [Synth 8-3848] Net adc3_reset_cnt in module/entity design_1_usp_rf_data_converter_0_0_block does not have driver. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_block.v:1486]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc00_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc01_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc02_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc03_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc10_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc11_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc12_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc13_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc20_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc21_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc22_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc23_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc30_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc31_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc32_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc33_irq[2] in module design_1_usp_rf_data_converter_0_0_irq_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[12] in module design_1_usp_rf_data_converter_0_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module design_1_usp_rf_data_converter_0_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module design_1_usp_rf_data_converter_0_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[9] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[12] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[13] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[14] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[15] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[16] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[17] in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_usp_rf_data_converter_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module design_1_usp_rf_data_converter_0_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module design_1_usp_rf_data_converter_0_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module design_1_usp_rf_data_converter_0_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module design_1_usp_rf_data_converter_0_0_slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_bits[2] in module design_1_usp_rf_data_converter_0_0_por_fsm_disabled is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[15] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[14] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[13] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[12] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[11] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[10] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[9] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[8] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[7] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[6] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[5] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[4] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[3] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[2] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[1] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drpdo_status[0] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port drprdy_status in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port status_gnt in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[23] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[22] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[21] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[20] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[19] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[18] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[17] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[16] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[15] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[14] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[13] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[12] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[11] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[10] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[9] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[8] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[7] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[6] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[5] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[4] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[3] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[2] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc0_status[1] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[23] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[22] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[21] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[20] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[19] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[18] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[17] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[16] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[15] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[14] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[13] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[12] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc1_status[11] in module design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3008.512 ; gain = 571.309 ; free physical = 258 ; free virtual = 9831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.449 ; gain = 577.246 ; free physical = 218 ; free virtual = 9788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3014.449 ; gain = 577.246 ; free physical = 218 ; free virtual = 9788
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3025.418 ; gain = 0.000 ; free physical = 481 ; free virtual = 9799
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_clocks.xdc] for cell 'inst'
Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_usp_rf_data_converter_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 172 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.230 ; gain = 0.000 ; free physical = 513 ; free virtual = 8021
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3171.230 ; gain = 0.000 ; free physical = 503 ; free virtual = 8014
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3171.230 ; gain = 734.027 ; free physical = 907 ; free virtual = 8174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3179.234 ; gain = 742.031 ; free physical = 907 ; free virtual = 8174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_mts_sysref_count_adc/i_xpm_cdc_single_start_pulse. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_xpm_cdc_single_mt_mrk_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc00_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc01_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc02_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc03_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc0_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc20_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc21_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc22_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc23_mrk_cntr_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_clk_present_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cdc_adc2_clk_valid_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_pll_lock_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_powerup_state_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac1_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac2_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac3_supplies_up_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_en. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/i_fifo_ctrl_adc/Ixpm_cdc_fifo_src. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_mts_sysref_count_adc/i_xpm_cdc_sysref_done. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc00_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc01_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc02_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc03_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc10_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc11_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc12_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc13_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc20_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc21_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc30_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc31_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc32_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_cm_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_cm_under_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_range. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_adc33_over_vol. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac00_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac01_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac02_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac03_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac10_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac11_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac12_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac13_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac20_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac20_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac21_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac21_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac22_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac23_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac30_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3179.234 ; gain = 742.031 ; free physical = 832 ; free virtual = 8111
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tc_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_tile_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc0_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-802] inferred FSM for state register 'const_sm_state_adc2_reg' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
INFO: [Synth 8-3936] Found unconnected internal register 'rdata_status_reg' and it is trimmed from '16' to '1' bits. [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_usp_rf_data_converter_0_0/synth/design_1_usp_rf_data_converter_0_0_bgt_fsm.v:303]
INFO: [Synth 8-802] inferred FSM for state register 'bgt_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_bgt_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'pll_state_machine.status_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'por_sm_state_reg' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'design_1_usp_rf_data_converter_0_0_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
            wait_for_drp |                          0000010 |                              011
            memory_delay |                          0000100 |                              001
        check_tile_index |                          0001000 |                              010
               write_drp |                          0010000 |                              100
      wait_for_write_rdy |                          0100000 |                              101
                finished |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tc_sm_state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_0_tile_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc0_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          wait_for_start |                              001 |                              001
            wait_for_drp |                              010 |                              010
            check_subdrp |                              011 |                              011
               write_drp |                              100 |                              100
      wait_for_write_rdy |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'const_sm_state_adc2_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_constants_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
             request_drp |                            00001 |                            00001
        write_vbg_ctrl_1 |                            00010 |                            00010
        write_vbg_ctrl_2 |                            00011 |                            00011
        write_vbg_ctrl_3 |                            00100 |                            00100
        write_vbg_ctrl_4 |                            00101 |                            00101
        write_vbg_ctrl_5 |                            00110 |                            00111
        write_vbg_ctrl_6 |                            00111 |                            01000
       wait_for_125_ns_2 |                            01000 |                            01001
        write_vbg_ctrl_7 |                            01001 |                            01010
        write_vbg_ctrl_8 |                            01010 |                            01011
       read_vbg_status_1 |                            01011 |                            01100
       read_vbg_status_2 |                            01100 |                            01101
     wait_for_vbg_status |                            01101 |                            01110
        write_vbg_ctrl_9 |                            01110 |                            01111
       write_vbg_ctrl_10 |                            01111 |                            10000
       wait_for_125_ns_1 |                            10000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bgt_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_bgt_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              111
         gnt_tile_config |                              010 |                              001
        gnt_const_config |                              011 |                              010
              gnt_status |                              100 |                              011
                 gnt_por |                              101 |                              100
                 gnt_bgt |                              110 |                              101
                gnt_user |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter_adc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             0000
         wait_for_config |                     000000000010 |                             0001
    wait_for_supplies_up |                     000000000100 |                             0010
          wait_for_timer |                     000000001000 |                             0011
             request_drp |                     000000010000 |                             0100
                read_drp |                     000000100000 |                             0101
       wait_for_read_rdy |                     000001000000 |                             0110
          dummy_read_drp |                     000010000000 |                             0111
 wait_for_dummy_read_rdy |                     000100000000 |                             1000
               write_drp |                     001000000000 |                             1001
      wait_for_write_rdy |                     010000000000 |                             1010
                  finish |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_0_por_fsm_disabled'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
    wait_for_tile_config |                              001 |                             0001
       access_drp_status |                              010 |                             0010
         read_pll_enable |                              011 |                             0011
 wait_for_pll_enable_rdy |                              100 |                             0100
         read_pll_status |                              101 |                             0101
 wait_for_pll_status_rdy |                              110 |                             0110
          wait_for_50_us |                              111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pll_state_machine.status_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0111 |                             0000
         wait_for_config |                             1010 |                             0001
        find_start_stage |                             0110 |                             0010
            memory_delay |                             0000 |                             0011
               op_decode |                             0001 |                             0100
                  finish |                             0011 |                             1110
             request_drp |                             0010 |                             0101
                read_drp |                             1110 |                             0110
       wait_for_read_rdy |                             1011 |                             0111
          dummy_read_drp |                             1100 |                             1000
 wait_for_dummy_read_rdy |                             1101 |                             1001
               write_drp |                             1001 |                             1010
      wait_for_write_rdy |                             1000 |                             1011
            decode_event |                             0100 |                             1100
          wait_for_event |                             0101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
         wait_for_config |                             0001 |                             0001
        find_start_stage |                             0010 |                             0010
            memory_delay |                             0011 |                             0011
               op_decode |                             0100 |                             0100
                  finish |                             0101 |                             1110
             request_drp |                             0110 |                             0101
                read_drp |                             0111 |                             0110
       wait_for_read_rdy |                             1000 |                             0111
          dummy_read_drp |                             1001 |                             1000
 wait_for_dummy_read_rdy |                             1010 |                             1001
               write_drp |                             1011 |                             1010
      wait_for_write_rdy |                             1100 |                             1011
            decode_event |                             1101 |                             1100
          wait_for_event |                             1110 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'por_sm_state_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_por_fsm__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          gnt_dummy_read |                              001 |                              110
         gnt_tile_config |                              010 |                              001
              gnt_status |                              011 |                              010
                 gnt_por |                              100 |                              011
                 gnt_bgt |                              101 |                              100
                gnt_user |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_drp_arbiter__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'design_1_usp_rf_data_converter_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
             send_enable |                            00010 |                              001
                wait_rdy |                            00100 |                              010
               read_done |                            01000 |                              100
              write_done |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'design_1_usp_rf_data_converter_0_0_drp_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3179.234 ; gain = 742.031 ; free physical = 2392 ; free virtual = 9892
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3195.250 ; gain = 758.047 ; free physical = 18458 ; free virtual = 27182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc00/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc00/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc01/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc01/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc02/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc02/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc03/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc03/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc20/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc20/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc21/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc21/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc22/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc22/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[0]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[1]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[2]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_rf_conv_mt_mrk_counter_adc23/mrk_loc[3]' to pin '{i_rf_conv_mt_mrk_counter_adc23/mrk_loc_ff_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[0]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[0]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[10]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[10]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[11]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[11]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[12]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[12]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[13]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[13]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[14]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[14]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[1]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[1]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[2]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[2]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[3]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[3]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[4]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[4]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[5]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[5]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[6]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[6]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[7]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[7]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[8]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[8]/Q}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'i_mts_sysref_count_adc/sysref_freq[9]' to pin '{i_mts_sysref_count_adc/sysref_freq_r_reg[9]/Q}'
INFO: [Synth 8-5819] Moved 47 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 3468.195 ; gain = 1030.992 ; free physical = 18748 ; free virtual = 27461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:21 . Memory (MB): peak = 3781.539 ; gain = 1344.336 ; free physical = 23153 ; free virtual = 32032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:23 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23220 ; free virtual = 32057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc0_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc1_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc1_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_obs_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc3_done_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin design_1_usp_rf_data_converter_0_0_rf_wrapper_i/adc3_obs_done_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23440 ; free virtual = 32349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23440 ; free virtual = 32350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23443 ; free virtual = 32352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23443 ; free virtual = 32352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23442 ; free virtual = 32351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23442 ; free virtual = 32351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_GT |     2|
|2     |CARRY8  |    37|
|3     |LUT1    |   192|
|4     |LUT2    |   574|
|5     |LUT3    |   814|
|6     |LUT4    |  1488|
|7     |LUT5    |  1297|
|8     |LUT6    |  3136|
|9     |MUXF7   |   110|
|10    |MUXF8   |    23|
|11    |RFADC   |     4|
|12    |RFDAC   |     4|
|13    |FDCE    |   211|
|14    |FDPE    |    47|
|15    |FDRE    |  4125|
|16    |FDSE    |   488|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:25 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23460 ; free virtual = 32362
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 3797.555 ; gain = 1203.570 ; free physical = 23459 ; free virtual = 32363
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 3797.555 ; gain = 1360.352 ; free physical = 23459 ; free virtual = 32363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3797.555 ; gain = 0.000 ; free physical = 23755 ; free virtual = 32659
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc0_bufg_gt
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/BUFG_GT_SYNC_1 for BUFG_GT inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/adc2_bufg_gt
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3807.285 ; gain = 0.000 ; free physical = 23784 ; free virtual = 32670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: de139a72
INFO: [Common 17-83] Releasing license: Synthesis
213 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:32 . Memory (MB): peak = 3807.285 ; gain = 2359.289 ; free physical = 23784 ; free virtual = 32671
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3260.141; main = 2915.592; forked = 393.753
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4818.121; main = 3807.289; forked = 1036.578
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3831.297 ; gain = 0.000 ; free physical = 23784 ; free virtual = 32671
INFO: [Common 17-1381] The checkpoint '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_usp_rf_data_converter_0_0, cache-ID = 6c9804bfc831058e
INFO: [Coretcl 2-1174] Renamed 172 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3831.297 ; gain = 0.000 ; free physical = 23753 ; free virtual = 32657
INFO: [Common 17-1381] The checkpoint '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_usp_rf_data_converter_0_0_synth_1/design_1_usp_rf_data_converter_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_usp_rf_data_converter_0_0_utilization_synth.rpt -pb design_1_usp_rf_data_converter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:46:31 2024...
