# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155-lab3-test
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.testbench_scanner -voptargs=+acc
# vsim -gui work.testbench_scanner -voptargs="+acc" 
# Start time: 12:54:31 on Sep 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/testbench_scanner/clk \
sim:/testbench_scanner/reset \
sim:/testbench_scanner/R \
sim:/testbench_scanner/C \
sim:/testbench_scanner/R_press \
sim:/testbench_scanner/key_press \
sim:/testbench_scanner/debounce_done \
sim:/testbench_scanner/debounce \
sim:/testbench_scanner/keys
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=0 expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=0 expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=0 expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=f expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=f expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=f expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=f expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=f expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=f expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=f expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=f expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=f expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=d expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=7 expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=7 expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# ** Error: FAILED!: Key press 1 -- got R_press=d expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=7 expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=7 expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful with warnings.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 10000
# Passed: Key press 1 -- got R_press=d expected R_press=d at time 172.
# ** Error: FAILED!: Key press 2 -- got R_press=7 expected R_press=1 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=7 expected R_press=1 at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# Compile of counter.sv was successful.
# Compile of lab3_ek.sv was successful.
# Compile of numberbank.sv was successful.
# Compile of scanner.sv was successful.
# Compile of sevseg.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of testbench_scanner.sv was successful.
# Compile of testbench_sevseg.sv was successful.
# Compile of testbench_numberbank.sv was successful.
# 9 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_scanner(fast)
# Loading work.scanner(fast)
run 1000
# ** Error: FAILED!: Key press 1 -- got R_press=x expected R_press=8 at time 172.
#    Time: 172 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 2 -- got R_press=x expected R_press=2 at time 322.
#    Time: 322 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Error: FAILED!: Key press 3 -- got R_press=x expected R_press=c at time 472.
#    Time: 472 ns  Scope: testbench_scanner.check_key File: C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv Line: 49
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv(79)
#    Time: 722 ns  Iteration: 0  Instance: /testbench_scanner
# Break in Module testbench_scanner at C:/Users/ekendrick/Documents/GitHub/e155-lab3/lab3_ek/source/impl_1/testbench_scanner.sv line 79
# End time: 13:35:41 on Sep 22,2025, Elapsed time: 0:41:10
# Errors: 3, Warnings: 2
