Analysis & Synthesis report for ComputadorBasico
Mon Sep 14 16:06:31 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ComputadorBasicoFinal|CPU8bits_v2:inst|ControlUnit_SM:inst8|state
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memoryRAMs5:inst1|altsyncram:altsyncram_component|altsyncram_df24:auto_generated
 14. Parameter Settings for User Entity Instance: CPU8bits_v2:inst|BUSMUX:inst12
 15. Parameter Settings for User Entity Instance: memoryRAMs5:inst1|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 14 16:06:31 2020       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; ComputadorBasico                            ;
; Top-level Entity Name           ; ComputadorBasicoFinal                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 82                                          ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Option                                                                          ; Setting               ; Default Value      ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8        ;                    ;
; Top-level entity name                                                           ; ComputadorBasicoFinal ; ComputadorBasico   ;
; Family name                                                                     ; Cyclone V             ; Cyclone V          ;
; Use smart compilation                                                           ; Off                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                    ; On                 ;
; Enable compact report table                                                     ; Off                   ; Off                ;
; Restructure Multiplexers                                                        ; Auto                  ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                   ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                   ; Off                ;
; Preserve fewer node names                                                       ; On                    ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                   ; Off                ;
; Verilog Version                                                                 ; Verilog_2001          ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993             ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                  ; Auto               ;
; Safe State Machine                                                              ; Off                   ; Off                ;
; Extract Verilog State Machines                                                  ; On                    ; On                 ;
; Extract VHDL State Machines                                                     ; On                    ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                   ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                    ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                    ; On                 ;
; Parallel Synthesis                                                              ; On                    ; On                 ;
; DSP Block Balancing                                                             ; Auto                  ; Auto               ;
; NOT Gate Push-Back                                                              ; On                    ; On                 ;
; Power-Up Don't Care                                                             ; On                    ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                   ; Off                ;
; Remove Duplicate Registers                                                      ; On                    ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                   ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                   ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                   ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                   ; Off                ;
; Ignore SOFT Buffers                                                             ; On                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                   ; Off                ;
; Optimization Technique                                                          ; Balanced              ; Balanced           ;
; Carry Chain Length                                                              ; 70                    ; 70                 ;
; Auto Carry Chains                                                               ; On                    ; On                 ;
; Auto Open-Drain Pins                                                            ; On                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                   ; Off                ;
; Auto ROM Replacement                                                            ; On                    ; On                 ;
; Auto RAM Replacement                                                            ; On                    ; On                 ;
; Auto DSP Block Replacement                                                      ; On                    ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                  ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                    ; On                 ;
; Strict RAM Replacement                                                          ; Off                   ; Off                ;
; Allow Synchronous Control Signals                                               ; On                    ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                   ; Off                ;
; Auto Resource Sharing                                                           ; Off                   ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                   ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                    ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                   ; Off                ;
; Timing-Driven Synthesis                                                         ; On                    ; On                 ;
; Report Parameter Settings                                                       ; On                    ; On                 ;
; Report Source Assignments                                                       ; On                    ; On                 ;
; Report Connectivity Checks                                                      ; On                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                   ; Off                ;
; Synchronization Register Chain Length                                           ; 3                     ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation    ; Normal compilation ;
; HDL message level                                                               ; Level2                ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                   ; 100                ;
; Clock MUX Protection                                                            ; On                    ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                   ; Off                ;
; Block Design Naming                                                             ; Auto                  ; Auto               ;
; SDC constraint protection                                                       ; Off                   ; Off                ;
; Synthesis Effort                                                                ; Auto                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                   ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                  ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                    ; On                 ;
; Synthesis Seed                                                                  ; 1                     ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                    ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                   ; Off                ;
+---------------------------------------------------------------------------------+-----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Alu8bits.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Alu8bits.bdf              ;         ;
; Register8Bits.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/Register8Bits.bdf         ;         ;
; muxbus61.vhd                     ; yes             ; User VHDL File                     ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd              ;         ;
; demux18.vhd                      ; yes             ; User VHDL File                     ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd               ;         ;
; ProgramaS5.mif                   ; yes             ; User Memory Initialization File    ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ProgramaS5.mif            ;         ;
; memoryRAMs5.vhd                  ; yes             ; User Wizard-Generated File         ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd           ;         ;
; ControlUnit_SM.vhd               ; yes             ; User VHDL File                     ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd        ;         ;
; CPU8bits_v2.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/CPU8bits_v2.bdf           ;         ;
; ComputadorBasicoFinal.bdf        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ComputadorBasicoFinal.bdf ;         ;
; 74181.bdf                        ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74181.bdf                                                                 ;         ;
; 74374.bdf                        ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/74374.bdf                                                                 ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf                                                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                 ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                              ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                ;         ;
; db/mux_0kc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/mux_0kc.tdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_df24.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/altsyncram_df24.tdf    ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 104          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 129          ;
;     -- 7 input functions                    ; 1            ;
;     -- 6 input functions                    ; 69           ;
;     -- 5 input functions                    ; 30           ;
;     -- 4 input functions                    ; 18           ;
;     -- <=3 input functions                  ; 11           ;
;                                             ;              ;
; Dedicated logic registers                   ; 82           ;
;                                             ;              ;
; I/O pins                                    ; 108          ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 512          ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clkCPU~input ;
; Maximum fan-out                             ; 34           ;
; Total fan-out                               ; 1194         ;
; Average fan-out                             ; 2.70         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ComputadorBasicoFinal                    ; 129 (0)           ; 82 (0)       ; 512               ; 0          ; 108  ; 0            ; |ComputadorBasicoFinal                                                                                  ; ComputadorBasicoFinal ; work         ;
;    |CPU8bits_v2:inst|                     ; 129 (0)           ; 82 (0)       ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst                                                                 ; CPU8bits_v2           ; work         ;
;       |Alu8bits:inst|                     ; 62 (3)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Alu8bits:inst                                                   ; Alu8bits              ; work         ;
;          |74181:inst1|                    ; 23 (23)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Alu8bits:inst|74181:inst1                                       ; 74181                 ; work         ;
;          |74181:inst|                     ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Alu8bits:inst|74181:inst                                        ; 74181                 ; work         ;
;       |ControlUnit_SM:inst8|              ; 12 (12)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|ControlUnit_SM:inst8                                            ; ControlUnit_SM        ; work         ;
;       |Register8Bits:inst2|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst2                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst2|74374:inst                                  ; 74374                 ; work         ;
;       |Register8Bits:inst3|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst3                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst3|74374:inst                                  ; 74374                 ; work         ;
;       |Register8Bits:inst4|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst4                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst4|74374:inst                                  ; 74374                 ; work         ;
;       |Register8Bits:inst5|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst5                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst5|74374:inst                                  ; 74374                 ; work         ;
;       |Register8Bits:inst6|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst6                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst6|74374:inst                                  ; 74374                 ; work         ;
;       |Register8Bits:inst7|               ; 0 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst7                                             ; Register8Bits         ; work         ;
;          |74374:inst|                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|Register8Bits:inst7|74374:inst                                  ; 74374                 ; work         ;
;       |busmux:inst12|                     ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|busmux:inst12                                                   ; busmux                ; work         ;
;          |lpm_mux:$00000|                 ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|busmux:inst12|lpm_mux:$00000                                    ; lpm_mux               ; work         ;
;             |mux_0kc:auto_generated|      ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|busmux:inst12|lpm_mux:$00000|mux_0kc:auto_generated             ; mux_0kc               ; work         ;
;       |demux18:inst1|                     ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1                                                   ; demux18               ; work         ;
;       |muxbus61:inst10|                   ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|muxbus61:inst10                                                 ; muxbus61              ; work         ;
;       |muxbus61:inst11|                   ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|CPU8bits_v2:inst|muxbus61:inst11                                                 ; muxbus61              ; work         ;
;    |memoryRAMs5:inst1|                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|memoryRAMs5:inst1                                                                ; memoryRAMs5           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|memoryRAMs5:inst1|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;          |altsyncram_df24:auto_generated| ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |ComputadorBasicoFinal|memoryRAMs5:inst1|altsyncram:altsyncram_component|altsyncram_df24:auto_generated ; altsyncram_df24       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+
; memoryRAMs5:inst1|altsyncram:altsyncram_component|altsyncram_df24:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32           ; 16           ; --           ; --           ; 512  ; ProgramaS5.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |ComputadorBasicoFinal|memoryRAMs5:inst1 ; memoryRAMs5.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |ComputadorBasicoFinal|CPU8bits_v2:inst|ControlUnit_SM:inst8|state ;
+---------------+---------------+--------------+-------------------------------------+
; Name          ; state.Execute ; state.Decode ; state.Fetch                         ;
+---------------+---------------+--------------+-------------------------------------+
; state.Fetch   ; 0             ; 0            ; 0                                   ;
; state.Decode  ; 0             ; 1            ; 1                                   ;
; state.Execute ; 1             ; 0            ; 1                                   ;
+---------------+---------------+--------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ComputadorBasicoFinal|CPU8bits_v2:inst|demux18:inst1|Mux5   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |ComputadorBasicoFinal|CPU8bits_v2:inst|muxbus61:inst10|Mux6 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |ComputadorBasicoFinal|CPU8bits_v2:inst|muxbus61:inst11|Mux5 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for memoryRAMs5:inst1|altsyncram:altsyncram_component|altsyncram_df24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU8bits_v2:inst|BUSMUX:inst12 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoryRAMs5:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ProgramaS5.mif       ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_df24      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; memoryRAMs5:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 32                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 0                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 82                          ;
;     CLR               ; 8                           ;
;     ENA               ; 6                           ;
;     ENA SCLR          ; 20                          ;
;     plain             ; 48                          ;
; arriav_lcell_comb     ; 139                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 138                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 30                          ;
;         6 data inputs ; 69                          ;
; boundary_port         ; 108                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Sep 14 16:05:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ComputadorBasico -c ComputadorBasico
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu8bits.bdf
    Info (12023): Found entity 1: Alu8bits
Info (12021): Found 1 design units, including 1 entities, in source file testalus3.bdf
    Info (12023): Found entity 1: TestALUs3
Info (12021): Found 1 design units, including 1 entities, in source file register8bits.bdf
    Info (12023): Found entity 1: Register8Bits
Info (12021): Found 1 design units, including 1 entities, in source file cpu8bits.bdf
    Info (12023): Found entity 1: CPU8bits
Warning (12019): Can't analyze file -- file Multiplex8bits.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file muxbus61.vhd
    Info (12022): Found design unit 1: muxbus61-arch1 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd Line: 21
    Info (12023): Found entity 1: muxbus61 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/muxbus61.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file demux18.vhd
    Info (12022): Found design unit 1: demux18-demux_archi File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 10
    Info (12023): Found entity 1: demux18 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoryrams5.vhd
    Info (12022): Found design unit 1: memoryrams5-SYN File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd Line: 53
    Info (12023): Found entity 1: memoryRAMs5 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testmemoriarom.bdf
    Info (12023): Found entity 1: TestMemoriaROM
Info (12021): Found 2 design units, including 1 entities, in source file controlunit_sm.vhd
    Info (12022): Found design unit 1: ControlUnit_SM-a File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 28
    Info (12023): Found entity 1: ControlUnit_SM File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu8bits_v2.bdf
    Info (12023): Found entity 1: CPU8bits_v2
Info (12021): Found 1 design units, including 1 entities, in source file computadorbasicofinal.bdf
    Info (12023): Found entity 1: ComputadorBasicoFinal
Info (12127): Elaborating entity "ComputadorBasicoFinal" for the top level hierarchy
Info (12128): Elaborating entity "CPU8bits_v2" for hierarchy "CPU8bits_v2:inst"
Warning (275011): Block or symbol "ControlUnit_SM" of instance "inst8" overlaps another block or symbol
Info (12128): Elaborating entity "Alu8bits" for hierarchy "CPU8bits_v2:inst|Alu8bits:inst"
Warning (275043): Pin "Ov" is missing source
Warning (275008): Primitive "OR4" of instance "inst9" not used
Info (12128): Elaborating entity "74181" for hierarchy "CPU8bits_v2:inst|Alu8bits:inst|74181:inst1"
Info (12130): Elaborated megafunction instantiation "CPU8bits_v2:inst|Alu8bits:inst|74181:inst1"
Info (12128): Elaborating entity "ControlUnit_SM" for hierarchy "CPU8bits_v2:inst|ControlUnit_SM:inst8"
Warning (10492): VHDL Process Statement warning at ControlUnit_SM.vhd(35): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 35
Warning (10492): VHDL Process Statement warning at ControlUnit_SM.vhd(94): signal "PCtemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 94
Warning (10492): VHDL Process Statement warning at ControlUnit_SM.vhd(96): signal "PCtemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 96
Warning (10492): VHDL Process Statement warning at ControlUnit_SM.vhd(98): signal "PCtemp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/ControlUnit_SM.vhd Line: 98
Info (12128): Elaborating entity "muxbus61" for hierarchy "CPU8bits_v2:inst|muxbus61:inst11"
Info (12128): Elaborating entity "Register8Bits" for hierarchy "CPU8bits_v2:inst|Register8Bits:inst2"
Info (12128): Elaborating entity "74374" for hierarchy "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst"
Info (12130): Elaborated megafunction instantiation "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst"
Info (12128): Elaborating entity "demux18" for hierarchy "CPU8bits_v2:inst|demux18:inst1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "CPU8bits_v2:inst|BUSMUX:inst12"
Info (12130): Elaborated megafunction instantiation "CPU8bits_v2:inst|BUSMUX:inst12"
Info (12133): Instantiated megafunction "CPU8bits_v2:inst|BUSMUX:inst12" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "CPU8bits_v2:inst|BUSMUX:inst12|lpm_mux:$00000" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12131): Elaborated megafunction instantiation "CPU8bits_v2:inst|BUSMUX:inst12|lpm_mux:$00000", which is child of megafunction instantiation "CPU8bits_v2:inst|BUSMUX:inst12" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf
    Info (12023): Found entity 1: mux_0kc File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/mux_0kc.tdf Line: 23
Info (12128): Elaborating entity "mux_0kc" for hierarchy "CPU8bits_v2:inst|BUSMUX:inst12|lpm_mux:$00000|mux_0kc:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "memoryRAMs5" for hierarchy "memoryRAMs5:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memoryRAMs5:inst1|altsyncram:altsyncram_component" File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "memoryRAMs5:inst1|altsyncram:altsyncram_component" File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd Line: 60
Info (12133): Instantiated megafunction "memoryRAMs5:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/memoryRAMs5.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ProgramaS5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf
    Info (12023): Found entity 1: altsyncram_df24 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/db/altsyncram_df24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_df24" for hierarchy "memoryRAMs5:inst1|altsyncram:altsyncram_component|altsyncram_df24:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux2 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux3 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux4 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux5 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux6 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
    Warning (19017): Found clock multiplexer CPU8bits_v2:inst|demux18:inst1|Mux7 File: C:/Users/PC/Documents/MEGAsync/ICESI/Arquitectura de Hardware/lab-hardware-architecture/BasicComputer/demux18.vhd Line: 15
Info (13014): Ignored 30 buffer(s)
    Info (13019): Ignored 30 SOFT buffer(s)
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|47" to the node "R0[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|47" to the node "R1[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|47" to the node "R2[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|47" to the node "R3[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|47" to the node "R4[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|47" to the node "R5[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|46" to the node "R0[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|46" to the node "R1[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|46" to the node "R2[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|46" to the node "R3[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|46" to the node "R4[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|46" to the node "R5[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|45" to the node "R0[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|45" to the node "R1[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|45" to the node "R2[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|45" to the node "R3[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|45" to the node "R4[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|45" to the node "R5[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|44" to the node "R0[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|44" to the node "R1[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|44" to the node "R2[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|44" to the node "R3[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|44" to the node "R4[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|44" to the node "R5[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|43" to the node "R0[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|43" to the node "R1[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|43" to the node "R2[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|43" to the node "R3[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|43" to the node "R4[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|43" to the node "R5[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|42" to the node "R0[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|42" to the node "R1[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|42" to the node "R2[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|42" to the node "R3[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|42" to the node "R4[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|42" to the node "R5[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|41" to the node "R0[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|41" to the node "R1[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|41" to the node "R2[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|41" to the node "R3[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|41" to the node "R4[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|41" to the node "R5[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|40" to the node "R0[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|40" to the node "R1[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|40" to the node "R2[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|40" to the node "R3[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|40" to the node "R4[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|40" to the node "R5[0]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|47" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|46" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|45" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|44" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|43" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|42" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|41" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst2|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst3|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst4|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst5|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst6|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU8bits_v2:inst|Register8Bits:inst7|74374:inst|40" to the node "CPU8bits_v2:inst|muxbus61:inst10|Mux7" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Ov" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 324 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 106 output pins
    Info (21061): Implemented 200 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 5087 megabytes
    Info: Processing ended: Mon Sep 14 16:06:31 2020
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:16


