// Seed: 1467451189
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  wor  id_5,
    output tri  id_6,
    output tri  id_7
);
  wor id_9 = 'b0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output wand id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    output tri0 id_6,
    output wand id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wor id_10,
    output wand id_11
);
  wire id_13;
  wire id_14 = id_13;
  tri0 id_15 = 1;
  wire id_16;
  module_0(
      id_15, id_10, id_15, id_5, id_5, id_4, id_11, id_9
  );
  assign id_9 = id_15;
  wire id_17;
  id_18(
      .id_0(id_10),
      .id_1(id_8),
      .id_2(id_8 - 1 ^ 0),
      .id_3(1),
      .id_4(1),
      .id_5(id_13),
      .id_6(1'b0),
      .id_7(id_8),
      .id_8(),
      .id_9(1),
      .id_10(id_16)
  );
  assign id_2 = id_10;
  wire id_19;
endmodule
