Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Nov 01 18:24:23 2017
| Host             : E6HIM2ZJ5N6O1R6 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file TestDemo_power_routed.rpt -pb TestDemo_power_summary_routed.pb -rpx TestDemo_power_routed.rpx
| Design           : TestDemo
| Device           : xc7z100ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.010 |
| Dynamic (W)              | 1.738 |
| Device Static (W)        | 0.272 |
| Total Off-Chip Power (W) | 0.310 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 81.5  |
| Junction Temperature (C) | 28.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.127 |       35 |       --- |             --- |
| Slice Logic              |     0.066 |    25367 |       --- |             --- |
|   LUT as Logic           |     0.056 |     9729 |    277400 |            3.51 |
|   LUT as Distributed RAM |     0.006 |      924 |    108200 |            0.85 |
|   Register               |     0.003 |     9939 |    554800 |            1.79 |
|   CARRY4                 |     0.001 |      424 |     69350 |            0.61 |
|   LUT as Shift Register  |    <0.001 |      554 |    108200 |            0.51 |
|   F7/F8 Muxes            |    <0.001 |      140 |    277400 |            0.05 |
|   Others                 |     0.000 |      607 |       --- |             --- |
| Signals                  |     0.088 |    19649 |       --- |             --- |
| Block RAM                |     0.006 |        4 |       755 |            0.53 |
| MMCM                     |     0.220 |        2 |         8 |           25.00 |
| PLL                      |     0.144 |        1 |         8 |           12.50 |
| I/O                      |     0.613 |       78 |       362 |           21.55 |
| PHASER                   |     0.469 |       26 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.272 |          |           |                 |
| Total                    |     2.010 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.520 |       0.444 |      0.075 |
| Vccaux    |       1.800 |     0.463 |       0.400 |      0.063 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.440 |       0.439 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       2.000 |     0.110 |       0.110 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                           | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SysCLK_200M_IN                                                                                                                                            | SysCLK_200M_P                                                                                                                                                                                                                    |             5.0 |
| clk_pll_i                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             4.4 |
| clk_ref_mmcm_400                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                   | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                |            33.0 |
| freq_refclk                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.1 |
| iserdes_clkdiv                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.2 |
| iserdes_clkdiv_1                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.2 |
| iserdes_clkdiv_2                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.2 |
| iserdes_clkdiv_3                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.2 |
| mem_refclk                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.1 |
| mmcm_clkfbout                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |             8.9 |
| oserdes_clk                                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.1 |
| oserdes_clk_1                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.1 |
| oserdes_clk_2                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.1 |
| oserdes_clk_3                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.1 |
| oserdes_clk_4                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.1 |
| oserdes_clk_5                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.1 |
| oserdes_clk_6                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.1 |
| oserdes_clkdiv                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             4.4 |
| oserdes_clkdiv_1                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             4.4 |
| oserdes_clkdiv_2                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             4.4 |
| oserdes_clkdiv_3                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.2 |
| oserdes_clkdiv_4                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.2 |
| oserdes_clkdiv_5                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.2 |
| oserdes_clkdiv_6                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.2 |
| pll_clk3_out                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             4.4 |
| pll_clkfbout                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            17.8 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.1 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| TestDemo                                                                         |     1.738 |
|   dbg_hub                                                                        |     0.005 |
|     inst                                                                         |     0.005 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.004 |
|         U_ICON_INTERFACE                                                         |     0.003 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   u_ila_0                                                                        |     0.035 |
|     inst                                                                         |     0.035 |
|       ila_core_inst                                                              |     0.035 |
|         ila_trace_memory_inst                                                    |     0.007 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                               |     0.007 |
|             inst_blk_mem_gen                                                     |     0.007 |
|               gnbram.gnativebmg.native_blk_mem_gen                               |     0.007 |
|                 valid.cstr                                                       |     0.007 |
|                   ramloop[0].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[1].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[2].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|                   ramloop[3].ram.r                                               |     0.002 |
|                     prim_noinit.ram                                              |     0.002 |
|         u_ila_cap_ctrl                                                           |     0.002 |
|           U_CDONE                                                                |    <0.001 |
|           U_NS0                                                                  |    <0.001 |
|           U_NS1                                                                  |    <0.001 |
|           u_cap_addrgen                                                          |     0.002 |
|             U_CMPRESET                                                           |    <0.001 |
|             u_cap_sample_counter                                                 |    <0.001 |
|               U_SCE                                                              |    <0.001 |
|               U_SCMPCE                                                           |    <0.001 |
|               U_SCRST                                                            |    <0.001 |
|               u_scnt_cmp                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|             u_cap_window_counter                                                 |    <0.001 |
|               U_WCE                                                              |    <0.001 |
|               U_WHCMPCE                                                          |    <0.001 |
|               U_WLCMPCE                                                          |    <0.001 |
|               u_wcnt_hcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|               u_wcnt_lcmp                                                        |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst          |    <0.001 |
|                   DUT                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                 |    <0.001 |
|                       u_srlA                                                     |    <0.001 |
|                       u_srlB                                                     |    <0.001 |
|                       u_srlC                                                     |    <0.001 |
|                       u_srlD                                                     |    <0.001 |
|         u_ila_regs                                                               |     0.014 |
|           MU_SRL[0].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                  |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                   |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                   |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                   |    <0.001 |
|           U_XSDB_SLAVE                                                           |     0.001 |
|           reg_15                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_16                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_17                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_18                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_19                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_1a                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_6                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_7                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_8                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_80                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_81                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_82                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_83                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_84                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_85                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_887                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_88d                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_890                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_9                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|           reg_srl_fff                                                            |    <0.001 |
|           reg_stream_ffd                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                   |    <0.001 |
|           reg_stream_ffe                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                 |    <0.001 |
|         u_ila_reset_ctrl                                                         |    <0.001 |
|           arm_detection_inst                                                     |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                             |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                            |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                           |    <0.001 |
|           halt_detection_inst                                                    |    <0.001 |
|         u_trig                                                                   |     0.006 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|               DUT                                                                |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                   u_srlA                                                         |    <0.001 |
|                   u_srlB                                                         |    <0.001 |
|                   u_srlC                                                         |    <0.001 |
|                   u_srlD                                                         |    <0.001 |
|           U_TM                                                                   |     0.006 |
|             N_DDR_MODE.G_NMU[0].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                              |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                 DUT                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                     u_srlA                                                       |    <0.001 |
|                     u_srlB                                                       |    <0.001 |
|                     u_srlC                                                       |    <0.001 |
|                     u_srlD                                                       |    <0.001 |
|         xsdb_memory_read_inst                                                    |     0.002 |
|   u_mig_7series_0                                                                |     1.682 |
|     u_mig_7series_0_mig                                                          |     1.682 |
|       temp_mon_enabled.u_tempmon                                                 |     0.009 |
|       u_ddr3_clk_ibuf                                                            |     0.007 |
|       u_ddr3_infrastructure                                                      |     0.251 |
|       u_iodelay_ctrl                                                             |     0.125 |
|       u_memc_ui_top_axi                                                          |     1.290 |
|         mem_intfc0                                                               |     1.224 |
|           ddr_phy_top0                                                           |     1.212 |
|             u_ddr_calib_top                                                      |     0.104 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                        |     0.024 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                  |     0.015 |
|               ddr_phy_tempmon_0                                                  |     0.003 |
|               dqsfind_calib_right.u_ddr_phy_dqs_found_cal                        |     0.003 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                          |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                      |     0.007 |
|               oclk_calib.u_ddr_phy_oclkdelay_cal                                 |     0.016 |
|                 u_ocd_cntlr                                                      |     0.001 |
|                 u_ocd_data                                                       |    <0.001 |
|                 u_ocd_edge                                                       |    <0.001 |
|                 u_ocd_lim                                                        |     0.003 |
|                 u_ocd_mux                                                        |    <0.001 |
|                 u_ocd_po_cntlr                                                   |     0.002 |
|                 u_ocd_samp                                                       |    <0.001 |
|                 u_poc                                                            |     0.007 |
|                   u_edge_center                                                  |    <0.001 |
|                   u_edge_left                                                    |    <0.001 |
|                   u_edge_right                                                   |    <0.001 |
|                   u_poc_meta                                                     |     0.003 |
|                   u_poc_tap_base                                                 |     0.002 |
|               u_ddr_phy_init                                                     |     0.025 |
|               u_ddr_phy_wrcal                                                    |     0.006 |
|               u_ddr_prbs_gen                                                     |     0.003 |
|             u_ddr_mc_phy_wrapper                                                 |     1.109 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                        |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                         |     0.010 |
|               gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                         |     0.010 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det     |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs         |     0.019 |
|                 OBUFTDS                                                          |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det     |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs         |     0.019 |
|                 OBUFTDS                                                          |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det     |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs         |     0.019 |
|                 OBUFTDS                                                          |     0.005 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det     |    <0.001 |
|               gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs         |     0.019 |
|                 OBUFTDS                                                          |     0.005 |
|               u_ddr_mc_phy                                                       |     0.658 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                |     0.222 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                |     0.061 |
|                     ddr_byte_group_io                                            |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                    |     0.017 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                |     0.045 |
|                     ddr_byte_group_io                                            |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                |     0.045 |
|                     ddr_byte_group_io                                            |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_66_71                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                       mem_reg_0_15_78_79                                         |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                                |     0.436 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                |     0.092 |
|                     ddr_byte_group_io                                            |     0.036 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |     0.003 |
|                       mem_reg_0_3_0_5                                            |    <0.001 |
|                       mem_reg_0_3_12_17                                          |    <0.001 |
|                       mem_reg_0_3_18_23                                          |    <0.001 |
|                       mem_reg_0_3_24_29                                          |    <0.001 |
|                       mem_reg_0_3_30_35                                          |    <0.001 |
|                       mem_reg_0_3_36_41                                          |    <0.001 |
|                       mem_reg_0_3_42_47                                          |    <0.001 |
|                       mem_reg_0_3_48_53                                          |    <0.001 |
|                       mem_reg_0_3_54_59                                          |    <0.001 |
|                       mem_reg_0_3_60_65                                          |    <0.001 |
|                       mem_reg_0_3_6_11                                           |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_66_71                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                       mem_reg_0_15_78_79                                         |    <0.001 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                |     0.091 |
|                     ddr_byte_group_io                                            |     0.036 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |     0.002 |
|                       mem_reg_0_3_12_17                                          |    <0.001 |
|                       mem_reg_0_3_18_23                                          |    <0.001 |
|                       mem_reg_0_3_24_29                                          |    <0.001 |
|                       mem_reg_0_3_30_35                                          |    <0.001 |
|                       mem_reg_0_3_36_41                                          |    <0.001 |
|                       mem_reg_0_3_48_53                                          |    <0.001 |
|                       mem_reg_0_3_54_59                                          |    <0.001 |
|                       mem_reg_0_3_60_65                                          |    <0.001 |
|                       mem_reg_0_3_66_71                                          |    <0.001 |
|                       mem_reg_0_3_6_11                                           |    <0.001 |
|                       mem_reg_0_3_72_77                                          |    <0.001 |
|                       mem_reg_0_3_78_79                                          |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_66_71                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                       mem_reg_0_15_78_79                                         |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                |     0.091 |
|                     ddr_byte_group_io                                            |     0.036 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |     0.002 |
|                       mem_reg_0_3_12_17                                          |    <0.001 |
|                       mem_reg_0_3_18_23                                          |    <0.001 |
|                       mem_reg_0_3_24_29                                          |    <0.001 |
|                       mem_reg_0_3_30_35                                          |    <0.001 |
|                       mem_reg_0_3_36_41                                          |    <0.001 |
|                       mem_reg_0_3_42_47                                          |    <0.001 |
|                       mem_reg_0_3_48_53                                          |    <0.001 |
|                       mem_reg_0_3_54_59                                          |    <0.001 |
|                       mem_reg_0_3_60_65                                          |    <0.001 |
|                       mem_reg_0_3_66_71                                          |    <0.001 |
|                       mem_reg_0_3_6_11                                           |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_66_71                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                       mem_reg_0_15_78_79                                         |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                |     0.091 |
|                     ddr_byte_group_io                                            |     0.036 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                |     0.002 |
|                       mem_reg_0_3_12_17                                          |    <0.001 |
|                       mem_reg_0_3_18_23                                          |    <0.001 |
|                       mem_reg_0_3_24_29                                          |    <0.001 |
|                       mem_reg_0_3_30_35                                          |    <0.001 |
|                       mem_reg_0_3_36_41                                          |    <0.001 |
|                       mem_reg_0_3_42_47                                          |    <0.001 |
|                       mem_reg_0_3_48_53                                          |    <0.001 |
|                       mem_reg_0_3_54_59                                          |    <0.001 |
|                       mem_reg_0_3_60_65                                          |    <0.001 |
|                       mem_reg_0_3_66_71                                          |    <0.001 |
|                       mem_reg_0_3_6_11                                           |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                            |     0.002 |
|                       mem_reg_0_15_0_5                                           |    <0.001 |
|                       mem_reg_0_15_12_17                                         |    <0.001 |
|                       mem_reg_0_15_18_23                                         |    <0.001 |
|                       mem_reg_0_15_24_29                                         |    <0.001 |
|                       mem_reg_0_15_30_35                                         |    <0.001 |
|                       mem_reg_0_15_36_41                                         |    <0.001 |
|                       mem_reg_0_15_42_47                                         |    <0.001 |
|                       mem_reg_0_15_48_53                                         |    <0.001 |
|                       mem_reg_0_15_54_59                                         |    <0.001 |
|                       mem_reg_0_15_60_65                                         |    <0.001 |
|                       mem_reg_0_15_66_71                                         |    <0.001 |
|                       mem_reg_0_15_6_11                                          |    <0.001 |
|                       mem_reg_0_15_72_77                                         |    <0.001 |
|                       mem_reg_0_15_78_79                                         |    <0.001 |
|           mc0                                                                    |     0.012 |
|             bank_mach0                                                           |     0.007 |
|               arb_mux0                                                           |     0.001 |
|                 arb_row_col0                                                     |    <0.001 |
|                   col_arb0                                                       |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                        |    <0.001 |
|                   row_arb0                                                       |    <0.001 |
|                 arb_select0                                                      |    <0.001 |
|               bank_cntrl[0].bank0                                                |     0.001 |
|                 bank_compare0                                                    |    <0.001 |
|                 bank_queue0                                                      |    <0.001 |
|                 bank_state0                                                      |    <0.001 |
|               bank_cntrl[1].bank0                                                |     0.001 |
|                 bank_compare0                                                    |    <0.001 |
|                 bank_queue0                                                      |    <0.001 |
|                 bank_state0                                                      |    <0.001 |
|               bank_cntrl[2].bank0                                                |     0.001 |
|                 bank_compare0                                                    |    <0.001 |
|                 bank_queue0                                                      |    <0.001 |
|                 bank_state0                                                      |    <0.001 |
|               bank_cntrl[3].bank0                                                |     0.001 |
|                 bank_compare0                                                    |    <0.001 |
|                 bank_queue0                                                      |    <0.001 |
|                 bank_state0                                                      |    <0.001 |
|               bank_common0                                                       |    <0.001 |
|             col_mach0                                                            |     0.001 |
|               read_fifo.fifo_ram[0].RAM32M0                                      |    <0.001 |
|               read_fifo.fifo_ram[1].RAM32M0                                      |    <0.001 |
|             rank_mach0                                                           |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                          |    <0.001 |
|               rank_common0                                                       |    <0.001 |
|                 maintenance_request.maint_arb0                                   |    <0.001 |
|         u_axi_mc                                                                 |     0.028 |
|           axi_mc_ar_channel_0                                                    |     0.002 |
|             ar_cmd_fsm_0                                                         |    <0.001 |
|             axi_mc_cmd_translator_0                                              |    <0.001 |
|               axi_mc_incr_cmd_0                                                  |    <0.001 |
|               axi_mc_wrap_cmd_0                                                  |    <0.001 |
|           axi_mc_aw_channel_0                                                    |     0.002 |
|             aw_cmd_fsm_0                                                         |     0.001 |
|             axi_mc_cmd_translator_0                                              |    <0.001 |
|               axi_mc_incr_cmd_0                                                  |    <0.001 |
|               axi_mc_wrap_cmd_0                                                  |    <0.001 |
|           axi_mc_b_channel_0                                                     |    <0.001 |
|             bid_fifo_0                                                           |    <0.001 |
|           axi_mc_cmd_arbiter_0                                                   |    <0.001 |
|           axi_mc_r_channel_0                                                     |     0.006 |
|             rd_data_fifo_0                                                       |     0.006 |
|             transaction_fifo_0                                                   |    <0.001 |
|           axi_mc_w_channel_0                                                     |     0.018 |
|         u_ui_top                                                                 |     0.038 |
|           ui_cmd0                                                                |     0.001 |
|           ui_rd_data0                                                            |     0.010 |
|             not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                     |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                      |    <0.001 |
|             not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                      |    <0.001 |
|             not_strict_mode.status_ram.RAM32M0                                   |    <0.001 |
|           ui_wr_data0                                                            |     0.028 |
|             pointer_ram.rams[0].RAM32M0                                          |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                          |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[24].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[25].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[26].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[27].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[28].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[29].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[30].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[31].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[32].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[33].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[34].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[35].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[36].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[37].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[38].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[39].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[40].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[41].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[42].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[43].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[44].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[45].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[46].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[47].RAM32M0                               |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                                |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                                |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


