Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a579586527c84a6f979a01abddc49658 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_fft_selfcheck_behav xil_defaultlib.tb_fft_selfcheck -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.fft_controller [fft_controller_default]
Compiling architecture rtl of entity xil_defaultlib.ram_dual_port [ram_dual_port_default]
Compiling architecture rtl of entity xil_defaultlib.twiddle_rom [twiddle_rom_default]
Compiling architecture rtl of entity xil_defaultlib.fixed_mult [fixed_mult_default]
Compiling architecture rtl of entity xil_defaultlib.butterfly [butterfly_default]
Compiling architecture rtl of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.tb_fft_selfcheck
Built simulation snapshot tb_fft_selfcheck_behav
