module module_0 (
    input logic [id_1 : id_1] id_2,
    inout logic id_3,
    output logic id_4,
    output [id_2 : id_3] id_5,
    id_6,
    output logic [id_5[id_1] : id_5] id_7,
    input [id_4 : id_5] id_8,
    output [id_7 : id_3] id_9,
    input logic [id_4 : id_5] id_10,
    input [id_10 : id_1] id_11,
    input logic id_12,
    input id_13
);
  assign id_1 = id_12;
  id_14 id_15 (
      .id_4 (id_6),
      .id_12(id_12[id_11])
  );
  id_16 id_17 (
      .id_7 (id_3),
      .id_6 (id_13),
      .id_10(id_13)
  );
endmodule
