#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug 11 21:17:58 2018
# Process ID: 25812
# Current directory: /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1
# Command line: vivado -log design_1_checkKWTA_mini2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_checkKWTA_mini2_0_0.tcl
# Log file: /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/design_1_checkKWTA_mini2_0_0.vds
# Journal file: /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_checkKWTA_mini2_0_0.tcl -notrace
Command: synth_design -top design_1_checkKWTA_mini2_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.566 ; gain = 81.887 ; free physical = 395 ; free virtual = 27869
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_checkKWTA_mini2_0_0' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ip/design_1_checkKWTA_mini2_0_0/synth/design_1_checkKWTA_mini2_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'checkKWTA_mini2' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2.v:70]
INFO: [Synth 8-6157] synthesizing module 'checkKWTA_mini2_rbkb' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:43]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'checkKWTA_mini2_rbkb_rom' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:9]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-3876] $readmem data file './checkKWTA_mini2_rbkb_rom.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'checkKWTA_mini2_rbkb_rom' (1#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'checkKWTA_mini2_rbkb' (2#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'checkKWTA_mini2_rcud' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:43]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'checkKWTA_mini2_rcud_rom' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-3876] $readmem data file './checkKWTA_mini2_rcud_rom.dat' is read successfully [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'checkKWTA_mini2_rcud_rom' (3#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'checkKWTA_mini2_rcud' (4#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'HLS_malloc_1_s' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_malloc_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_malloc_1_s.v:66]
INFO: [Synth 8-6155] done synthesizing module 'HLS_malloc_1_s' (5#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_malloc_1_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'HLS_free_1_s' [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_free_1_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_free_1_s.v:56]
INFO: [Synth 8-6155] done synthesizing module 'HLS_free_1_s' (6#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/HLS_free_1_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'checkKWTA_mini2' (7#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_checkKWTA_mini2_0_0' (8#1) [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ip/design_1_checkKWTA_mini2_0_0/synth/design_1_checkKWTA_mini2_0_0.v:58]
WARNING: [Synth 8-3331] design checkKWTA_mini2_rcud has unconnected port reset
WARNING: [Synth 8-3331] design checkKWTA_mini2_rbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.191 ; gain = 130.512 ; free physical = 354 ; free virtual = 27828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.191 ; gain = 130.512 ; free physical = 401 ; free virtual = 27876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.191 ; gain = 130.512 ; free physical = 401 ; free virtual = 27876
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ip/design_1_checkKWTA_mini2_0_0/constraints/checkKWTA_mini2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ip/design_1_checkKWTA_mini2_0_0/constraints/checkKWTA_mini2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1763.441 ; gain = 0.000 ; free physical = 193 ; free virtual = 27347
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 352 ; free virtual = 27505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 352 ; free virtual = 27505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 353 ; free virtual = 27506
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2_rcud.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_4_fu_131_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_fu_125_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_1_fu_119_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 331 ; free virtual = 27485
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module checkKWTA_mini2_rbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module checkKWTA_mini2_rcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module HLS_malloc_1_s 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module HLS_free_1_s 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module checkKWTA_mini2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element i_reg_70_reg_rep was removed.  [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2.v:228]
WARNING: [Synth 8-6014] Unused sequential element i_reg_70_reg_rep was removed.  [/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ipshared/a699/hdl/verilog/checkKWTA_mini2.v:228]
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[31]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[30]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[29]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[28]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[27]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[26]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[25]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[24]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[23]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[22]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[21]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[20]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[19]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[18]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[17]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[16]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[15]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[14]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_reg_70_reg[13]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[31]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[30]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[29]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[28]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[27]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[26]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[25]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[24]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[23]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[22]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[21]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[20]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[19]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[18]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[17]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[16]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[15]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[14]) is unused and will be removed from module checkKWTA_mini2.
WARNING: [Synth 8-3332] Sequential element (i_1_reg_167_reg[13]) is unused and will be removed from module checkKWTA_mini2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 315 ; free virtual = 27475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------------+---------------+----------------+
|Module Name              | RTL Object       | Depth x Width | Implemented As | 
+-------------------------+------------------+---------------+----------------+
|checkKWTA_mini2_rbkb_rom | q0_reg           | 8192x2        | Block RAM      | 
|checkKWTA_mini2_rcud_rom | q0_reg           | 8192x9        | Block RAM      | 
|checkKWTA_mini2          | i_reg_70_reg_rep | 8192x2        | Block RAM      | 
|checkKWTA_mini2          | i_reg_70_reg_rep | 8192x9        | Block RAM      | 
+-------------------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_reg_70_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_reg_70_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_reg_70_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_1/i_reg_70_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 226 ; free virtual = 27321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1763.441 ; gain = 491.762 ; free physical = 215 ; free virtual = 27310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 205 ; free virtual = 27300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 212 ; free virtual = 27307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 212 ; free virtual = 27307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 212 ; free virtual = 27307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 212 ; free virtual = 27307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 194 ; free virtual = 27289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 194 ; free virtual = 27289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     3|
|2     |LUT1       |     1|
|3     |LUT2       |     7|
|4     |LUT3       |     2|
|5     |LUT4       |     9|
|6     |LUT5       |    13|
|7     |LUT6       |    46|
|8     |RAMB18E1_4 |     1|
|9     |RAMB18E1_5 |     1|
|10    |RAMB36E1_4 |     1|
|11    |RAMB36E1_5 |     1|
|12    |FDRE       |   116|
|13    |FDSE       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------+----------------+------+
|      |Instance                     |Module          |Cells |
+------+-----------------------------+----------------+------+
|1     |top                          |                |   204|
|2     |  inst                       |checkKWTA_mini2 |   204|
|3     |    grp_HLS_free_1_s_fu_95   |HLS_free_1_s    |    40|
|4     |    grp_HLS_malloc_1_s_fu_81 |HLS_malloc_1_s  |    70|
+------+-----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.449 ; gain = 499.770 ; free physical = 212 ; free virtual = 27306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1771.449 ; gain = 138.520 ; free physical = 251 ; free virtual = 27346
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1771.457 ; gain = 499.770 ; free physical = 252 ; free virtual = 27346
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:48 . Memory (MB): peak = 1771.457 ; gain = 511.344 ; free physical = 281 ; free virtual = 27345
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/design_1_checkKWTA_mini2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.srcs/sources_1/bd/design_1/ip/design_1_checkKWTA_mini2_0_0/design_1_checkKWTA_mini2_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/test_KWTA_mini2/test_KWTA_mini2.runs/design_1_checkKWTA_mini2_0_0_synth_1/design_1_checkKWTA_mini2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_checkKWTA_mini2_0_0_utilization_synth.rpt -pb design_1_checkKWTA_mini2_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1795.461 ; gain = 0.000 ; free physical = 271 ; free virtual = 27336
INFO: [Common 17-206] Exiting Vivado at Sat Aug 11 21:18:58 2018...
