#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 16 22:06:54 2024
# Process ID: 9064
# Current directory: C:/Users/Brendan.Wu/Documents/ece281-ice4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11128 C:\Users\Brendan.Wu\Documents\ece281-ice4\stoplight.xpr
# Log file: C:/Users/Brendan.Wu/Documents/ece281-ice4/vivado.log
# Journal file: C:/Users/Brendan.Wu/Documents/ece281-ice4\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.xprSScanning sources...FFinished scanning sourcesWARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.ip_user_files'.
IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
oopen_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 765.402 ; gain = 47.105update_compile_order -fileset sources_1
lexit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 12:24:55 2024...
n 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit stoplight_fsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit stoplight_fsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 4
[Sun Mar 17 12:30:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1/runme.log
[Sun Mar 17 12:30:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Mar 17 13:12:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Mar 17 19:56:04 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.stoplight_fsm_tb
Built simulation snapshot stoplight_fsm_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim/xsim.dir/stoplight_fsm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 18 07:43:33 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 933.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: should be yellow when cars done
Time: 80 ns  Iteration: 0  Process: /stoplight_fsm_tb/sim_proc  File: C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd
$finish called at time : 80 ns : File "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 935.695 ; gain = 1.871
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.stoplight_fsm_tb
Built simulation snapshot stoplight_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: should be yellow when cars done
Time: 80 ns  Iteration: 0  Process: /stoplight_fsm_tb/sim_proc  File: C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/clock_divider.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/clock_divider.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/clock_divider.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: should be yellow when cars done
Time: 80 ns  Iteration: 0  Process: /stoplight_fsm_tb/sim_proc  File: C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/stoplight_fsm_tb/w_stoplight}} 
add_files -norecurse C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/clock_divider.vhd
WARNING: [filemgmt 56-12] File 'C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/clock_divider.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Mar 18 08:04:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1/runme.log
[Mon Mar 18 08:04:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1787.801 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1787.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1861.988 ; gain = 895.387
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: should be yellow when cars done
Time: 80 ns  Iteration: 0  Process: /stoplight_fsm_tb/sim_proc  File: C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 18 08:11:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Mar 18 08:15:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1/runme.log
[Mon Mar 18 08:15:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1875.852 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1875.852 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 18 08:18:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.363 ; gain = 1.234
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Mar 18 08:27:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1/runme.log
[Mon Mar 18 08:27:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.stoplight_fsm_tb
Built simulation snapshot stoplight_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: should be yellow when cars done
Time: 80 ns  Iteration: 0  Process: /stoplight_fsm_tb/sim_proc  File: C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2540.457 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1

launch_runs impl_1 -jobs 4
[Mon Mar 18 08:33:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/synth_1/runme.log
[Mon Mar 18 08:33:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stoplight_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stoplight_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-ice4/src/hdl/stoplight_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stoplight_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ee3bf728a5314fafa67f3868217a7484 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stoplight_fsm_tb_behav xil_defaultlib.stoplight_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture stoplight_fsm_arch of entity xil_defaultlib.stoplight_fsm [stoplight_fsm_default]
Compiling architecture behavior of entity xil_defaultlib.stoplight_fsm_tb
Built simulation snapshot stoplight_fsm_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stoplight_fsm_tb_behav -key {Behavioral:sim_1:Functional:stoplight_fsm_tb} -tclbatch {stoplight_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source stoplight_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stoplight_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2543.613 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar 18 08:35:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183AF2BCEA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Brendan.Wu/Documents/ece281-ice4/stoplight.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AF2BCEA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 09:26:16 2024...
