// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Fri Nov 19 02:37:21 2021
// Host        : u-VirtualBox running 64-bit Ubuntu 20.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /media/sf_6.111/ppu2vga/ppu2vga.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v
// Design      : blk_mem_gen_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module blk_mem_gen_0
   (clka,
    ena,
    wea,
    addra,
    dina,
    clkb,
    addrb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [14:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [1:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [14:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [1:0]doutb;

  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [1:0]doutb;
  wire ena;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [1:0]NLW_U0_douta_UNCONNECTED;
  wire [14:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [14:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "15" *) 
  (* C_ADDRB_WIDTH = "15" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "3" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.870134 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "23040" *) 
  (* C_READ_DEPTH_B = "23040" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "2" *) 
  (* C_READ_WIDTH_B = "2" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "23040" *) 
  (* C_WRITE_DEPTH_B = "23040" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "2" *) 
  (* C_WRITE_WIDTH_B = "2" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  blk_mem_gen_0_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[1:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[14:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[14:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[1:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module blk_mem_gen_0_bindec
   (ena_array,
    addra,
    ena);
  output [0:0]ena_array;
  input [1:0]addra;
  input ena;

  wire [1:0]addra;
  wire ena;
  wire [0:0]ena_array;

  LUT3 #(
    .INIT(8'h40)) 
    \/i_ 
       (.I0(addra[0]),
        .I1(ena),
        .I2(addra[1]),
        .O(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module blk_mem_gen_0_blk_mem_gen_generic_cstr
   (doutb,
    addrb,
    clka,
    clkb,
    addra,
    dina,
    wea,
    ena);
  output [1:0]doutb;
  input [14:0]addrb;
  input clka;
  input clkb;
  input [14:0]addra;
  input [1:0]dina;
  input [0:0]wea;
  input ena;

  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [1:0]doutb;
  wire ena;
  wire [2:2]ena_array;
  wire ram_doutb;
  wire \ramloop[0].ram.r_n_1 ;
  wire \ramloop[0].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire [0:0]wea;

  blk_mem_gen_0_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[14:13]),
        .ena(ena),
        .ena_array(ena_array));
  blk_mem_gen_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .addrb(addrb[14:13]),
        .clkb(clkb),
        .doutb(doutb),
        .\doutb[0] (ram_doutb),
        .\doutb[1] (\ramloop[2].ram.r_n_0 ));
  blk_mem_gen_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (ram_doutb),
        .addra(addra),
        .addrb(addrb),
        .addrb_14_sp_1(\ramloop[0].ram.r_n_2 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[0]),
        .ena(ena),
        .ena_0(\ramloop[0].ram.r_n_1 ),
        .wea(wea));
  blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOBDO({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 }),
        .addra(addra[12:0]),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
  blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\ramloop[2].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\ramloop[0].ram.r_n_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\ramloop[0].ram.r_n_2 ),
        .addra(addra[13:0]),
        .addrb(addrb[13:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[1]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module blk_mem_gen_0_blk_mem_gen_mux__parameterized0
   (doutb,
    DOBDO,
    \doutb[0] ,
    \doutb[1] ,
    addrb,
    clkb);
  output [1:0]doutb;
  input [1:0]DOBDO;
  input [0:0]\doutb[0] ;
  input [0:0]\doutb[1] ;
  input [1:0]addrb;
  input clkb;

  wire [1:0]DOBDO;
  wire [1:0]addrb;
  wire clkb;
  wire [1:0]doutb;
  wire [0:0]\doutb[0] ;
  wire [0:0]\doutb[1] ;
  wire [1:0]sel_pipe;

  LUT4 #(
    .INIT(16'h0CAC)) 
    \doutb[0]_INST_0 
       (.I0(DOBDO[0]),
        .I1(\doutb[0] ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(doutb[0]));
  LUT4 #(
    .INIT(16'h0CAC)) 
    \doutb[1]_INST_0 
       (.I0(DOBDO[1]),
        .I1(\doutb[1] ),
        .I2(sel_pipe[1]),
        .I3(sel_pipe[0]),
        .O(doutb[1]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_0_blk_mem_gen_prim_width
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    ena_0,
    addrb_14_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    ena);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  output ena_0;
  output addrb_14_sp_1;
  input clka;
  input clkb;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input [0:0]wea;
  input ena;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire addrb_14_sn_1;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire ena;
  wire ena_0;
  wire [0:0]wea;

  assign addrb_14_sp_1 = addrb_14_sn_1;
  blk_mem_gen_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .addra(addra),
        .addrb(addrb),
        .addrb_14_sp_1(addrb_14_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .ena(ena),
        .ena_0(ena_0),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0
   (DOBDO,
    clka,
    clkb,
    ena_array,
    addra,
    addrb,
    dina,
    wea);
  output [1:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [12:0]addra;
  input [14:0]addrb;
  input [1:0]dina;
  input [0:0]wea;

  wire [1:0]DOBDO;
  wire [12:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOBDO(DOBDO),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    addra,
    addrb,
    dina,
    wea);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [13:0]addra;
  input [13:0]addrb;
  input [0:0]dina;
  input [0:0]wea;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire [0:0]wea;

  blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    ena_0,
    addrb_14_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    ena);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  output ena_0;
  output addrb_14_sp_1;
  input clka;
  input clkb;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input [0:0]wea;
  input ena;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire addrb_14_sn_1;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire ena;
  wire ena_0;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  assign addrb_14_sp_1 = addrb_14_sn_1;
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h000000000007E000000000000000000000000000000000000000000000000000),
    .INIT_03(256'hC00000000000000000000000000000001CFFFF38000000000000000000000000),
    .INIT_04(256'h000000000000002FF3E007DFF40000000000000000000000000000037FFFFFFE),
    .INIT_05(256'h0000000017D0000000000000000000000000037EC00000037EC0000000000000),
    .INIT_06(256'h000000000000000000005EC00000000003FA0000000000000000000000001FE8),
    .INIT_07(256'h000BD0001CFFFF38000BC00000000000000000000001F400000FF000007F8000),
    .INIT_08(256'hE8007C000000000000000000002F80017FFFFFFE8001F0000000000000000000),
    .INIT_09(256'h0000000001E800BFFFFFFFFFFD001F800000000000000000003A0017FFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFF800E0000000000000000007E005FFFFFFFFFFFFA007A000000000),
    .INIT_0B(256'h00000000000000003C00BFFFFFFFFFFFFFFD00BC000000000000000007801FFF),
    .INIT_0C(256'h6003FFFFFFFFFFFFFFFFC00600000000000000003C02FFFFFFFFFFFFFFFF403E),
    .INIT_0D(256'hFFFFFE03E000000000000003E01FFFFFFFFFFFFFFFFFF807C000000000000001),
    .INIT_0E(256'h00000006007FFFFFFFFFFFFFFFFFFE006000000000000003407FFFFFFFFFFFFF),
    .INIT_0F(256'hFFCFF3FFFFFFFFC0180000000000000C03FFFFFFFFFFFFFFFFFFFFC030000000),
    .INIT_10(256'h0E0000000000007807FFFFFFF600006FFFFFFFE01C0000000000001C03FFFFFF),
    .INIT_11(256'h7FFFFFFE000000007FFFFFFE07000000000000F03FFFFFFF40000002FFFFFFFC),
    .INIT_12(256'h01FFFFFF81C00000000001C0FFFFFFD0000000000BFFFFFF03800000000001E0),
    .INIT_13(256'h00000701FFFFFE00000001C0007FFFFF80E0000000000381FFFFFF8000000000),
    .INIT_14(256'h00007FFE000BFFFFF01C000000001E03FFFFF00000003868000FFFFFC0380000),
    .INIT_15(256'hFC1C00000000301FFFFFC00000005FFE4003FFFFF81800000000380FFFFFD000),
    .INIT_16(256'hFFFC00000007FFFFE0003FFFFC0F00000000303FFFFE000000017FFFC0007FFF),
    .INIT_17(256'hFA001FFFFE0300000001C03FFFFC0000001FFFFFF0003FFFFC0300000000F03F),
    .INIT_18(256'h0003C1FFFFC00000007FFFFFFF0003FFFF83C0000000C07FFFF80000005FFFFF),
    .INIT_19(256'h0BFFFFFFFF0000FFFF81E000000301FFFF80000003FFFFFFFE0001FFFF80C000),
    .INIT_1A(256'hFFE06000000F07FFFF0000003FFFFFFFFF8000FFFFE06000000301FFFF000000),
    .INIT_1B(256'hFE000001FFFFFFFFFF80007FFFE03000000607FFFF000000FFFFFFFFFF8000FF),
    .INIT_1C(256'hFF80000FFFF01800000C0FFFFA0C0017FFFFFFFFFF80003FFFF03000001E07FF),
    .INIT_1D(256'h00183FFFF7FFDEFFFFFFFFFFFF80000FFFFC1C00003C0FFFF1FF407FFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFC00003FFFC1E0000381FFFFFFFFFFFFFFFFFFFFFE0000FFFF80C00),
    .INIT_1F(256'hFFFE0E0000607FFFFFFFFFFFFFFFFFFFFFF00003FFFE040000703FFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFE00001FFFF070000F07FFFFFFFFFFFFFFFFFFFFFF00001),
    .INIT_21(256'hF8380000FFFF070000C07FFFFFFFFFFFFFFFFFFFFCB00001FFFE02000060FFFF),
    .INIT_22(256'h01C1FFFFFFFFFFFFFFFFFFFFF01800007FFF838001E0FFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFE03000007FFF81800080FFFFFFFFFFFFFFFFFFFFE0300000FFFF0300),
    .INIT_24(256'h7FFFC1C003C3FFFFFFFFFFFFFFFFFFFFDC1000007FFFC38001C1FFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFFFFFC00C00003FFF81C00383FFFFFFFFFFFFFFFFFFFFFC2C0000),
    .INIT_26(256'h000300003FFFC1C00383FFFFFFFFFFFFFFFFC5FF800600001FFFC0800101FFFF),
    .INIT_27(256'h0787FFFFFFFFFFFFFFFFFDFF0000C0003FFFE1C00383FFFFFFFFFFFFFFFFDDFF),
    .INIT_28(256'hFFFFF5FC0000E0001FFFC0E00707FFFFFFFFFFFFFFFFF5FF000000001FFFE1E0),
    .INIT_29(256'h1FFFC0E00303FFFFFFFFFFFFFFFFFFFFBF4040000FFFC0E00703FFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFEFFECFB460001FFFE0C00203FFFFFFFFFFFFFFFFEFFF3FF06000),
    .INIT_2B(256'h8FFEC0001FFFE0400207FFFFFFFFFFFFFFFFFFFFDE1E40001FFFE0C00207FFFF),
    .INIT_2C(256'h0607FFFFFFFFFFFFFFFFFFFEC33F00001FFFE0400607FFFFFFFFFFFFFFFFFFFE),
    .INIT_2D(256'hFFFFFFFF801BA0001FFFE0400607FFFFFFFFFFFFFFFFFFFF803F00001FFFE040),
    .INIT_2E(256'h1FFFE0C00607FFFFFFFFFFFFFFFFFFFFC01DE0001FFFE0C00607FFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFD0750001FFFC0E00207FFFFFFFFFFFFFFFFFFFFD005B800),
    .INIT_30(256'hFF06E0001FFFC0E00303FFFFFFFFFFFFFFFFFFFFFF8CF0000FFFC0E00203FFFF),
    .INIT_31(256'h0707FFFFFFFFFFFFFFFFFFFFFF8E00001FFFE1E00703FFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFF798003FFFC1C00787FFFFFFFFFFFFFFFFFFFFFFD630003FFFE1C0),
    .INIT_33(256'h3FFF81800383FFFFFFFFFFFFFFFFFFFFFFE178001FFFC0800383FFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFFC008007FFFC1C00101FFFFFFFFFFFFFFFFFFFFFFC00800),
    .INIT_35(256'hFF0018007FFF83800383FFFFFFFFFFFFFFFFFFFFFF8010007FFFC3C00383FFFF),
    .INIT_36(256'h0180FFFFFFFFFFFFFFFFFFFFFF463000FFFF010001C1FFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFF438000FFFF070000C1FFFFFFFFFFFFFFFFFFFFFFE7E0007FFF8380),
    .INIT_38(256'hFFFF070000E07FFFFFFFFFFFFFFFFFFFFF021801FFFE030001E0FFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFF9001FFFE0F000060FFFFFFFFFFFFFFFFFFFFFFFE8801),
    .INIT_3A(256'hFFFFE003FFFC1E0000607FFFFFFFFFFFFFFFFFFFFFFFE003FFFE040000F07FFF),
    .INIT_3B(256'h00781FFFFFFFFFFFFFFFFFFFFFFFE00FFFF80C0000303FFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFC00FFFF0380000183FFFFFFFFFFFFFFFFFFFFFFFC00FFFFC1800),
    .INIT_3D(256'hFFE0780000080FFFFFFFFFFFFFFFFFFFFFFF003FFFF03000003C0FFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFF827FF00FFFFE06000001E07FFFFFFFFFFFFFFFFF97FFF807F),
    .INIT_3F(256'h001C00FFFF81C000000F07FFFFFFFFFFFFFFFFF001FE00FFFFE07000000407FF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra[13:0]),
        .ADDRBWRADDR(addrb[13:0]),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena_0),
        .ENBWREN(addrb_14_sn_1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(ena),
        .I1(addra[14]),
        .O(ena_0));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(addrb[14]),
        .O(addrb_14_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOBDO,
    clka,
    clkb,
    ena_array,
    addra,
    addrb,
    dina,
    wea);
  output [1:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [12:0]addra;
  input [14:0]addrb;
  input [1:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0 ;
  wire [1:0]DOBDO;
  wire [12:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFC002F00000000000002F000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00),
    .INIT_01(256'h0000001F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000100000BFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000002FFFFFFFFF4007D0000000),
    .INIT_03(256'hFFFFFFFFFFFFFC000000000001FFFFFFFFFE000F800000000000000BD001FFFF),
    .INIT_04(256'h0000000007FFFFFFFFF8002F4000000000000003E000BFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFF0007D0000000000000001F4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800),
    .INIT_06(256'h00000000BD000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000002FFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000BFFFFFFFFFD001F800000000),
    .INIT_08(256'hFFFFFFFFFFFFE00000000007FFFFFFFFFF4002F000000000000000003F0007FF),
    .INIT_09(256'h0000006FFFFFFFFFFD000BD000000000000000001F8001FFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hF8002F40000000000000000007E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000),
    .INIT_0B(256'h0000000002F4002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000002FFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFE0007E0000000000),
    .INIT_0D(256'hFFFFFFFFFFFF80000001FFFFFFFFFFFF4001F800000000000000000000BD000B),
    .INIT_0E(256'h006FFFFFFFFFFFFD0007E0000000000000000000003F4001FFFFFFFFFFFFFFFF),
    .INIT_0F(256'h001FC0000000000000000000000FC0007FFFFFFFFFFFFFFFFFFFFFFFFFFF4000),
    .INIT_10(256'h000000000007F0001FFFFFFFFFFFFFFFFFFFFFFFFFFF000017FFFFFFFFFFFFF4),
    .INIT_11(256'h07FFFFFFFFFFFFFFFFFFFFFFFFFD0006FFFFFFFFFFFFFFD0007F000000000000),
    .INIT_12(256'hFFFFFFFFFFF816FFFFFFFFFFFFFFFE0001FC000000000000000000000001FD00),
    .INIT_13(256'hFFFFFFFFFFFFF80007E00000000000000000000000007F4000BFFFFFFFFFFFFF),
    .INIT_14(256'h2F800000000000000000000000001FD0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'h00000000000007F40007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000),
    .INIT_16(256'h0000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000BE00000000000000),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFF40006F80000000000000000000000000000BE),
    .INIT_18(256'hFFFFFFFFFF40001FD000000000000000000000000000002F80001FFFFFFFFFFF),
    .INIT_19(256'h40000000000000000000000000000007F40001FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'h0000000000000001FE00002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000BF),
    .INIT_1B(256'h2F900006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900007F80000000000000000),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFF900002FD000000000000000000000000000000000),
    .INIT_1D(256'hFFFFFF400001FE000000000000000000000000000000000007F800006FFFFFFF),
    .INIT_1E(256'h0000000000000000000000000000000001BF400001FFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1F(256'h0000000000000000001FE400001BFFFFFFFFFFFFFFFFFFFFFFFFE400001BF400),
    .INIT_20(256'h0002FE4000006FFFFFFFFFFFFFFFFFFFFFF9000001BF80000000000000000000),
    .INIT_21(256'hFFFFFFFFFFFFFFFFFE4000001BF8000000000000000000000000000000000000),
    .INIT_22(256'h40000001BF9000000000000000000000000000000000000000006FE4000001BF),
    .INIT_23(256'h00000000000000000000000000000000000006FE40000001BFFFFFFFFFFFFFFE),
    .INIT_24(256'h00000000000000000000006FF4000000015AFFFFFFFFA5400000001FF9000000),
    .INIT_25(256'h00000006FF9000000000005555000000000006FF900000000000000000000000),
    .INIT_26(256'h00000000000000000001BFF40000000000000000000000000000000000000000),
    .INIT_27(256'h016FFE400000000000000000000000000000000000000000000000001FFE4000),
    .INIT_28(256'h000000000000000000000000000000000000000001BFF9400000000000000000),
    .INIT_29(256'h0000000000000000000000000006FFF940000000000000016FFF900000000000),
    .INIT_2A(256'h00000000000016FFFE954000000156FFFF940000000000000000000000000000),
    .INIT_2B(256'hFFFFFFFFFFFFFFFF940000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000016),
    .INIT_2D(256'h000000000000000000000000000000000000000000000000056BFFFFFFFFE950),
    .INIT_2E(256'h0000000000000000000000000000000000000555554000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0}),
        .ADDRBWRADDR({addrb[12:0],1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena_array),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,
    addra,
    addrb,
    dina,
    wea);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  input [13:0]addra;
  input [13:0]addrb;
  input [0:0]dina;
  input [0:0]wea;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000003FFFFC0000000000000000000000000),
    .INIT_04(256'h000000000000001FFC00003FF8000000000000000000000000000000FFFFFFFF),
    .INIT_05(256'h000000000FE000000000000000000000000000FF00000000FF00000000000000),
    .INIT_06(256'h000000000000000000003F000000000000FC00000000000000000000000007F0),
    .INIT_07(256'h0007E00003FFFFC00007E00000000000000000000000F80000000000001F0000),
    .INIT_08(256'hF0003E000000000000000000001F0000FFFFFFFF0000F8000000000000000000),
    .INIT_09(256'h0000000000F0007FFFFFFFFFFE000F000000000000000000007C000FFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFF001F0000000000000000003C003FFFFFFFFFFFFC003C000000000),
    .INIT_0B(256'h00000000000000001E007FFFFFFFFFFFFFFE007800000000000000000F000FFF),
    .INIT_0C(256'hF007FFFFFFFFFFFFFFFFE00F00000000000000007801FFFFFFFFFFFFFFFF801C),
    .INIT_0D(256'hFFFFFC01C000000000000001C00FFFFFFFFFFFFFFFFFF0038000000000000000),
    .INIT_0E(256'h0000000F00FFFFFFFFFFFFFFFFFFFF00F000000000000007803FFFFFFFFFFFFF),
    .INIT_0F(256'hFFF00FFFFFFFFFE03C0000000000001E01FFFFFFFFFFFFFFFFFFFF8078000000),
    .INIT_10(256'h07000000000000700FFFFFFFF800001FFFFFFFF00E0000000000003807FFFFFF),
    .INIT_11(256'h3FFFFFF8000000001FFFFFFC03800000000000E01FFFFFFF80000001FFFFFFF8),
    .INIT_12(256'h00FFFFFF00E00000000003807FFFFFE00000000007FFFFFE01C00000000001C0),
    .INIT_13(256'h00000E03FFFFFC0000000000003FFFFFC070000000000700FFFFFF0000000000),
    .INIT_14(256'h00003FFC0007FFFFE038000000000C07FFFFF800000007F0001FFFFFE0700000),
    .INIT_15(256'hF80E00000000380FFFFF800000003FFF8001FFFFF01C000000001C07FFFFE000),
    .INIT_16(256'hFFFE00000003FFFFF0007FFFFC0600000000701FFFFF00000000FFFFE000FFFF),
    .INIT_17(256'hFC000FFFFF0380000000E07FFFF80000000FFFFFF8001FFFFE0700000000603F),
    .INIT_18(256'h000180FFFFE0000000FFFFFFFE0007FFFF0180000001C0FFFFF00000003FFFFF),
    .INIT_19(256'h07FFFFFFFF0001FFFFC0C000000381FFFFC0000001FFFFFFFF0003FFFF81C000),
    .INIT_1A(256'hFFE07000000603FFFF0000001FFFFFFFFF0000FFFFC0E000000703FFFF800000),
    .INIT_1B(256'hFC000003FFFFFFFFFF00003FFFF07000000E07FFFE0000007FFFFFFFFF00007F),
    .INIT_1C(256'hFF80001FFFF83800001C0FFFFDF0000FFFFFFFFFFF00001FFFF03800000C0FFF),
    .INIT_1D(256'h00381FFFFFFFE1FFFFFFFFFFFFC0000FFFF8180000181FFFFBFF803FFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFE00007FFFC0C0000303FFFFFFFFFFFFFFFFFFFFFC00007FFFC1C00),
    .INIT_1F(256'hFFFE060000703FFFFFFFFFFFFFFFFFFFFFE00003FFFC0E0000303FFFFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFF00001FFFE060000607FFFFFFFFFFFFFFFFFFFFFE00003),
    .INIT_21(256'hFC300000FFFF030000E0FFFFFFFFFFFFFFFFFFFFFE700000FFFF070000E07FFF),
    .INIT_22(256'h00C0FFFFFFFFFFFFFFFFFFFFF8300000FFFF030000C0FFFFFFFFFFFFFFFFFFFF),
    .INIT_23(256'hFFFFFFFFE01800007FFF838001C1FFFFFFFFFFFFFFFFFFFFF01800007FFF8380),
    .INIT_24(256'h3FFF81800181FFFFFFFFFFFFFFFFFFFFE03800003FFF81800181FFFFFFFFFFFF),
    .INIT_25(256'hFFFFFFFFFFFFF3FFE00600003FFFC1800181FFFFFFFFFFFFFFFFFFFFF0180000),
    .INIT_26(256'h800180001FFFC0C00303FFFFFFFFFFFFFFFFFBFFC00300003FFFC1C00383FFFF),
    .INIT_27(256'h0303FFFFFFFFFFFFFFFFF7FF000180001FFFC0C00303FFFFFFFFFFFFFFFFFFFF),
    .INIT_28(256'hFFFFFFFE000040001FFFE0C00303FFFFFFFFFFFFFFFFFFFE0000C0001FFFC0C0),
    .INIT_29(256'h0FFFE0C00707FFFFFFFFFFFFFFFFFFFE7F8060001FFFE0C00307FFFFFFFFFFFF),
    .INIT_2A(256'hFFFFFFFFFFFFF7FF1E7860000FFFE0E00707FFFFFFFFFFFFFFFFF7FFFFE06000),
    .INIT_2B(256'h47FF00000FFFE0E00707FFFFFFFFFFFFFFFFFFFF0F3FE0000FFFE0E00707FFFF),
    .INIT_2C(256'h0707FFFFFFFFFFFFFFFFFFFFC0FE00000FFFE0E00707FFFFFFFFFFFFFFFFFFFE),
    .INIT_2D(256'hFFFFFFFFC01CC0000FFFE0E00707FFFFFFFFFFFFFFFFFFFFC01F80000FFFE0E0),
    .INIT_2E(256'h0FFFE0E00707FFFFFFFFFFFFFFFFFFFFC008F0000FFFE0E00707FFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFE0630000FFFE0C00707FFFFFFFFFFFFFFFFFFFFE00F1000),
    .INIT_30(256'hFF8C70001FFFE0C00707FFFFFFFFFFFFFFFFFFFFFF0670001FFFE0C00707FFFF),
    .INIT_31(256'h0303FFFFFFFFFFFFFFFFFFFFFF9C70001FFFC0C00307FFFFFFFFFFFFFFFFFFFF),
    .INIT_32(256'hFFFFFFFFFFE3F0001FFFC0C00303FFFFFFFFFFFFFFFFFFFFFFBF10001FFFC0C0),
    .INIT_33(256'h3FFFC1C00303FFFFFFFFFFFFFFFFFFFFFFC0F0003FFFC1C00303FFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFFFFFFFFFFFF8010003FFF81800383FFFFFFFFFFFFFFFFFFFFFFC01000),
    .INIT_35(256'hFF8010007FFF81800181FFFFFFFFFFFFFFFFFFFFFF8010003FFF81800181FFFF),
    .INIT_36(256'h01C1FFFFFFFFFFFFFFFFFFFFFFB810007FFF83800181FFFFFFFFFFFFFFFFFFFF),
    .INIT_37(256'hFFFFFFFFFF807000FFFF030001C0FFFFFFFFFFFFFFFFFFFFFFFFF000FFFF0300),
    .INIT_38(256'hFFFE060000C0FFFFFFFFFFFFFFFFFFFFFFFC1000FFFF070000C0FFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFF003FFFE060000E07FFFFFFFFFFFFFFFFFFFFFFF1001),
    .INIT_3A(256'hFFFFE007FFFC0C0000703FFFFFFFFFFFFFFFFFFFFFFFF003FFFC0E0000607FFF),
    .INIT_3B(256'h00303FFFFFFFFFFFFFFFFFFFFFFFC007FFFC1C0000703FFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFF801FFFF8180000381FFFFFFFFFFFFFFFFFFFFFFFC00FFFF81C00),
    .INIT_3D(256'hFFF03000001C0FFFFFFFFFFFFFFFFFF3FFFF801FFFF0380000181FFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFF01FFE007FFFE07000000C0FFFFFFFFFFFFFFFFFF0FFFF003F),
    .INIT_3F(256'h000801FFFFC0E000000603FFFFFFFFFFFFFFFFF003FC00FFFFC0E000000E07FF),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module blk_mem_gen_0_blk_mem_gen_top
   (doutb,
    addrb,
    clka,
    clkb,
    addra,
    dina,
    wea,
    ena);
  output [1:0]doutb;
  input [14:0]addrb;
  input clka;
  input clkb;
  input [14:0]addra;
  input [1:0]dina;
  input [0:0]wea;
  input ena;

  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [1:0]doutb;
  wire ena;
  wire [0:0]wea;

  blk_mem_gen_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "15" *) (* C_ADDRB_WIDTH = "15" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "3" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.870134 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "23040" *) (* C_READ_DEPTH_B = "23040" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "2" *) (* C_READ_WIDTH_B = "2" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "23040" *) 
(* C_WRITE_DEPTH_B = "23040" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "2" *) (* C_WRITE_WIDTH_B = "2" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module blk_mem_gen_0_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [14:0]addra;
  input [1:0]dina;
  output [1:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [14:0]addrb;
  input [1:0]dinb;
  output [1:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [14:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [1:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [1:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [14:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [1:0]doutb;
  wire ena;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[14] = \<const0> ;
  assign rdaddrecc[13] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[14] = \<const0> ;
  assign s_axi_rdaddrecc[13] = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  blk_mem_gen_0_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module blk_mem_gen_0_blk_mem_gen_v8_4_4_synth
   (doutb,
    addrb,
    clka,
    clkb,
    addra,
    dina,
    wea,
    ena);
  output [1:0]doutb;
  input [14:0]addrb;
  input clka;
  input clkb;
  input [14:0]addra;
  input [1:0]dina;
  input [0:0]wea;
  input ena;

  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [1:0]dina;
  wire [1:0]doutb;
  wire ena;
  wire [0:0]wea;

  blk_mem_gen_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .ena(ena),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
