SPU_STATUS_INVALID_INSTR	,	V_53
spu_backing_get_mfc_free_elements	,	F_32
MFC_STATE1_MASTER_RUN_CONTROL_MASK	,	V_60
mfc_dma_command	,	V_70
ch0_data	,	V_5
spu_privcntl_RW	,	V_47
spu_problem_collapsed	,	V_63
tmp	,	V_42
POLLOUT	,	V_27
spu_backing_runcntl_stop	,	F_27
events	,	V_18
MFC_SIGNAL_2_EVENT	,	V_40
spu_backing_npc_write	,	F_21
val	,	V_41
POLLIN	,	V_20
ctx	,	V_2
spu_chnlcnt_RW	,	V_8
lscsa	,	V_45
spu_backing_read_mfc_tagstatus	,	F_31
spu_backing_set_mfc_query	,	F_30
cmd	,	V_71
priv2	,	V_31
priv1	,	V_22
spu_backing_wbox_write	,	F_10
ch1_data	,	V_6
spu_backing_signal1_write	,	F_13
MFC_CNTL_RESTART_DMA_COMMAND	,	V_73
spu_context	,	V_1
spu_backing_get_ls	,	F_23
spu_backing_send_mfc_command	,	F_33
mfc_sr1_RW	,	V_59
out	,	V_66
spu_backing_mbox_stat_read	,	F_5
dma_tagstatus_R	,	V_68
event	,	V_3
spu_backing_runcntl_write	,	F_26
spin_unlock_irq	,	F_8
prob	,	V_14
avail	,	V_35
stat	,	V_19
spu_cfg_RW	,	V_38
dma_querymask_RW	,	V_67
register_lock	,	V_13
spu_backing_signal1_type_set	,	F_16
EAGAIN	,	V_64
spu_backing_signal1_type_get	,	F_17
spu_state	,	V_57
puint_mb_R	,	V_32
MFC_PU_MAILBOX_AVAILABLE_EVENT	,	V_17
POLLRDNORM	,	V_21
SPU_STATUS_RUNNING	,	V_55
spu_mailbox_data	,	V_36
spu_backing_privcntl_write	,	F_24
CLASS2_ENABLE_MAILBOX_INTR	,	V_26
data	,	V_10
SPU_STATUS_SINGLE_STEP	,	V_52
mb_stat_R	,	V_15
spu_backing_signal2_read	,	F_14
spu_status_R	,	V_44
ls	,	V_46
CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR	,	V_30
spu_backing_ibox_read	,	F_9
dma_querytype_RW	,	V_65
MFC_PU_INT_MAILBOX_AVAILABLE_EVENT	,	V_33
mode	,	V_62
gen_spu_event	,	F_1
u32	,	T_1
spu_backing_signal2_write	,	F_15
spin_lock_irq	,	F_7
spu_backing_mbox_read	,	F_2
spu_backing_npc_read	,	F_20
spu_npc_RW	,	V_43
ret	,	V_12
spu_backing_status_read	,	F_22
SPU_RUNCNTL_STOP	,	V_56
MFC_SIGNAL_1_EVENT	,	V_39
dma_qstatus_R	,	V_69
spu_chnldata_RW	,	V_9
SPU_STATUS_INVALID_CH	,	V_54
spu_backing_mbox_stat_poll	,	F_6
SPU_STATUS_STOPPED_BY_STOP	,	V_50
sr1	,	V_58
spu_backing_master_stop	,	F_29
CLASS2_MAILBOX_INTR	,	V_24
BUG_ON	,	F_11
ch0_cnt	,	V_4
MFC_SPU_MAILBOX_WRITTEN_EVENT	,	V_37
int_mask_class2_RW	,	V_25
slot	,	V_34
spu_runcntl_RW	,	V_48
SPU_STATUS_STOPPED_BY_HALT	,	V_51
mbox_stat	,	V_11
spin_lock	,	F_3
CLASS2_MAILBOX_THRESHOLD_INTR	,	V_29
spu_backing_restart_dma	,	F_34
mask	,	V_61
SPU_RUNCNTL_RUNNABLE	,	V_49
spin_unlock	,	F_4
int_stat_class2_RW	,	V_23
spu_backing_master_start	,	F_28
pu_mb_R	,	V_16
spu_backing_signal1_read	,	F_12
mfc_control_RW	,	V_72
csa	,	V_7
spu_backing_runcntl_read	,	F_25
u64	,	T_2
POLLWRNORM	,	V_28
spu_backing_signal2_type_get	,	F_19
spu_backing_signal2_type_set	,	F_18
