Microchip MPLAB XC8 Compiler V2.40

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.40\pic\dat\20220703182018_en.msgs \
  -cn \
  -h+dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.X.production.sym \
  --cmf=dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.X.production.cmf \
  -z -Q10F322 -oC:\Users\farid\AppData\Local\Temp\xcAsdrk.4 \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/PIC10F322_LED_Dimmer_With_Deep_Sleep.X.production.map \
  --md=C:\Users\farid\AppData\Local\Temp\xcAsdrk.dat -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ACODE=00h-01FFh -ASTRCODE=00h-01FFh -ASTRING=00h-0FFhx2 \
  -ACONST=00h-0FFhx2 -AENTRY=00h-0FFhx2 -ABANK0=040h-07Dh -ARAM=040h-07Dh \
  -AABS1=040h-07Fh -ACOMMON=07Eh-07Fh -ASFR0=00h-03Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\farid\AppData\Local\Temp\xcAsdrk.o \
  dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.X.production.o 

Object code version is 3.11

Machine type is 10F322



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\farid\AppData\Local\Temp\xcAsdrk.o
                end_init                              A        A        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1        0       4
dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.X.production.o
                cinit                                 B        B        3        8       0
                intentry                              4        4        6        8       0
                config                             2007     2007        1        0       4
                text18                               9B       9B        D        8       0
                text17                                E        E       2C        8       0
                text16                               BB       BB        8        8       0
                text15                               E1       E1        2        8       0
                text14                               60       60       21        8       0
                text13                               8E       8E        D        8       0
                text12                               D2       D2        5        8       0
                text11                               DF       DF        2        8       0
                text10                               DD       DD        2        8       0
                text9                                DB       DB        2        8       0
                text8                                CD       CD        5        8       0
                text7                                D9       D9        2        8       0
                text6                                C8       C8        5        8       0
                text5                                C3       C3        5        8       0
                text4                                D7       D7        2        8       0
                text3                                A8       A8        B        8       0
                text2                                81       81        D        8       0
                text1                                B3       B3        8        8       0
                maintext                             3A       3A       26        8       0
                cstackBANK0                          40       40        7       40       1
                bssBANK0                             47       47        1       40       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              A        A        1         0
                cinit                                 B        B        3         0
                intentry                              4        4        6         0
                reset_vec                             0        0        1         0
                text18                               9B       9B        D         0
                text17                                E        E       2C         0
                text16                               BB       BB        8         0
                text15                               E1       E1        2         0
                text14                               60       60       21         0
                text13                               8E       8E        D         0
                text12                               D2       D2        5         0
                text11                               DF       DF        2         0
                text10                               DD       DD        2         0
                text9                                DB       DB        2         0
                text8                                CD       CD        5         0
                text7                                D9       D9        2         0
                text6                                C8       C8        5         0
                text5                                C3       C3        5         0
                text4                                D7       D7        2         0
                text3                                A8       A8        B         0
                text2                                81       81        D         0
                text1                                B3       B3        8         0
                maintext                             3A       3A       26         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          40       40        7         1
                bssBANK0                             47       47        1         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   STACK          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0000DF  0000E3         8       0  CODE        2
                cstackBANK0                    000040  000008  000048        40       1  BANK0       1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0048-007D             36           1
        CODE             0001-0003              3           2
                         00E3-01FF            11D
        CONST            0001-0003              3           2
                         00E3-01FF             1D
        ENTRY            0001-0003              3           2
                         00E3-01FF             1D
        IDLOC            2000-2003              4           2
        RAM              0048-007D             36           1
        SFR0             0000-003F             40           1
        STRCODE          0001-0003              3           2
                         00E3-01FF            11D
        STRING           0001-0003              3           2
                         00E3-01FF             1D

                                  Symbol Table

Button_ISR_Executables@i                                  cstackBANK0  0042
Button_Interrupt_Fired@status                             cstackBANK0  0040
_ADCON                                                    (abs)        001F
_ANSELA                                                   (abs)        0008
_Button_Get_State                                         text15       00E1
_Button_ISR_Executables                                   text17       000E
_Button_Init                                              text14       0060
_Button_Interrupt_Fired                                   text18       009B
_Button_State                                             bssBANK0     0047
_CLKRCON                                                  (abs)        0026
_FVRCON                                                   (abs)        001D
_INTCON                                                   (abs)        000B
_IOCAF                                                    (abs)        001C
_IOCAN                                                    (abs)        001B
_ISRs                                                     text16       00BB
_LATA                                                     (abs)        0007
_OSCCON                                                   (abs)        0010
_PWM_Init                                                 text13       008E
_PWM_Off                                                  text12       00D2
_PWM_On_100_Percent_Duty_Cycle                            text11       00DF
_PWM_On_20_Percent_Duty_Cycle                             text10       00DD
_PWM_On_50_Percent_Duty_Cycle                             text9        00DB
_Sleep_Disable_ADC                                        text8        00CD
_Sleep_Disable_FVR                                        text7        00D9
_Sleep_Disable_Reference_Clock_Output                     text6        00C8
_Sleep_Disable_Watchdog                                   text5        00C3
_Sleep_Enable_Voltage_Regulator_In_Low_Power_Mode         text4        00D7
_Sleep_Init                                               text1        00B3
_Sleep_Select_Internal_8MHz_Oscillator                    text3        00A8
_Sleep_Unused_GPIO_Config                                 text2        0081
_TRISA                                                    (abs)        0006
_VREGCON                                                  (abs)        003E
_WDTCON                                                   (abs)        0030
__Habs1                                                   abs1         0000
__Hbank0                                                  bank0        0000
__HbssBANK0                                               bssBANK0     0000
__Hcinit                                                  cinit        000E
__Hclrtext                                                clrtext      0000
__Hcode                                                   code         0000
__Hcommon                                                 common       0000
__Hconfig                                                 config       2008
__HcstackBANK0                                            cstackBANK0  0000
__HcstackCOMMON                                           cstackCOMMON 0000
__Heeprom_data                                            eeprom_data  0000
__Hend_init                                               end_init     000B
__Hfunctab                                                functab      0000
__Hinit                                                   init         000A
__Hintentry                                               intentry     000A
__Hmaintext                                               maintext     0000
__Hpowerup                                                powerup      0000
__Hram                                                    ram          0000
__Hreset_vec                                              reset_vec    0001
__Hsfr0                                                   sfr0         0000
__Hspace_0                                                (abs)        00E3
__Hspace_1                                                (abs)        0048
__Hspace_2                                                (abs)        0000
__Hspace_3                                                (abs)        0000
__Hspace_4                                                (abs)        400F
__Hstack                                                  stack        0000
__Hstrings                                                strings      0000
__Htext                                                   text         0000
__Labs1                                                   abs1         0000
__Lbank0                                                  bank0        0000
__LbssBANK0                                               bssBANK0     0000
__Lcinit                                                  cinit        000B
__Lclrtext                                                clrtext      0000
__Lcode                                                   code         0000
__Lcommon                                                 common       0000
__Lconfig                                                 config       0000
__LcstackBANK0                                            cstackBANK0  0000
__LcstackCOMMON                                           cstackCOMMON 0000
__Leeprom_data                                            eeprom_data  0000
__Lend_init                                               end_init     000A
__Lfunctab                                                functab      0000
__Linit                                                   init         000A
__Lintentry                                               intentry     0004
__Lmaintext                                               maintext     0000
__Lpowerup                                                powerup      0000
__Lram                                                    ram          0000
__Lreset_vec                                              reset_vec    0000
__Lsfr0                                                   sfr0         0000
__Lspace_0                                                (abs)        0000
__Lspace_1                                                (abs)        0000
__Lspace_2                                                (abs)        0000
__Lspace_3                                                (abs)        0000
__Lspace_4                                                (abs)        0000
__Lstack                                                  stack        0000
__Lstrings                                                strings      0000
__Ltext                                                   text         0000
__S0                                                      (abs)        00E3
__S1                                                      (abs)        0048
___int_sp                                                 stack        0000
___latbits                                                (abs)        0000
___sp                                                     stack        0000
___stackhi                                                (abs)        0000
___stacklo                                                (abs)        0000
__end_of_Button_Get_State                                 text15       00E3
__end_of_Button_ISR_Executables                           text17       003A
__end_of_Button_Init                                      text14       0081
__end_of_Button_Interrupt_Fired                           text18       00A8
__end_of_ISRs                                             text16       00C3
__end_of_PWM_Init                                         text13       009B
__end_of_PWM_Off                                          text12       00D7
__end_of_PWM_On_100_Percent_Duty_Cycle                    text11       00E1
__end_of_PWM_On_20_Percent_Duty_Cycle                     text10       00DF
__end_of_PWM_On_50_Percent_Duty_Cycle                     text9        00DD
__end_of_Sleep_Disable_ADC                                text8        00D2
__end_of_Sleep_Disable_FVR                                text7        00DB
__end_of_Sleep_Disable_Reference_Clock_Output             text6        00CD
__end_of_Sleep_Disable_Watchdog                           text5        00C8
__end_of_Sleep_Enable_Voltage_Regulator_In_Low_Power_Mode text4        00D9
__end_of_Sleep_Init                                       text1        00BB
__end_of_Sleep_Select_Internal_8MHz_Oscillator            text3        00B3
__end_of_Sleep_Unused_GPIO_Config                         text2        008E
__end_of__initialization                                  cinit        000C
__end_of_main                                             maintext     0060
__initialization                                          cinit        000B
__pbssBANK0                                               bssBANK0     0047
__pcstackBANK0                                            cstackBANK0  0040
__pcstackCOMMON                                           cstackCOMMON 0000
__pintentry                                               intentry     0004
__pmaintext                                               maintext     003A
__ptext1                                                  text1        00B3
__ptext10                                                 text10       00DD
__ptext11                                                 text11       00DF
__ptext12                                                 text12       00D2
__ptext13                                                 text13       008E
__ptext14                                                 text14       0060
__ptext15                                                 text15       00E1
__ptext16                                                 text16       00BB
__ptext17                                                 text17       000E
__ptext18                                                 text18       009B
__ptext2                                                  text2        0081
__ptext3                                                  text3        00A8
__ptext4                                                  text4        00D7
__ptext5                                                  text5        00C3
__ptext6                                                  text6        00C8
__ptext7                                                  text7        00D9
__ptext8                                                  text8        00CD
__ptext9                                                  text9        00DB
_main                                                     maintext     003A
btemp                                                     (abs)        007E
end_of_initialization                                     cinit        000C
interrupt_function                                        intentry     0004
intlevel0                                                 functab      0000
intlevel1                                                 functab      0000
intlevel2                                                 functab      0000
intlevel3                                                 functab      0000
intlevel4                                                 functab      0000
intlevel5                                                 functab      0000
reset_vec                                                 reset_vec    0000
saved_w                                                   (abs)        007E
start                                                     init         000A
start_initialization                                      cinit        000B
wtemp0                                                    (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
button.c
		_Button_Interrupt_Fired		CODE           	009B	0000	13
		_Button_ISR_Executables		CODE           	000E	0000	44
		_Button_Init   		CODE           	0060	0000	33
		_Button_Get_State		CODE           	00E1	0000	2

button.c estimated size: 92

sleep.c
		_Sleep_Disable_Watchdog		CODE           	00C3	0000	5
		_Sleep_Unused_GPIO_Config		CODE           	0081	0000	13
		_Sleep_Disable_Reference_Clock_Output		CODE           	00C8	0000	5
		_Sleep_Select_Internal_8MHz_Oscillator		CODE           	00A8	0000	11
		_Sleep_Init    		CODE           	00B3	0000	8
		_Sleep_Disable_ADC		CODE           	00CD	0000	5
		_Sleep_Enable_Voltage_Regulator_In_Low_Power_Mode		CODE           	00D7	0000	2
		_Sleep_Disable_FVR		CODE           	00D9	0000	2

sleep.c estimated size: 51

pwm.c
		_PWM_Off       		CODE           	00D2	0000	5
		_PWM_On_100_Percent_Duty_Cycle		CODE           	00DF	0000	2
		_PWM_On_20_Percent_Duty_Cycle		CODE           	00DD	0000	2
		_PWM_On_50_Percent_Duty_Cycle		CODE           	00DB	0000	2
		_PWM_Init      		CODE           	008E	0000	13

pwm.c estimated size: 24

shared
		__initialization		CODE           	000B	0000	1

shared estimated size: 1

main.c
		_ISRs          		CODE           	00BB	0000	8
		_main          		CODE           	003A	0000	38

main.c estimated size: 46

