<stg><name>ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1</name>


<trans_list>

<trans id="191" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx56"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_assign"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 11, i4 %r_assign

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %idx56

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
while.body.i:1 %r_assign_load = load i4 %r_assign

]]></Node>
<StgValue><ssdm name="r_assign_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
while.body.i:40 %icmp_ln197 = icmp_eq  i4 %r_assign_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:42 %br_ln197 = br i1 %icmp_ln197, void %while.body.i20.i.0, void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end.i:0 %add_ln193 = add i4 %r_assign_load, i4 15

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:1 %br_ln193 = br i1 %icmp_ln197, void %if.end.i.while.body.i_crit_edge, void %while.body.i38.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.while.body.i_crit_edge:0 %store_ln193 = store i4 %add_ln193, i4 %r_assign

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
while.body.i:0 %idx56_load = load i7 %idx56

]]></Node>
<StgValue><ssdm name="idx56_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i:39 %add_ln196 = add i7 %idx56_load, i7 8

]]></Node>
<StgValue><ssdm name="add_ln196"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.while.body.i_crit_edge:1 %store_ln193 = store i7 %add_ln196, i7 %idx56

]]></Node>
<StgValue><ssdm name="store_ln193"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.while.body.i_crit_edge:2 %br_ln193 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="49" st_id="5" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="50" st_id="6" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="51" st_id="7" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="52" st_id="8" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="53" st_id="9" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="54" st_id="10" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8">
<![CDATA[
while.body.i:36 %call_ln194 = call void @ClefiaF0Xor.125, i8 %fout, i8 %fin, i8 %con128, i7 %idx56_load, i8 %clefia_s0, i8 %clefia_s1

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.body.i:37 %or_ln195 = or i7 %idx56_load, i7 4

]]></Node>
<StgValue><ssdm name="or_ln195"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="57" st_id="12" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="58" st_id="13" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="59" st_id="14" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="60" st_id="15" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="61" st_id="16" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="62" st_id="17" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="63" st_id="18" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="64" st_id="19" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
while.body.i:38 %call_ln195 = call void @ClefiaF1Xor, i8 %fout, i8 %fin, i8 %con128, i7 %or_ln195, i8 %clefia_s1, i8 %clefia_s0

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="65" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:31 %fout_addr_76 = getelementptr i8 %fout, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fout_addr_76"/></StgValue>
</operation>

<operation id="66" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:33 %fout_addr_77 = getelementptr i8 %fout, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fout_addr_77"/></StgValue>
</operation>

<operation id="67" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:0 %fout_load = load i4 %fout_addr_77

]]></Node>
<StgValue><ssdm name="fout_load"/></StgValue>
</operation>

<operation id="68" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:2 %fout_load_63 = load i4 %fout_addr_76

]]></Node>
<StgValue><ssdm name="fout_load_63"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="69" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:27 %fout_addr_74 = getelementptr i8 %fout, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fout_addr_74"/></StgValue>
</operation>

<operation id="70" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:29 %fout_addr_75 = getelementptr i8 %fout, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fout_addr_75"/></StgValue>
</operation>

<operation id="71" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:30 %fin_addr_76 = getelementptr i8 %fin, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fin_addr_76"/></StgValue>
</operation>

<operation id="72" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:32 %fin_addr_77 = getelementptr i8 %fin, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fin_addr_77"/></StgValue>
</operation>

<operation id="73" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:0 %fout_load = load i4 %fout_addr_77

]]></Node>
<StgValue><ssdm name="fout_load"/></StgValue>
</operation>

<operation id="74" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:1 %store_ln117 = store i8 %fout_load, i4 %fin_addr_77

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="75" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:2 %fout_load_63 = load i4 %fout_addr_76

]]></Node>
<StgValue><ssdm name="fout_load_63"/></StgValue>
</operation>

<operation id="76" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:3 %store_ln117 = store i8 %fout_load_63, i4 %fin_addr_76

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="77" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:4 %fout_load_64 = load i4 %fout_addr_75

]]></Node>
<StgValue><ssdm name="fout_load_64"/></StgValue>
</operation>

<operation id="78" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:6 %fout_load_65 = load i4 %fout_addr_74

]]></Node>
<StgValue><ssdm name="fout_load_65"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="79" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:23 %fout_addr_72 = getelementptr i8 %fout, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fout_addr_72"/></StgValue>
</operation>

<operation id="80" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:25 %fout_addr_73 = getelementptr i8 %fout, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fout_addr_73"/></StgValue>
</operation>

<operation id="81" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:26 %fin_addr_74 = getelementptr i8 %fin, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fin_addr_74"/></StgValue>
</operation>

<operation id="82" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:28 %fin_addr_75 = getelementptr i8 %fin, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fin_addr_75"/></StgValue>
</operation>

<operation id="83" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:4 %fout_load_64 = load i4 %fout_addr_75

]]></Node>
<StgValue><ssdm name="fout_load_64"/></StgValue>
</operation>

<operation id="84" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:5 %store_ln117 = store i8 %fout_load_64, i4 %fin_addr_75

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="85" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:6 %fout_load_65 = load i4 %fout_addr_74

]]></Node>
<StgValue><ssdm name="fout_load_65"/></StgValue>
</operation>

<operation id="86" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:7 %store_ln117 = store i8 %fout_load_65, i4 %fin_addr_74

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="87" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:8 %fout_load_66 = load i4 %fout_addr_73

]]></Node>
<StgValue><ssdm name="fout_load_66"/></StgValue>
</operation>

<operation id="88" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:10 %fout_load_67 = load i4 %fout_addr_72

]]></Node>
<StgValue><ssdm name="fout_load_67"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="89" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:19 %fout_addr_70 = getelementptr i8 %fout, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fout_addr_70"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:21 %fout_addr_71 = getelementptr i8 %fout, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fout_addr_71"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:22 %fin_addr_72 = getelementptr i8 %fin, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="fin_addr_72"/></StgValue>
</operation>

<operation id="92" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:24 %fin_addr_73 = getelementptr i8 %fin, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="fin_addr_73"/></StgValue>
</operation>

<operation id="93" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:8 %fout_load_66 = load i4 %fout_addr_73

]]></Node>
<StgValue><ssdm name="fout_load_66"/></StgValue>
</operation>

<operation id="94" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:9 %store_ln117 = store i8 %fout_load_66, i4 %fin_addr_73

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="95" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:10 %fout_load_67 = load i4 %fout_addr_72

]]></Node>
<StgValue><ssdm name="fout_load_67"/></StgValue>
</operation>

<operation id="96" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:11 %store_ln117 = store i8 %fout_load_67, i4 %fin_addr_72

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="97" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:12 %fout_load_68 = load i4 %fout_addr_71

]]></Node>
<StgValue><ssdm name="fout_load_68"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:14 %fout_load_69 = load i4 %fout_addr_70

]]></Node>
<StgValue><ssdm name="fout_load_69"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="99" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:15 %fout_addr_68 = getelementptr i8 %fout, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fout_addr_68"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:17 %fout_addr_69 = getelementptr i8 %fout, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fout_addr_69"/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:18 %fin_addr_70 = getelementptr i8 %fin, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="fin_addr_70"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:20 %fin_addr_71 = getelementptr i8 %fin, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="fin_addr_71"/></StgValue>
</operation>

<operation id="103" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:12 %fout_load_68 = load i4 %fout_addr_71

]]></Node>
<StgValue><ssdm name="fout_load_68"/></StgValue>
</operation>

<operation id="104" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:13 %store_ln117 = store i8 %fout_load_68, i4 %fin_addr_71

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="105" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:14 %fout_load_69 = load i4 %fout_addr_70

]]></Node>
<StgValue><ssdm name="fout_load_69"/></StgValue>
</operation>

<operation id="106" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:15 %store_ln117 = store i8 %fout_load_69, i4 %fin_addr_70

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="107" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:16 %fout_load_70 = load i4 %fout_addr_69

]]></Node>
<StgValue><ssdm name="fout_load_70"/></StgValue>
</operation>

<operation id="108" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:18 %fout_load_71 = load i4 %fout_addr_68

]]></Node>
<StgValue><ssdm name="fout_load_71"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:11 %fout_addr_66 = getelementptr i8 %fout, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fout_addr_66"/></StgValue>
</operation>

<operation id="110" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:13 %fout_addr_67 = getelementptr i8 %fout, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fout_addr_67"/></StgValue>
</operation>

<operation id="111" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:14 %fin_addr_68 = getelementptr i8 %fin, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="fin_addr_68"/></StgValue>
</operation>

<operation id="112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:16 %fin_addr_69 = getelementptr i8 %fin, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="fin_addr_69"/></StgValue>
</operation>

<operation id="113" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:16 %fout_load_70 = load i4 %fout_addr_69

]]></Node>
<StgValue><ssdm name="fout_load_70"/></StgValue>
</operation>

<operation id="114" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:17 %store_ln117 = store i8 %fout_load_70, i4 %fin_addr_69

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="115" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:18 %fout_load_71 = load i4 %fout_addr_68

]]></Node>
<StgValue><ssdm name="fout_load_71"/></StgValue>
</operation>

<operation id="116" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:19 %store_ln117 = store i8 %fout_load_71, i4 %fin_addr_68

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="117" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:20 %fout_load_72 = load i4 %fout_addr_67

]]></Node>
<StgValue><ssdm name="fout_load_72"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:22 %fout_load_73 = load i4 %fout_addr_66

]]></Node>
<StgValue><ssdm name="fout_load_73"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:7 %fout_addr_64 = getelementptr i8 %fout, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="fout_addr_64"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:9 %fout_addr_65 = getelementptr i8 %fout, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fout_addr_65"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:10 %fin_addr_66 = getelementptr i8 %fin, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="fin_addr_66"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:12 %fin_addr_67 = getelementptr i8 %fin, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="fin_addr_67"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:20 %fout_load_72 = load i4 %fout_addr_67

]]></Node>
<StgValue><ssdm name="fout_load_72"/></StgValue>
</operation>

<operation id="124" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:21 %store_ln117 = store i8 %fout_load_72, i4 %fin_addr_67

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="125" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:22 %fout_load_73 = load i4 %fout_addr_66

]]></Node>
<StgValue><ssdm name="fout_load_73"/></StgValue>
</operation>

<operation id="126" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:23 %store_ln117 = store i8 %fout_load_73, i4 %fin_addr_66

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="127" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:24 %fout_load_74 = load i4 %fout_addr_65

]]></Node>
<StgValue><ssdm name="fout_load_74"/></StgValue>
</operation>

<operation id="128" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:26 %fout_load_75 = load i4 %fout_addr_64

]]></Node>
<StgValue><ssdm name="fout_load_75"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:3 %fout_addr = getelementptr i8 %fout, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="fout_addr"/></StgValue>
</operation>

<operation id="130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:5 %fout_addr_63 = getelementptr i8 %fout, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="fout_addr_63"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:6 %fin_addr_64 = getelementptr i8 %fin, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="fin_addr_64"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:8 %fin_addr_65 = getelementptr i8 %fin, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="fin_addr_65"/></StgValue>
</operation>

<operation id="133" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:24 %fout_load_74 = load i4 %fout_addr_65

]]></Node>
<StgValue><ssdm name="fout_load_74"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:25 %store_ln117 = store i8 %fout_load_74, i4 %fin_addr_65

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="135" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:26 %fout_load_75 = load i4 %fout_addr_64

]]></Node>
<StgValue><ssdm name="fout_load_75"/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:27 %store_ln117 = store i8 %fout_load_75, i4 %fin_addr_64

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:28 %fout_load_76 = load i4 %fout_addr_63

]]></Node>
<StgValue><ssdm name="fout_load_76"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:30 %fout_load_77 = load i4 %fout_addr

]]></Node>
<StgValue><ssdm name="fout_load_77"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:2 %fin_addr = getelementptr i8 %fin, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="fin_addr"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:4 %fin_addr_63 = getelementptr i8 %fin, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="fin_addr_63"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i:34 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:35 %specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln188"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:41 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:28 %fout_load_76 = load i4 %fout_addr_63

]]></Node>
<StgValue><ssdm name="fout_load_76"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:29 %store_ln117 = store i8 %fout_load_76, i4 %fin_addr_63

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i20.i.0:30 %fout_load_77 = load i4 %fout_addr

]]></Node>
<StgValue><ssdm name="fout_load_77"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i20.i.0:31 %store_ln117 = store i8 %fout_load_77, i4 %fin_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
while.body.i20.i.0:32 %br_ln0 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="149" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
while.body.i38.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
