5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (multi_exp1.vcd) 2 -o (multi_exp1.cdd) 2 -v (multi_exp1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 multi_exp1.v 1 19 1 
2 1 5 5 5 140014 0 1 1000 0 0 1 1 d
2 2 5 5 5 f000f 0 1 1000 0 0 1 1 c
2 3 5 5 5 a000a 0 1 1000 0 0 1 1 b
2 4 5 5 5 a000f 0 8 1000 2 3 1 18 0 1 0 0 0 0
2 5 5 5 5 a0014 0 8 1000 1 4 1 18 0 1 0 0 0 0
2 6 5 5 5 50006 0 1 1410 0 0 1 1 a0
2 7 5 5 5 50014 1 36 2 5 6
2 8 6 6 6 140014 0 1 1000 0 0 1 1 d
2 9 6 6 6 f000f 0 1 1000 0 0 1 1 c
2 10 6 6 6 a000a 0 1 1000 0 0 1 1 b
2 11 6 6 6 a000f 0 18 1000 9 10 1 18 0 1 0 0 0 0
2 12 6 6 6 a0014 0 18 1000 8 11 1 18 0 1 0 0 0 0
2 13 6 6 6 50006 0 1 1410 0 0 1 1 a1
2 14 6 6 6 50014 1 36 2 12 13
2 15 7 7 7 140014 0 1 1000 0 0 1 1 g
2 16 7 7 7 f000f 0 1 1000 0 0 1 1 f
2 17 7 7 7 a000a 0 1 1000 0 0 1 1 e
2 18 7 7 7 a000f 0 9 1000 16 17 1 18 0 1 0 0 0 0
2 19 7 7 7 a0014 0 9 1000 15 18 1 18 0 1 0 0 0 0
2 20 7 7 7 50006 0 1 1410 0 0 1 1 a2
2 21 7 7 7 50014 1 36 2 19 20
2 22 8 8 8 140014 0 1 1000 0 0 1 1 g
2 23 8 8 8 f000f 0 1 1000 0 0 1 1 f
2 24 8 8 8 a000a 0 1 1000 0 0 1 1 e
2 25 8 8 8 a000f 0 17 1000 23 24 1 18 0 1 0 0 0 0
2 26 8 8 8 a0014 0 17 1000 22 25 1 18 0 1 0 0 0 0
2 27 8 8 8 50006 0 1 1410 0 0 1 1 a3
2 28 8 8 8 50014 1 36 2 26 27
1 b 1 3 70005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 3 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 3 3 7000b 1 0 0 0 1 17 0 1 0 0 0 0
1 e 4 3 7000e 1 0 0 0 1 17 0 1 0 0 0 0
1 f 5 3 70011 1 0 0 0 1 17 0 1 0 0 0 0
1 g 6 3 70014 1 0 0 0 1 17 0 1 0 0 0 0
1 a0 7 5 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 a1 8 6 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 a2 9 7 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 a3 10 8 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 7 f 7 7 7
4 14 f 14 14 14
4 21 f 21 21 21
4 28 f 28 28 28
3 1 main.u$0 "main.u$0" 0 multi_exp1.v 10 17 1 
