# DSP by FPGA with Scilab filter designer
Cmod A7 driven ADC10065 & MAX5183. 10-bits 50 Msps Analog/Digital Processor. Input 1ch, Output 4ch. Including Delta-Sigma ADC&DAC.<br>
Related book (Japanese) is available from ...<br>
\scilab: scilab dsp design scripts<br>
\hdl: hdl codes<br>
\bit: generated bit files<br>
\ltspice: LTSpice simulation files<br>
![IMG_7789](https://github.com/user-attachments/assets/5958dee9-a03b-40e0-a3f0-b6e8346e6467)
<img width="1092" height="666" alt="image" src="https://github.com/user-attachments/assets/e123d647-884e-49ef-b354-f854d644b2e5" />
