                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.cs08
                              6 	.module _divulonglong
                              7 	.optsdcc -ms08
                              8 	
                              9 	.area HOME    (CODE)
                             10 	.area GSINIT0 (CODE)
                             11 	.area GSINIT  (CODE)
                             12 	.area GSFINAL (CODE)
                             13 	.area CSEG    (CODE)
                             14 	.area XINIT   (CODE)
                             15 	.area CONST   (CODE)
                             16 	.area DSEG    (PAG)
                             17 	.area OSEG    (PAG, OVR)
                             18 	.area XSEG
                             19 	.area XISEG
                             20 ;--------------------------------------------------------
                             21 ; Public variables in this module
                             22 ;--------------------------------------------------------
                             23 	.globl __divulonglong_PARM_2
                             24 	.globl __divulonglong_PARM_1
                             25 	.globl __divulonglong
                             26 ;--------------------------------------------------------
                             27 ; ram data
                             28 ;--------------------------------------------------------
                             29 	.area DSEG    (PAG)
   0000                      30 __divulonglong_sloc0_1_0:
   0000                      31 	.ds 1
                             32 ;--------------------------------------------------------
                             33 ; overlayable items in ram
                             34 ;--------------------------------------------------------
                             35 ;--------------------------------------------------------
                             36 ; absolute ram data
                             37 ;--------------------------------------------------------
                             38 	.area IABS    (ABS)
                             39 	.area IABS    (ABS)
                             40 ;--------------------------------------------------------
                             41 ; absolute external ram data
                             42 ;--------------------------------------------------------
                             43 	.area XABS    (ABS)
                             44 ;--------------------------------------------------------
                             45 ; initialized external ram data
                             46 ;--------------------------------------------------------
                             47 	.area XISEG
                             48 ;--------------------------------------------------------
                             49 ; extended address mode data
                             50 ;--------------------------------------------------------
                             51 	.area XSEG
   0000                      52 __divulonglong_PARM_1:
   0000                      53 	.ds 8
   0008                      54 __divulonglong_PARM_2:
   0008                      55 	.ds 8
   0010                      56 __divulonglong_reste_65536_2:
   0010                      57 	.ds 8
                             58 ;--------------------------------------------------------
                             59 ; global & static initialisations
                             60 ;--------------------------------------------------------
                             61 	.area HOME    (CODE)
                             62 	.area GSINIT  (CODE)
                             63 	.area GSFINAL (CODE)
                             64 	.area GSINIT  (CODE)
                             65 ;--------------------------------------------------------
                             66 ; Home
                             67 ;--------------------------------------------------------
                             68 	.area HOME    (CODE)
                             69 	.area HOME    (CODE)
                             70 ;--------------------------------------------------------
                             71 ; code
                             72 ;--------------------------------------------------------
                             73 	.area CSEG    (CODE)
                             74 ;------------------------------------------------------------
                             75 ;Allocation info for local variables in function '_divulonglong'
                             76 ;------------------------------------------------------------
                             77 ;sloc0                     Allocated with name '__divulonglong_sloc0_1_0'
                             78 ;x                         Allocated with name '__divulonglong_PARM_1'
                             79 ;y                         Allocated with name '__divulonglong_PARM_2'
                             80 ;reste                     Allocated with name '__divulonglong_reste_65536_2'
                             81 ;count                     Allocated to registers 
                             82 ;c                         Allocated to registers a 
                             83 ;------------------------------------------------------------
                             84 ;../_divulonglong.c:43: _divulonglong (unsigned long long x, unsigned long long y) __SDCC_NONBANKED
                             85 ;	-----------------------------------------
                             86 ;	 function _divulonglong
                             87 ;	-----------------------------------------
                             88 ;	Register assignment is optimal.
                             89 ;	Stack space usage: 0 bytes.
   0000                      90 __divulonglong:
                             91 ;../_divulonglong.c:45: unsigned long long reste = 0L;
   0000 8C            [ 1]   92 	clrh
   0001 5F            [ 1]   93 	clrx
   0002 96r00r10      [ 5]   94 	sthx	__divulonglong_reste_65536_2
   0005 96r00r12      [ 5]   95 	sthx	(__divulonglong_reste_65536_2 + 2)
   0008 96r00r14      [ 5]   96 	sthx	(__divulonglong_reste_65536_2 + 4)
   000B 96r00r16      [ 5]   97 	sthx	(__divulonglong_reste_65536_2 + 6)
                             98 ;../_divulonglong.c:49: do
   000E 6E 40*00      [ 4]   99 	mov	#0x40,*__divulonglong_sloc0_1_0
   0011                     100 00105$:
                            101 ;../_divulonglong.c:52: c = MSB_SET(x);
   0011 C6r00r00      [ 4]  102 	lda	__divulonglong_PARM_1
   0014 49            [ 1]  103 	rola
   0015 4F            [ 1]  104 	clra
   0016 49            [ 1]  105 	rola
                            106 ;../_divulonglong.c:53: x <<= 1;
   0017 32r00r00      [ 5]  107 	ldhx	__divulonglong_PARM_1
   001A 96r00r00      [ 5]  108 	sthx	__rlulonglong_PARM_1
   001D 32r00r02      [ 5]  109 	ldhx	(__divulonglong_PARM_1 + 2)
   0020 96r00r02      [ 5]  110 	sthx	(__rlulonglong_PARM_1 + 2)
   0023 32r00r04      [ 5]  111 	ldhx	(__divulonglong_PARM_1 + 4)
   0026 96r00r04      [ 5]  112 	sthx	(__rlulonglong_PARM_1 + 4)
   0029 32r00r06      [ 5]  113 	ldhx	(__divulonglong_PARM_1 + 6)
   002C 96r00r06      [ 5]  114 	sthx	(__rlulonglong_PARM_1 + 6)
   002F AE 01         [ 2]  115 	ldx	#0x01
   0031 CFr00r00      [ 4]  116 	stx	__rlulonglong_PARM_2
   0034 87            [ 2]  117 	psha
   0035 CDr00r00      [ 6]  118 	jsr	__rlulonglong
   0038 C7r00r07      [ 4]  119 	sta	(__divulonglong_PARM_1 + 7)
   003B CFr00r06      [ 4]  120 	stx	(__divulonglong_PARM_1 + 6)
   003E B6*00         [ 3]  121 	lda	*___SDCC_hc08_ret2
   0040 C7r00r05      [ 4]  122 	sta	(__divulonglong_PARM_1 + 5)
   0043 B6*00         [ 3]  123 	lda	*___SDCC_hc08_ret3
   0045 C7r00r04      [ 4]  124 	sta	(__divulonglong_PARM_1 + 4)
   0048 B6*00         [ 3]  125 	lda	*___SDCC_hc08_ret4
   004A C7r00r03      [ 4]  126 	sta	(__divulonglong_PARM_1 + 3)
   004D B6*00         [ 3]  127 	lda	*___SDCC_hc08_ret5
   004F C7r00r02      [ 4]  128 	sta	(__divulonglong_PARM_1 + 2)
   0052 B6*00         [ 3]  129 	lda	*___SDCC_hc08_ret6
   0054 C7r00r01      [ 4]  130 	sta	(__divulonglong_PARM_1 + 1)
   0057 B6*00         [ 3]  131 	lda	*___SDCC_hc08_ret7
   0059 C7r00r00      [ 4]  132 	sta	__divulonglong_PARM_1
   005C 86            [ 3]  133 	pula
                            134 ;../_divulonglong.c:54: reste <<= 1;
   005D 32r00r10      [ 5]  135 	ldhx	__divulonglong_reste_65536_2
   0060 96r00r00      [ 5]  136 	sthx	__rlulonglong_PARM_1
   0063 32r00r12      [ 5]  137 	ldhx	(__divulonglong_reste_65536_2 + 2)
   0066 96r00r02      [ 5]  138 	sthx	(__rlulonglong_PARM_1 + 2)
   0069 32r00r14      [ 5]  139 	ldhx	(__divulonglong_reste_65536_2 + 4)
   006C 96r00r04      [ 5]  140 	sthx	(__rlulonglong_PARM_1 + 4)
   006F 32r00r16      [ 5]  141 	ldhx	(__divulonglong_reste_65536_2 + 6)
   0072 96r00r06      [ 5]  142 	sthx	(__rlulonglong_PARM_1 + 6)
   0075 AE 01         [ 2]  143 	ldx	#0x01
   0077 CFr00r00      [ 4]  144 	stx	__rlulonglong_PARM_2
   007A 87            [ 2]  145 	psha
   007B CDr00r00      [ 6]  146 	jsr	__rlulonglong
   007E C7r00r17      [ 4]  147 	sta	(__divulonglong_reste_65536_2 + 7)
   0081 CFr00r16      [ 4]  148 	stx	(__divulonglong_reste_65536_2 + 6)
   0084 B6*00         [ 3]  149 	lda	*___SDCC_hc08_ret2
   0086 C7r00r15      [ 4]  150 	sta	(__divulonglong_reste_65536_2 + 5)
   0089 B6*00         [ 3]  151 	lda	*___SDCC_hc08_ret3
   008B C7r00r14      [ 4]  152 	sta	(__divulonglong_reste_65536_2 + 4)
   008E B6*00         [ 3]  153 	lda	*___SDCC_hc08_ret4
   0090 C7r00r13      [ 4]  154 	sta	(__divulonglong_reste_65536_2 + 3)
   0093 B6*00         [ 3]  155 	lda	*___SDCC_hc08_ret5
   0095 C7r00r12      [ 4]  156 	sta	(__divulonglong_reste_65536_2 + 2)
   0098 B6*00         [ 3]  157 	lda	*___SDCC_hc08_ret6
   009A C7r00r11      [ 4]  158 	sta	(__divulonglong_reste_65536_2 + 1)
   009D B6*00         [ 3]  159 	lda	*___SDCC_hc08_ret7
   009F C7r00r10      [ 4]  160 	sta	__divulonglong_reste_65536_2
   00A2 86            [ 3]  161 	pula
                            162 ;../_divulonglong.c:55: if (c)
   00A3 4D            [ 1]  163 	tsta
   00A4 27 08         [ 3]  164 	beq	00102$
                            165 ;../_divulonglong.c:56: reste |= 1L;
   00A6 C6r00r17      [ 4]  166 	lda	(__divulonglong_reste_65536_2 + 7)
   00A9 AA 01         [ 2]  167 	ora	#0x01
   00AB C7r00r17      [ 4]  168 	sta	(__divulonglong_reste_65536_2 + 7)
   00AE                     169 00102$:
                            170 ;../_divulonglong.c:58: if (reste >= y)
   00AE C6r00r17      [ 4]  171 	lda	(__divulonglong_reste_65536_2 + 7)
   00B1 C0r00r0F      [ 4]  172 	sub	(__divulonglong_PARM_2 + 7)
   00B4 C6r00r16      [ 4]  173 	lda	(__divulonglong_reste_65536_2 + 6)
   00B7 C2r00r0E      [ 4]  174 	sbc	(__divulonglong_PARM_2 + 6)
   00BA C6r00r15      [ 4]  175 	lda	(__divulonglong_reste_65536_2 + 5)
   00BD C2r00r0D      [ 4]  176 	sbc	(__divulonglong_PARM_2 + 5)
   00C0 C6r00r14      [ 4]  177 	lda	(__divulonglong_reste_65536_2 + 4)
   00C3 C2r00r0C      [ 4]  178 	sbc	(__divulonglong_PARM_2 + 4)
   00C6 C6r00r13      [ 4]  179 	lda	(__divulonglong_reste_65536_2 + 3)
   00C9 C2r00r0B      [ 4]  180 	sbc	(__divulonglong_PARM_2 + 3)
   00CC C6r00r12      [ 4]  181 	lda	(__divulonglong_reste_65536_2 + 2)
   00CF C2r00r0A      [ 4]  182 	sbc	(__divulonglong_PARM_2 + 2)
   00D2 C6r00r11      [ 4]  183 	lda	(__divulonglong_reste_65536_2 + 1)
   00D5 C2r00r09      [ 4]  184 	sbc	(__divulonglong_PARM_2 + 1)
   00D8 C6r00r10      [ 4]  185 	lda	__divulonglong_reste_65536_2
   00DB C2r00r08      [ 4]  186 	sbc	__divulonglong_PARM_2
   00DE 25 41         [ 3]  187 	bcs	00106$
                            188 ;../_divulonglong.c:60: reste -= y;
   00E0 45r00r10      [ 3]  189 	ldhx	#__divulonglong_reste_65536_2
   00E3 E6 07         [ 3]  190 	lda	7,x
   00E5 C0r00r0F      [ 4]  191 	sub	(__divulonglong_PARM_2 + 7)
   00E8 E7 07         [ 3]  192 	sta	7,x
   00EA E6 06         [ 3]  193 	lda	6,x
   00EC C2r00r0E      [ 4]  194 	sbc	(__divulonglong_PARM_2 + 6)
   00EF E7 06         [ 3]  195 	sta	6,x
   00F1 E6 05         [ 3]  196 	lda	5,x
   00F3 C2r00r0D      [ 4]  197 	sbc	(__divulonglong_PARM_2 + 5)
   00F6 E7 05         [ 3]  198 	sta	5,x
   00F8 E6 04         [ 3]  199 	lda	4,x
   00FA C2r00r0C      [ 4]  200 	sbc	(__divulonglong_PARM_2 + 4)
   00FD E7 04         [ 3]  201 	sta	4,x
   00FF E6 03         [ 3]  202 	lda	3,x
   0101 C2r00r0B      [ 4]  203 	sbc	(__divulonglong_PARM_2 + 3)
   0104 E7 03         [ 3]  204 	sta	3,x
   0106 E6 02         [ 3]  205 	lda	2,x
   0108 C2r00r0A      [ 4]  206 	sbc	(__divulonglong_PARM_2 + 2)
   010B E7 02         [ 3]  207 	sta	2,x
   010D E6 01         [ 3]  208 	lda	1,x
   010F C2r00r09      [ 4]  209 	sbc	(__divulonglong_PARM_2 + 1)
   0112 E7 01         [ 3]  210 	sta	1,x
   0114 F6            [ 3]  211 	lda	,x
   0115 C2r00r08      [ 4]  212 	sbc	__divulonglong_PARM_2
   0118 F7            [ 2]  213 	sta	,x
                            214 ;../_divulonglong.c:62: x |= 1L;
   0119 C6r00r07      [ 4]  215 	lda	(__divulonglong_PARM_1 + 7)
   011C AA 01         [ 2]  216 	ora	#0x01
   011E C7r00r07      [ 4]  217 	sta	(__divulonglong_PARM_1 + 7)
   0121                     218 00106$:
                            219 ;../_divulonglong.c:65: while (--count);
   0121 3A*00         [ 5]  220 	dec	*__divulonglong_sloc0_1_0
   0123 3D*00         [ 4]  221 	tst	*__divulonglong_sloc0_1_0
   0125 27 03         [ 3]  222 	beq	00133$
   0127 CCr00r11      [ 4]  223 	jmp	00105$
   012A                     224 00133$:
                            225 ;../_divulonglong.c:66: return x;
   012A C6r00r00      [ 4]  226 	lda	__divulonglong_PARM_1
   012D B7*00         [ 3]  227 	sta	*___SDCC_hc08_ret7
   012F C6r00r01      [ 4]  228 	lda	(__divulonglong_PARM_1 + 1)
   0132 B7*00         [ 3]  229 	sta	*___SDCC_hc08_ret6
   0134 C6r00r02      [ 4]  230 	lda	(__divulonglong_PARM_1 + 2)
   0137 B7*00         [ 3]  231 	sta	*___SDCC_hc08_ret5
   0139 C6r00r03      [ 4]  232 	lda	(__divulonglong_PARM_1 + 3)
   013C B7*00         [ 3]  233 	sta	*___SDCC_hc08_ret4
   013E C6r00r04      [ 4]  234 	lda	(__divulonglong_PARM_1 + 4)
   0141 B7*00         [ 3]  235 	sta	*___SDCC_hc08_ret3
   0143 C6r00r05      [ 4]  236 	lda	(__divulonglong_PARM_1 + 5)
   0146 B7*00         [ 3]  237 	sta	*___SDCC_hc08_ret2
   0148 CEr00r06      [ 4]  238 	ldx	(__divulonglong_PARM_1 + 6)
   014B C6r00r07      [ 4]  239 	lda	(__divulonglong_PARM_1 + 7)
                            240 ;../_divulonglong.c:67: }
   014E 81            [ 6]  241 	rts
                            242 	.area CSEG    (CODE)
                            243 	.area CONST   (CODE)
                            244 	.area XINIT   (CODE)
                            245 	.area CABS    (ABS,CODE)
