<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="COMPARE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="COMPARE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="COMPARE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DATAPATH.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DATAPATH.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DATAPATH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAPATH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DECSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IFSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MEMSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSTAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX32_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX4_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROC_SC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROC_SC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PROC_SC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROC_SC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROC_SC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="REG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RF.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ADD_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ADD_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DATAPATH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_DATAPATH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_DATAPATH_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DATAPATH_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_DECODER_5to32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DECODER_5to32_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_DECSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_DECSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_EXSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_EXSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_IFSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_IFSTAGE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_MEMSTAGE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_MEMSTAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_PROC_SC_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_PROC_SC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_PROC_SC_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_PROC_SC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_RF_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SUB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SUB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653060710" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1653060710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653288978" xil_pn:in_ck="-7542251040359581165" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1653288978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ADDER_IF.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="COMPARE.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DECODER_5to32.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="DEX_EX_REGISTER.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="EX_MEM_REGISTER.vhd"/>
      <outfile xil_pn:name="FORWARD_UNIT.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_DEC_REGISTER.vhd"/>
      <outfile xil_pn:name="INCREMENTOR.vhd"/>
      <outfile xil_pn:name="Immed_calculator.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEM_WB_REGISTER.vhd"/>
      <outfile xil_pn:name="MUX2_1.vhd"/>
      <outfile xil_pn:name="MUX32.vhd"/>
      <outfile xil_pn:name="MUX4_1.vhd"/>
      <outfile xil_pn:name="PROC_SC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_PC.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="STALL_UNIT.vhd"/>
      <outfile xil_pn:name="SUB.vhd"/>
      <outfile xil_pn:name="mux_instr.vhd"/>
      <outfile xil_pn:name="myDataTypes.vhd"/>
      <outfile xil_pn:name="test_ADD.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_DATAPATH.vhd"/>
      <outfile xil_pn:name="test_DECODER_5to32.vhd"/>
      <outfile xil_pn:name="test_DECSTAGE.vhd"/>
      <outfile xil_pn:name="test_EXSTAGE.vhd"/>
      <outfile xil_pn:name="test_IFSTAGE.vhd"/>
      <outfile xil_pn:name="test_MEMSTAGE.vhd"/>
      <outfile xil_pn:name="test_PROC_SC.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_SUB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653060739" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4090663746018797794" xil_pn:start_ts="1653060739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653060739" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7681526158171903306" xil_pn:start_ts="1653060739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653060710" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7168011548674319540" xil_pn:start_ts="1653060710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653288978" xil_pn:in_ck="-7542251040359581165" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1653288978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD.vhd"/>
      <outfile xil_pn:name="ADDER_IF.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="COMPARE.vhd"/>
      <outfile xil_pn:name="CONTROL.vhd"/>
      <outfile xil_pn:name="DATAPATH.vhd"/>
      <outfile xil_pn:name="DECODER_5to32.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="DEX_EX_REGISTER.vhd"/>
      <outfile xil_pn:name="EXSTAGE.vhd"/>
      <outfile xil_pn:name="EX_MEM_REGISTER.vhd"/>
      <outfile xil_pn:name="FORWARD_UNIT.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_DEC_REGISTER.vhd"/>
      <outfile xil_pn:name="INCREMENTOR.vhd"/>
      <outfile xil_pn:name="Immed_calculator.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEM_WB_REGISTER.vhd"/>
      <outfile xil_pn:name="MUX2_1.vhd"/>
      <outfile xil_pn:name="MUX32.vhd"/>
      <outfile xil_pn:name="MUX4_1.vhd"/>
      <outfile xil_pn:name="PROC_SC.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="REG.vhd"/>
      <outfile xil_pn:name="REG_PC.vhd"/>
      <outfile xil_pn:name="RF.vhd"/>
      <outfile xil_pn:name="STALL_UNIT.vhd"/>
      <outfile xil_pn:name="SUB.vhd"/>
      <outfile xil_pn:name="mux_instr.vhd"/>
      <outfile xil_pn:name="myDataTypes.vhd"/>
      <outfile xil_pn:name="test_ADD.vhd"/>
      <outfile xil_pn:name="test_ALU.vhd"/>
      <outfile xil_pn:name="test_DATAPATH.vhd"/>
      <outfile xil_pn:name="test_DECODER_5to32.vhd"/>
      <outfile xil_pn:name="test_DECSTAGE.vhd"/>
      <outfile xil_pn:name="test_EXSTAGE.vhd"/>
      <outfile xil_pn:name="test_IFSTAGE.vhd"/>
      <outfile xil_pn:name="test_MEMSTAGE.vhd"/>
      <outfile xil_pn:name="test_PROC_SC.vhd"/>
      <outfile xil_pn:name="test_RF.vhd"/>
      <outfile xil_pn:name="test_SUB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1653288981" xil_pn:in_ck="-7542251040359581165" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4737385268611168813" xil_pn:start_ts="1653288978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_PROC_SC_beh.prj"/>
      <outfile xil_pn:name="test_PROC_SC_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1653289222" xil_pn:in_ck="-4233533144559050072" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6176003155858817178" xil_pn:start_ts="1653289222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_PROC_SC_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
