AArch64 WW+RR+WF+cachesync+ctrlisb+dmb.sy
"CacheSyncdWW Rfe DpCtrlIsbdR Fre DMB.SYdWR Fife"
Cycle=Rfe DpCtrlIsbdR Fre DMB.SYdWR Fife CacheSyncdWW
Relax=Fife
Safe=Rfe Fre DMB.SYdWR CacheSyncdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fr Fif
Orig=CacheSyncdWW Rfe DpCtrlIsbdR Fre DMB.SYdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself03; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X3=y;
2:X0=0x1; 2:X1=y;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | STR W0,[X1] ;
 DC CVAU,X1  | CBNZ W0,LC00 | DMB SY      ;
 DSB ISH     | LC00:        | Lself03:    ;
 IC IVAU,X1  | ISB          | B L01       ;
 DSB ISH     | LDR W2,[X3]  | MOV W2,#2   ;
 STR W2,[X3] |              | B L02       ;
             |              | L01:        ;
             |              | MOV W2,#1   ;
             |              | L02:        ;
exists
(1:X0=0x1 /\ 1:X2=0x0 /\ 2:X2=0x1)
