
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/korn/xilinx/test-vga/pa.fromNetlist.tcl
# create_project -name test-vga -dir "/home/korn/xilinx/test-vga/planAhead_run_3" -part xc6slx9tqg144-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/korn/xilinx/test-vga/verilog.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/korn/xilinx/test-vga} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "verilog.ucf" [current_fileset -constrset]
Adding file '/home/korn/xilinx/test-vga/verilog.ucf' to fileset 'constrs_1'
# add_files [list {verilog.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design verilog.ngc ...
WARNING:NetListWriters:298 - No output is written to verilog.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file verilog.edif ...
ngc2edif: Total memory usage is 91608 kilobytes

Parsing EDIF File [./planAhead_run_3/test-vga.data/cache/verilog_ngc_28202dfb.edif]
Finished Parsing EDIF File [./planAhead_run_3/test-vga.data/cache/verilog_ngc_28202dfb.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/korn/xilinx/test-vga/verilog.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'vga_R' [/home/korn/xilinx/test-vga/verilog.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'vga_G' [/home/korn/xilinx/test-vga/verilog.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'vga_B' [/home/korn/xilinx/test-vga/verilog.ucf:9]
Finished Parsing UCF File [/home/korn/xilinx/test-vga/verilog.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: a7a9023e
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2909.676 ; gain = 170.609
startgroup
set_property package_pin P24 [get_ports {vga_R[3]}]
endgroup
startgroup
set_property package_pin P24 [get_ports {vga_R[3]}]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Nov 11 03:28:22 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
