
- Global:
    Print    :  true

- Library:
    Name     :  pipework
    Format   :  "add_vhdl_file sources_1 #{library_name} #{file_name}"
    PathList :  ["../../../PipeWork/src/"]

- Library:
    Name     :  dummy_plug
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    Exclude  :  ["../../../Dummy_Plug/src/main/vhdl/core/sync_alt.vhd"]
    PathList :  ["../../../Dummy_Plug/src/main/vhdl/"]

- Library:
    Name     :  qconv
    Format   :  "add_vhdl_file sources_1 #{library_name} #{file_name}"
    PathList :  ["../../../src/main/vhdl/"]

- Library:
    Name     :  work
    Format   :  "add_vhdl_file sim_1     #{library_name} #{file_name}"
    PathList :
        - "../../../PipeWorkTest/src/test/vhdl/image_stream_models"
        - "../../../src/test/vhdl"
    Top      :  ["QCONV_STRIP_K_DATA_BUFFER_TEST_BENCH"]
