var searchData=
[
  ['d0_5fpin_1731',['D0_PIN',['../structLCD__t.html#a9498f5c3a110111300b37e5a83166778',1,'LCD_t']]],
  ['d1_5fpin_1732',['D1_PIN',['../structLCD__t.html#a4836702ba2e21c0509dbd7817dd3add7',1,'LCD_t']]],
  ['d2_5fpin_1733',['D2_PIN',['../structLCD__t.html#abf7ef960310f0e6f3c91e964c4371249',1,'LCD_t']]],
  ['d3_5fpin_1734',['D3_PIN',['../structLCD__t.html#abe6f1000dc8d0cda0e3e6e14aa9770f0',1,'LCD_t']]],
  ['d4_5fpin_1735',['D4_PIN',['../structLCD__t.html#a4555f701098455f8bef23d4474c34f50',1,'LCD_t']]],
  ['d5_5fpin_1736',['D5_PIN',['../structLCD__t.html#a99d472415233b88b2da8518a15798678',1,'LCD_t']]],
  ['d6_5fpin_1737',['D6_PIN',['../structLCD__t.html#a9314d14ff8579a38ef45306b8482200a',1,'LCD_t']]],
  ['d7_5fpin_1738',['D7_PIN',['../structLCD__t.html#ae45cbd7e09c8bc11bde5b904508404e5',1,'LCD_t']]],
  ['dac_5fcr_5fboff1_1739',['DAC_CR_BOFF1',['../group__Peripheral__Registers__Bits__Definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fboff2_1740',['DAC_CR_BOFF2',['../group__Peripheral__Registers__Bits__Definition.html#gadd6f660a5f15262beca06b9098a559e9',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen1_1741',['DAC_CR_DMAEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaen2_1742',['DAC_CR_DMAEN2',['../group__Peripheral__Registers__Bits__Definition.html#ga6f905c2ac89f976df6c4beffdde58b53',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaudrie1_1743',['DAC_CR_DMAUDRIE1',['../group__Peripheral__Registers__Bits__Definition.html#gacbb0585e1053abf18cd129ad76a66bea',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fdmaudrie2_1744',['DAC_CR_DMAUDRIE2',['../group__Peripheral__Registers__Bits__Definition.html#ga803e3bae78ced744b93aa76615303e15',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen1_1745',['DAC_CR_EN1',['../group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fen2_1746',['DAC_CR_EN2',['../group__Peripheral__Registers__Bits__Definition.html#gaa65db2420e02fc6813842f57134d898f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_1747',['DAC_CR_MAMP1',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f0_1748',['DAC_CR_MAMP1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f1_1749',['DAC_CR_MAMP1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f2_1750',['DAC_CR_MAMP1_2',['../group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp1_5f3_1751',['DAC_CR_MAMP1_3',['../group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_1752',['DAC_CR_MAMP2',['../group__Peripheral__Registers__Bits__Definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f0_1753',['DAC_CR_MAMP2_0',['../group__Peripheral__Registers__Bits__Definition.html#gae8d952192721dbdcea8d707d43096454',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f1_1754',['DAC_CR_MAMP2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga860032e8196838cd36a655c1749139d6',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f2_1755',['DAC_CR_MAMP2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga2147ffa3282e9ff22475e5d6040f269e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fmamp2_5f3_1756',['DAC_CR_MAMP2_3',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fe77a2029873111cbe723a5cba9c57',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften1_1757',['DAC_CR_TEN1',['../group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ften2_1758',['DAC_CR_TEN2',['../group__Peripheral__Registers__Bits__Definition.html#gab8fc527f6ddb787123da09d2085b772f',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_1759',['DAC_CR_TSEL1',['../group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f0_1760',['DAC_CR_TSEL1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f1_1761',['DAC_CR_TSEL1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel1_5f2_1762',['DAC_CR_TSEL1_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_1763',['DAC_CR_TSEL2',['../group__Peripheral__Registers__Bits__Definition.html#ga73b4d0ccff78f7c3862903e7b0e66302',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f0_1764',['DAC_CR_TSEL2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga9753b87f31e7106ecf77b2f01a99b237',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f1_1765',['DAC_CR_TSEL2_1',['../group__Peripheral__Registers__Bits__Definition.html#gac79323a6c81bfa5c8239b23cd3db737a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5ftsel2_5f2_1766',['DAC_CR_TSEL2_2',['../group__Peripheral__Registers__Bits__Definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_1767',['DAC_CR_WAVE1',['../group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f0_1768',['DAC_CR_WAVE1_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave1_5f1_1769',['DAC_CR_WAVE1_1',['../group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_1770',['DAC_CR_WAVE2',['../group__Peripheral__Registers__Bits__Definition.html#gacf24e48cf288db4a4643057dd09e3a7b',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f0_1771',['DAC_CR_WAVE2_0',['../group__Peripheral__Registers__Bits__Definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d',1,'stm32f4xx.h']]],
  ['dac_5fcr_5fwave2_5f1_1772',['DAC_CR_WAVE2_1',['../group__Peripheral__Registers__Bits__Definition.html#ga4798bf254010b442b4ac4288c2f1b65f',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l1_5fdacc1dhr_1773',['DAC_DHR12L1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5',1,'stm32f4xx.h']]],
  ['dac_5fdhr12l2_5fdacc2dhr_1774',['DAC_DHR12L2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga0f66bd794202221e1a55547673b7abab',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc1dhr_1775',['DAC_DHR12LD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd',1,'stm32f4xx.h']]],
  ['dac_5fdhr12ld_5fdacc2dhr_1776',['DAC_DHR12LD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga8421d613b182aab8d6c58592bcda6c17',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r1_5fdacc1dhr_1777',['DAC_DHR12R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d',1,'stm32f4xx.h']]],
  ['dac_5fdhr12r2_5fdacc2dhr_1778',['DAC_DHR12R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7506e369b37d55826042b540b10e44c7',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc1dhr_1779',['DAC_DHR12RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8',1,'stm32f4xx.h']]],
  ['dac_5fdhr12rd_5fdacc2dhr_1780',['DAC_DHR12RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga3edd68db1697af93027e05f6b764c540',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r1_5fdacc1dhr_1781',['DAC_DHR8R1_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb',1,'stm32f4xx.h']]],
  ['dac_5fdhr8r2_5fdacc2dhr_1782',['DAC_DHR8R2_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga7da94dc053e6637efb9ccb57b7ae481c',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc1dhr_1783',['DAC_DHR8RD_DACC1DHR',['../group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d',1,'stm32f4xx.h']]],
  ['dac_5fdhr8rd_5fdacc2dhr_1784',['DAC_DHR8RD_DACC2DHR',['../group__Peripheral__Registers__Bits__Definition.html#gae31631eaac76ebecb059918c351ef3c9',1,'stm32f4xx.h']]],
  ['dac_5fdor1_5fdacc1dor_1785',['DAC_DOR1_DACC1DOR',['../group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a',1,'stm32f4xx.h']]],
  ['dac_5fdor2_5fdacc2dor_1786',['DAC_DOR2_DACC2DOR',['../group__Peripheral__Registers__Bits__Definition.html#gacaaa39c1e82279918918b072fd56db04',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr1_1787',['DAC_SR_DMAUDR1',['../group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0',1,'stm32f4xx.h']]],
  ['dac_5fsr_5fdmaudr2_1788',['DAC_SR_DMAUDR2',['../group__Peripheral__Registers__Bits__Definition.html#gaf16e48ab85d9261c5b599c56b14aea5d',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig1_1789',['DAC_SWTRIGR_SWTRIG1',['../group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd',1,'stm32f4xx.h']]],
  ['dac_5fswtrigr_5fswtrig2_1790',['DAC_SWTRIGR_SWTRIG2',['../group__Peripheral__Registers__Bits__Definition.html#gaf0e53585b505d21f5c457476bd5a18f8',1,'stm32f4xx.h']]],
  ['dac_5ftypedef_1791',['DAC_TypeDef',['../structDAC__TypeDef.html',1,'']]],
  ['data_20watchpoint_20and_20trace_20_28dwt_29_1792',['Data Watchpoint and Trace (DWT)',['../group__CMSIS__DWT.html',1,'']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f0_1793',['DBGMCU_CR_TRACE_MODE_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2d41a4027853783633d929a43f8d6d85',1,'stm32f4xx.h']]],
  ['dbgmcu_5fcr_5ftrace_5fmode_5f1_1794',['DBGMCU_CR_TRACE_MODE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga7ba3a830051b53d43d850768242c503e',1,'stm32f4xx.h']]],
  ['dbgmcu_5ftypedef_1795',['DBGMCU_TypeDef',['../structDBGMCU__TypeDef.html',1,'']]],
  ['dccr_1796',['DCCR',['../group__CMSIS.html#gaaedb1dc65cb10a98f4c53f162b19bb39',1,'LTDC_Layer_TypeDef']]],
  ['dckcfgr_1797',['DCKCFGR',['../group__CMSIS.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1',1,'RCC_TypeDef::DCKCFGR()'],['../structRCC__TypeDef.html#aa3d2438594f9072c5e05a55d5a7756ea',1,'RCC_TypeDef::DCKCFGR()']]],
  ['dckcfgr2_1798',['DCKCFGR2',['../group__CMSIS.html#gab93289a279c9809be3f93217722e4973',1,'RCC_TypeDef']]],
  ['dcmi_5ftypedef_1799',['DCMI_TypeDef',['../structDCMI__TypeDef.html',1,'']]],
  ['dcount_1800',['DCOUNT',['../group__CMSIS.html#ga0366564e2795952d520c0de4be70020f',1,'SDIO_TypeDef']]],
  ['dcr_1801',['DCR',['../group__CMSIS.html#gad3186a43824621f049e7eff37c88ad4e',1,'TIM_TypeDef::DCR()'],['../structTIM1__TypeDef.html#a5ff4c42f412720609ee1eb81976e93d5',1,'TIM1_TypeDef::DCR()']]],
  ['dcrdr_1802',['DCRDR',['../group__CMSIS__core__DebugFunctions.html#gab8f4bb076402b61f7be6308075a789c9',1,'CoreDebug_Type']]],
  ['dcrsr_1803',['DCRSR',['../group__CMSIS__core__DebugFunctions.html#gafefa84bce7497652353a1b76d405d983',1,'CoreDebug_Type']]],
  ['dctrl_1804',['DCTRL',['../group__CMSIS.html#ga801519a7af801ad43b88007bf4e2e906',1,'SDIO_TypeDef']]],
  ['debugmonitor_5firqn_1805',['DebugMonitor_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c',1,'stm32f4xx.h']]],
  ['defines_20and_20type_20definitions_1806',['Defines and Type Definitions',['../group__CMSIS__core__register.html',1,'']]],
  ['demcr_1807',['DEMCR',['../group__CMSIS__core__DebugFunctions.html#ga5cdd51dbe3ebb7041880714430edd52d',1,'CoreDebug_Type']]],
  ['device_5fmode_1808',['Device_Mode',['../structS__SPI__Config__t.html#abd759e8c88e765c618fe0a7abc267218',1,'S_SPI_Config_t']]],
  ['devid_1809',['DEVID',['../group__CMSIS__core__DebugFunctions.html#ga4b2e0d680cf7e26728ca8966363a938d',1,'TPI_Type']]],
  ['devtype_1810',['DEVTYPE',['../group__CMSIS__core__DebugFunctions.html#ga16d12c5b1e12f764fa3ec4a51c5f0f35',1,'TPI_Type']]],
  ['dfr_1811',['DFR',['../group__CMSIS__core__DebugFunctions.html#ga586a5225467262b378c0f231ccc77f86',1,'SCB_Type']]],
  ['dfsdm_5fchawscdr_5fawford_1812',['DFSDM_CHAWSCDR_AWFORD',['../group__Peripheral__Registers__Bits__Definition.html#gacc422e62db991d6b8a9e85a60c13d869',1,'stm32f4xx.h']]],
  ['dfsdm_5fchawscdr_5fawford_5f0_1813',['DFSDM_CHAWSCDR_AWFORD_0',['../group__Peripheral__Registers__Bits__Definition.html#gada87005ab384a75acde342c8f36c4a64',1,'stm32f4xx.h']]],
  ['dfsdm_5fchawscdr_5fawford_5f1_1814',['DFSDM_CHAWSCDR_AWFORD_1',['../group__Peripheral__Registers__Bits__Definition.html#ga5b3f65079f14f0285ce310d4f790af31',1,'stm32f4xx.h']]],
  ['dfsdm_5fchawscdr_5fawfosr_1815',['DFSDM_CHAWSCDR_AWFOSR',['../group__Peripheral__Registers__Bits__Definition.html#ga4189ea28ed783a22d4479308380e3fa8',1,'stm32f4xx.h']]],
  ['dfsdm_5fchawscdr_5fbkscd_1816',['DFSDM_CHAWSCDR_BKSCD',['../group__Peripheral__Registers__Bits__Definition.html#ga0df2260c99dfca1da5577fbc7deb45b8',1,'stm32f4xx.h']]],
  ['dfsdm_5fchawscdr_5fscdt_1817',['DFSDM_CHAWSCDR_SCDT',['../group__Peripheral__Registers__Bits__Definition.html#ga1b5bd00a908d74debd89428f0959bd03',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fchen_1818',['DFSDM_CHCFGR1_CHEN',['../group__Peripheral__Registers__Bits__Definition.html#gaced1f34e12333509a41e0420e11f47c3',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fchinsel_1819',['DFSDM_CHCFGR1_CHINSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaab5f1e1631f818f4fc1bc9a8d46194e8',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fckaben_1820',['DFSDM_CHCFGR1_CKABEN',['../group__Peripheral__Registers__Bits__Definition.html#ga73dd15825afa4601a44a52a76db4b609',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fckoutdiv_1821',['DFSDM_CHCFGR1_CKOUTDIV',['../group__Peripheral__Registers__Bits__Definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fckoutsrc_1822',['DFSDM_CHCFGR1_CKOUTSRC',['../group__Peripheral__Registers__Bits__Definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatmpx_1823',['DFSDM_CHCFGR1_DATMPX',['../group__Peripheral__Registers__Bits__Definition.html#gaddaae3662409a67c8afed0579489c332',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatmpx_5f0_1824',['DFSDM_CHCFGR1_DATMPX_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2ab9eaa035906ed0db6e805fd15cc82c',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatmpx_5f1_1825',['DFSDM_CHCFGR1_DATMPX_1',['../group__Peripheral__Registers__Bits__Definition.html#ga73beb77478ce011631a5c6a8e4aac694',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatpack_1826',['DFSDM_CHCFGR1_DATPACK',['../group__Peripheral__Registers__Bits__Definition.html#gaaceec63c5f0918035568b8382bbe3b69',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatpack_5f0_1827',['DFSDM_CHCFGR1_DATPACK_0',['../group__Peripheral__Registers__Bits__Definition.html#ga8d437e63b9045a12c8d6cc4e7569a25d',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdatpack_5f1_1828',['DFSDM_CHCFGR1_DATPACK_1',['../group__Peripheral__Registers__Bits__Definition.html#ga72594a0b7fa5bba4708544faab5d63aa',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fdfsdmen_1829',['DFSDM_CHCFGR1_DFSDMEN',['../group__Peripheral__Registers__Bits__Definition.html#gad01643e1b9fdae24a6e4a21200a123e6',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fscden_1830',['DFSDM_CHCFGR1_SCDEN',['../group__Peripheral__Registers__Bits__Definition.html#gacae1e26bd51dcf6a84368c2ab13ec146',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fsitp_1831',['DFSDM_CHCFGR1_SITP',['../group__Peripheral__Registers__Bits__Definition.html#gacd51ddd93fce6cd6882930ee01336a2d',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fsitp_5f0_1832',['DFSDM_CHCFGR1_SITP_0',['../group__Peripheral__Registers__Bits__Definition.html#gac7933bb2955416be37aee87784d8654c',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fsitp_5f1_1833',['DFSDM_CHCFGR1_SITP_1',['../group__Peripheral__Registers__Bits__Definition.html#ga1f9f748cfec9d7387461e9a4f97b9b04',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fspicksel_1834',['DFSDM_CHCFGR1_SPICKSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaafda8d5f5f6edfb7b82bdc0f81ca4770',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fspicksel_5f0_1835',['DFSDM_CHCFGR1_SPICKSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gad3976592ef1c4da4d90f27909c739ea2',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr1_5fspicksel_5f1_1836',['DFSDM_CHCFGR1_SPICKSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gac7e3ef13cbb13f469828ca44fec4b0b2',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr2_5fdtrbs_1837',['DFSDM_CHCFGR2_DTRBS',['../group__Peripheral__Registers__Bits__Definition.html#ga63ce7c4229cb5c8593ecdb946e241960',1,'stm32f4xx.h']]],
  ['dfsdm_5fchcfgr2_5foffset_1838',['DFSDM_CHCFGR2_OFFSET',['../group__Peripheral__Registers__Bits__Definition.html#ga9a5a863edf94aab965cadfb5efb41e83',1,'stm32f4xx.h']]],
  ['dfsdm_5fchdatinr_5findat0_1839',['DFSDM_CHDATINR_INDAT0',['../group__Peripheral__Registers__Bits__Definition.html#gab924bfb56de163df51c169055a1e697f',1,'stm32f4xx.h']]],
  ['dfsdm_5fchdatinr_5findat1_1840',['DFSDM_CHDATINR_INDAT1',['../group__Peripheral__Registers__Bits__Definition.html#ga0b4f2a5fb81740ac4dcd996c1deb7b37',1,'stm32f4xx.h']]],
  ['dfsdm_5fchwdatr_5fwdata_1841',['DFSDM_CHWDATR_WDATA',['../group__Peripheral__Registers__Bits__Definition.html#ga7d4c3e69b19e7720e91296726126500d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawcfr_5fclrawhtf_1842',['DFSDM_FLTAWCFR_CLRAWHTF',['../group__Peripheral__Registers__Bits__Definition.html#ga7ae85655dfb066469073cf652fb85284',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawcfr_5fclrawltf_1843',['DFSDM_FLTAWCFR_CLRAWLTF',['../group__Peripheral__Registers__Bits__Definition.html#gabc761f0ff79dc3659db1ec4d9920fba3',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawhtr_5fawht_1844',['DFSDM_FLTAWHTR_AWHT',['../group__Peripheral__Registers__Bits__Definition.html#ga7c544e94da40907dc8a12f31fef5127d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawhtr_5fbkawh_1845',['DFSDM_FLTAWHTR_BKAWH',['../group__Peripheral__Registers__Bits__Definition.html#ga5407027129a700d61b1928163e60d027',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawltr_5fawlt_1846',['DFSDM_FLTAWLTR_AWLT',['../group__Peripheral__Registers__Bits__Definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawltr_5fbkawl_1847',['DFSDM_FLTAWLTR_BKAWL',['../group__Peripheral__Registers__Bits__Definition.html#ga167cde3da03aa0e79ac5dd7a97956ebf',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawsr_5fawhtf_1848',['DFSDM_FLTAWSR_AWHTF',['../group__Peripheral__Registers__Bits__Definition.html#ga61d739fd7df7251e6acf32636e8664a9',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltawsr_5fawltf_1849',['DFSDM_FLTAWSR_AWLTF',['../group__Peripheral__Registers__Bits__Definition.html#gafd4a07ca25156e5cc903cdd6d8b94de9',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcnvtimr_5fcnvcnt_1850',['DFSDM_FLTCNVTIMR_CNVCNT',['../group__Peripheral__Registers__Bits__Definition.html#gaf3925ad7c3718a33374e66e2e203de2c',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fawfsel_1851',['DFSDM_FLTCR1_AWFSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaafdd462a56f4759072952dcf6fdd0a0c',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fdfen_1852',['DFSDM_FLTCR1_DFEN',['../group__Peripheral__Registers__Bits__Definition.html#ga423ecc4eddc6b34c15fa994850bf708d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5ffast_1853',['DFSDM_FLTCR1_FAST',['../group__Peripheral__Registers__Bits__Definition.html#ga1b26a11d686215c40b86124618c4e1d6',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjdmaen_1854',['DFSDM_FLTCR1_JDMAEN',['../group__Peripheral__Registers__Bits__Definition.html#ga8fe0de7b362971df2a458926ee30b50b',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjexten_1855',['DFSDM_FLTCR1_JEXTEN',['../group__Peripheral__Registers__Bits__Definition.html#ga790186025b6086595574861cbb4a7be6',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjexten_5f0_1856',['DFSDM_FLTCR1_JEXTEN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga15a4218d7b4b428d7c8691e90d36620e',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjexten_5f1_1857',['DFSDM_FLTCR1_JEXTEN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga89e8554da2e4bf0f5038050718add647',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjextsel_1858',['DFSDM_FLTCR1_JEXTSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga58de73c06e689135c3645bc5fbd7f1bf',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjextsel_5f0_1859',['DFSDM_FLTCR1_JEXTSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjextsel_5f1_1860',['DFSDM_FLTCR1_JEXTSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga48d560e4921ea3f15f5bc41d71cfa617',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjextsel_5f2_1861',['DFSDM_FLTCR1_JEXTSEL_2',['../group__Peripheral__Registers__Bits__Definition.html#gaf1ac3399e765498c905f2ed3366fca39',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjscan_1862',['DFSDM_FLTCR1_JSCAN',['../group__Peripheral__Registers__Bits__Definition.html#ga529b30384947f752a33dcad4c42996b4',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjswstart_1863',['DFSDM_FLTCR1_JSWSTART',['../group__Peripheral__Registers__Bits__Definition.html#gad4fbc194f6878cb1810b86848c53d588',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5fjsync_1864',['DFSDM_FLTCR1_JSYNC',['../group__Peripheral__Registers__Bits__Definition.html#ga16dd2807004f72158df0ab76f5d71cdf',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5frch_1865',['DFSDM_FLTCR1_RCH',['../group__Peripheral__Registers__Bits__Definition.html#ga6a337800ee02a94301bff8989f867c9b',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5frcont_1866',['DFSDM_FLTCR1_RCONT',['../group__Peripheral__Registers__Bits__Definition.html#gaf7443f54c7b9002fa10bec57635baae0',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5frdmaen_1867',['DFSDM_FLTCR1_RDMAEN',['../group__Peripheral__Registers__Bits__Definition.html#ga7b896809b8973be7d72fce31769f5be0',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5frswstart_1868',['DFSDM_FLTCR1_RSWSTART',['../group__Peripheral__Registers__Bits__Definition.html#gab9380339b702b5de8ba81b8e5a35f4ce',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr1_5frsync_1869',['DFSDM_FLTCR1_RSYNC',['../group__Peripheral__Registers__Bits__Definition.html#ga444f7086b0d5aed04d1786e6e01509f3',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fawdch_1870',['DFSDM_FLTCR2_AWDCH',['../group__Peripheral__Registers__Bits__Definition.html#ga19bd17ef9448e6495d84f898a9b8f90f',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fawdie_1871',['DFSDM_FLTCR2_AWDIE',['../group__Peripheral__Registers__Bits__Definition.html#gade1e86493b61d14fae73457b1eae7b9d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fckabie_1872',['DFSDM_FLTCR2_CKABIE',['../group__Peripheral__Registers__Bits__Definition.html#ga670875be1c00d4cc34b2871252b7b35e',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fexch_1873',['DFSDM_FLTCR2_EXCH',['../group__Peripheral__Registers__Bits__Definition.html#ga1a1a13644cd06762ad4451c2dd29923d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fjeocie_1874',['DFSDM_FLTCR2_JEOCIE',['../group__Peripheral__Registers__Bits__Definition.html#gaa6598008195ecf24e5d1bea4a254c0a2',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fjovrie_1875',['DFSDM_FLTCR2_JOVRIE',['../group__Peripheral__Registers__Bits__Definition.html#ga41d725e8f2c98f510955a1894cd3396c',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5freocie_1876',['DFSDM_FLTCR2_REOCIE',['../group__Peripheral__Registers__Bits__Definition.html#ga827fa1c77ef1817ffaa6994ae337502c',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5frovrie_1877',['DFSDM_FLTCR2_ROVRIE',['../group__Peripheral__Registers__Bits__Definition.html#gad44298bb6ea8ed2251517165c4363797',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltcr2_5fscdie_1878',['DFSDM_FLTCR2_SCDIE',['../group__Peripheral__Registers__Bits__Definition.html#gaca2bef8aaed0842cd1ebf7254cd0c021',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltexmax_5fexmax_1879',['DFSDM_FLTEXMAX_EXMAX',['../group__Peripheral__Registers__Bits__Definition.html#ga9189c2aeb0cbc28231f67b991bd127d9',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltexmax_5fexmaxch_1880',['DFSDM_FLTEXMAX_EXMAXCH',['../group__Peripheral__Registers__Bits__Definition.html#gadd2a135d52cd00623d77280160610107',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltexmin_5fexmin_1881',['DFSDM_FLTEXMIN_EXMIN',['../group__Peripheral__Registers__Bits__Definition.html#ga8a839013d37fce60c0c151c7a3317ca4',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltexmin_5fexminch_1882',['DFSDM_FLTEXMIN_EXMINCH',['../group__Peripheral__Registers__Bits__Definition.html#gaf588faa4a8fa60c29431030ccfd4f601',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5fford_1883',['DFSDM_FLTFCR_FORD',['../group__Peripheral__Registers__Bits__Definition.html#ga91433a380778edd3d7ea1d051e81a62a',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5fford_5f0_1884',['DFSDM_FLTFCR_FORD_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2c8da4224aef759de753f06831872c84',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5fford_5f1_1885',['DFSDM_FLTFCR_FORD_1',['../group__Peripheral__Registers__Bits__Definition.html#gab67197a4a282b8fea2f7538cc3f1ea1f',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5fford_5f2_1886',['DFSDM_FLTFCR_FORD_2',['../group__Peripheral__Registers__Bits__Definition.html#ga9f9adcd54c6ca0808b83d99d1cfd5185',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5ffosr_1887',['DFSDM_FLTFCR_FOSR',['../group__Peripheral__Registers__Bits__Definition.html#ga0f06d2770c0ebe51576fa82820483454',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltfcr_5fiosr_1888',['DFSDM_FLTFCR_IOSR',['../group__Peripheral__Registers__Bits__Definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f',1,'stm32f4xx.h']]],
  ['dfsdm_5fflticr_5fclrckabf_1889',['DFSDM_FLTICR_CLRCKABF',['../group__Peripheral__Registers__Bits__Definition.html#ga708aeeb25ba642e772c59095c80d2c18',1,'stm32f4xx.h']]],
  ['dfsdm_5fflticr_5fclrjovrf_1890',['DFSDM_FLTICR_CLRJOVRF',['../group__Peripheral__Registers__Bits__Definition.html#ga671d4ade002807420d4f07ad3d1a82d3',1,'stm32f4xx.h']]],
  ['dfsdm_5fflticr_5fclrrovrf_1891',['DFSDM_FLTICR_CLRROVRF',['../group__Peripheral__Registers__Bits__Definition.html#ga8466d67e9efb261a8a1dfa50238ee0ec',1,'stm32f4xx.h']]],
  ['dfsdm_5fflticr_5fclrscsdf_1892',['DFSDM_FLTICR_CLRSCSDF',['../group__Peripheral__Registers__Bits__Definition.html#ga38a676458954a7307e46991c98865bd4',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fawdf_1893',['DFSDM_FLTISR_AWDF',['../group__Peripheral__Registers__Bits__Definition.html#ga157092712e166161c3f56799cff7b8f7',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fckabf_1894',['DFSDM_FLTISR_CKABF',['../group__Peripheral__Registers__Bits__Definition.html#gaabcf9b44ec742a2d0ab08eb665e6b382',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fjcip_1895',['DFSDM_FLTISR_JCIP',['../group__Peripheral__Registers__Bits__Definition.html#ga24b0a726264f800cf6741a998944b5ab',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fjeocf_1896',['DFSDM_FLTISR_JEOCF',['../group__Peripheral__Registers__Bits__Definition.html#ga0ef1e6dc513e78d71a1e0e3d10dee0dd',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fjovrf_1897',['DFSDM_FLTISR_JOVRF',['../group__Peripheral__Registers__Bits__Definition.html#gacae30cffa9451c3ab16ad15ed9cb23e7',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5frcip_1898',['DFSDM_FLTISR_RCIP',['../group__Peripheral__Registers__Bits__Definition.html#ga7ff907ddcf8d00cd88f3a3fe79ff8105',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5freocf_1899',['DFSDM_FLTISR_REOCF',['../group__Peripheral__Registers__Bits__Definition.html#ga91c8ad1d385ff6f8874eefee32245627',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5frovrf_1900',['DFSDM_FLTISR_ROVRF',['../group__Peripheral__Registers__Bits__Definition.html#ga2df1657fd8272295989e2eaabc641aaa',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltisr_5fscdf_1901',['DFSDM_FLTISR_SCDF',['../group__Peripheral__Registers__Bits__Definition.html#ga9b220f1486225a65cbae55901f0bfb03',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltjchgr_5fjchg_1902',['DFSDM_FLTJCHGR_JCHG',['../group__Peripheral__Registers__Bits__Definition.html#gabf4b96059d73144172cf2340b6619dd7',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltjdatar_5fjdata_1903',['DFSDM_FLTJDATAR_JDATA',['../group__Peripheral__Registers__Bits__Definition.html#ga2a36a61fd972100bc59a763ed2f33904',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltjdatar_5fjdatach_1904',['DFSDM_FLTJDATAR_JDATACH',['../group__Peripheral__Registers__Bits__Definition.html#ga3cb962b42a9e2c8755471999a7f6e69b',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltrdatar_5frdata_1905',['DFSDM_FLTRDATAR_RDATA',['../group__Peripheral__Registers__Bits__Definition.html#gaee28fc90dfb6656fc39d7947300e619d',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltrdatar_5frdatach_1906',['DFSDM_FLTRDATAR_RDATACH',['../group__Peripheral__Registers__Bits__Definition.html#gaff35e147c720b6add837974fcc3bbf09',1,'stm32f4xx.h']]],
  ['dfsdm_5ffltrdatar_5frpend_1907',['DFSDM_FLTRDATAR_RPEND',['../group__Peripheral__Registers__Bits__Definition.html#gad7942e51fce347d2d933a2fcbad01f4c',1,'stm32f4xx.h']]],
  ['dfsr_1908',['DFSR',['../group__CMSIS__core__DebugFunctions.html#gad7d61d9525fa9162579c3da0b87bff8d',1,'SCB_Type']]],
  ['dhcsr_1909',['DHCSR',['../group__CMSIS__core__DebugFunctions.html#ga25c14c022c73a725a1736e903431095d',1,'CoreDebug_Type']]],
  ['dhr12l1_1910',['DHR12L1',['../group__CMSIS.html#ga5eb63912e39085e3e13d64bdb0cf38bd',1,'DAC_TypeDef']]],
  ['dhr12l2_1911',['DHR12L2',['../group__CMSIS.html#ga9f612b6b3e065e810e5a2fb254d6a40b',1,'DAC_TypeDef']]],
  ['dhr12ld_1912',['DHR12LD',['../group__CMSIS.html#gaea4d055e3697999b44cdcf2702d79d40',1,'DAC_TypeDef']]],
  ['dhr12r1_1913',['DHR12R1',['../group__CMSIS.html#gafbfd2855cdb81939b4efc58e08aaf3e5',1,'DAC_TypeDef']]],
  ['dhr12r2_1914',['DHR12R2',['../group__CMSIS.html#gab1f777540c487c26bf27e6fa37a644cc',1,'DAC_TypeDef']]],
  ['dhr12rd_1915',['DHR12RD',['../group__CMSIS.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9',1,'DAC_TypeDef']]],
  ['dhr8r1_1916',['DHR8R1',['../group__CMSIS.html#ga3a382d341fb608a04390bacb8c00b0f0',1,'DAC_TypeDef']]],
  ['dhr8r2_1917',['DHR8R2',['../group__CMSIS.html#ga3b096b71656f8fb32cd18b4c8b1d2334',1,'DAC_TypeDef']]],
  ['dhr8rd_1918',['DHR8RD',['../group__CMSIS.html#ga03f8d95bbf0ce3a53cb79506d5bf995a',1,'DAC_TypeDef']]],
  ['dier_1919',['DIER',['../structTIM1__TypeDef.html#a4789e7c48972f807780cba2a065b9b70',1,'TIM1_TypeDef::DIER()'],['../group__CMSIS.html#ga25b145e57a694bb384eee08fcd107c3a',1,'TIM_TypeDef::DIER()']]],
  ['din_1920',['DIN',['../group__CMSIS.html#gac4f283960465f7a1d318ed66d4b88f74',1,'HASH_TypeDef']]],
  ['disable_1921',['DISABLE',['../group__I2C__Driver.html#gga059f052a2fc4426778fd92549bd923d9ad3a9df141be0ccf10389b640f492b26d',1,'stm32f401xx_i2c_driver.h']]],
  ['disabled_1922',['Disabled',['../group__SPI__Driver.html#gga0977830bf93ba7dd23eed509c7635026af31108c24daa76e574c8259d9fe46c09',1,'stm32f401xx_spi_driver.h']]],
  ['display_5fmode_1923',['Display_Mode',['../structLCD__t.html#aa871853aab34a8dacf9d81cbeab84a13',1,'LCD_t']]],
  ['dlen_1924',['DLEN',['../group__CMSIS.html#gaa98ab507ed05468ca4baccd1731231cd',1,'SDIO_TypeDef']]],
  ['dma1_5fstream0_5firqn_1925',['DMA1_Stream0_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c',1,'stm32f4xx.h']]],
  ['dma1_5fstream1_5firqn_1926',['DMA1_Stream1_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285',1,'stm32f4xx.h']]],
  ['dma1_5fstream2_5firqn_1927',['DMA1_Stream2_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8',1,'stm32f4xx.h']]],
  ['dma1_5fstream3_5firqn_1928',['DMA1_Stream3_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2',1,'stm32f4xx.h']]],
  ['dma1_5fstream4_5firqn_1929',['DMA1_Stream4_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a',1,'stm32f4xx.h']]],
  ['dma1_5fstream5_5firqn_1930',['DMA1_Stream5_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e',1,'stm32f4xx.h']]],
  ['dma1_5fstream6_5firqn_1931',['DMA1_Stream6_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486',1,'stm32f4xx.h']]],
  ['dma1_5fstream7_5firqn_1932',['DMA1_Stream7_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8',1,'stm32f4xx.h']]],
  ['dma2_5fstream0_5firqn_1933',['DMA2_Stream0_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb',1,'stm32f4xx.h']]],
  ['dma2_5fstream1_5firqn_1934',['DMA2_Stream1_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb',1,'stm32f4xx.h']]],
  ['dma2_5fstream2_5firqn_1935',['DMA2_Stream2_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36',1,'stm32f4xx.h']]],
  ['dma2_5fstream3_5firqn_1936',['DMA2_Stream3_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4',1,'stm32f4xx.h']]],
  ['dma2_5fstream4_5firqn_1937',['DMA2_Stream4_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0',1,'stm32f4xx.h']]],
  ['dma2_5fstream5_5firqn_1938',['DMA2_Stream5_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03',1,'stm32f4xx.h']]],
  ['dma2_5fstream6_5firqn_1939',['DMA2_Stream6_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800',1,'stm32f4xx.h']]],
  ['dma2_5fstream7_5firqn_1940',['DMA2_Stream7_IRQn',['../group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77',1,'stm32f4xx.h']]],
  ['dma2d_5famtcr_5fdt_1941',['DMA2D_AMTCR_DT',['../group__Peripheral__Registers__Bits__Definition.html#ga3e5dccef2a3b408c458365114ca277ac',1,'stm32f4xx.h']]],
  ['dma2d_5famtcr_5fen_1942',['DMA2D_AMTCR_EN',['../group__Peripheral__Registers__Bits__Definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15',1,'stm32f4xx.h']]],
  ['dma2d_5fbase_1943',['DMA2D_BASE',['../group__Peripheral__memory__map.html#gacec66385fd1604e69584eb19a0aaa303',1,'stm32f4xx.h']]],
  ['dma2d_5fbgcmar_5fma_1944',['DMA2D_BGCMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#ga6dc532dedbdffb9510e22260244a0559',1,'stm32f4xx.h']]],
  ['dma2d_5fbgcolr_5fblue_1945',['DMA2D_BGCOLR_BLUE',['../group__Peripheral__Registers__Bits__Definition.html#ga7eed8c8ec566069a0d09afb988562b85',1,'stm32f4xx.h']]],
  ['dma2d_5fbgcolr_5fgreen_1946',['DMA2D_BGCOLR_GREEN',['../group__Peripheral__Registers__Bits__Definition.html#ga00f2e6030b2805bc1317cf9a176128dd',1,'stm32f4xx.h']]],
  ['dma2d_5fbgcolr_5fred_1947',['DMA2D_BGCOLR_RED',['../group__Peripheral__Registers__Bits__Definition.html#ga40b707327b395aa7ed5dcb17d5d63025',1,'stm32f4xx.h']]],
  ['dma2d_5fbgmar_5fma_1948',['DMA2D_BGMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#gaae232ec07c8af265cf273378b9bd1441',1,'stm32f4xx.h']]],
  ['dma2d_5fbgor_5flo_1949',['DMA2D_BGOR_LO',['../group__Peripheral__Registers__Bits__Definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5falpha_1950',['DMA2D_BGPFCCR_ALPHA',['../group__Peripheral__Registers__Bits__Definition.html#ga4bc612a1b1244f639b71a4d32951d0ed',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fam_1951',['DMA2D_BGPFCCR_AM',['../group__Peripheral__Registers__Bits__Definition.html#gaabed12e8c87f469181c517b5bf45dddf',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fam_5f0_1952',['DMA2D_BGPFCCR_AM_0',['../group__Peripheral__Registers__Bits__Definition.html#ga7b0b7efdbc0b6d9e79283513a8182e56',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fam_5f1_1953',['DMA2D_BGPFCCR_AM_1',['../group__Peripheral__Registers__Bits__Definition.html#ga60d8adf261814b395b285745b3ed906f',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fccm_1954',['DMA2D_BGPFCCR_CCM',['../group__Peripheral__Registers__Bits__Definition.html#ga7af16ab77cfa65b68d87955f8174c374',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fcm_1955',['DMA2D_BGPFCCR_CM',['../group__Peripheral__Registers__Bits__Definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fcm_5f0_1956',['DMA2D_BGPFCCR_CM_0',['../group__Peripheral__Registers__Bits__Definition.html#ga90de47ab23a989fdcb87b80a2ba19e77',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fcm_5f1_1957',['DMA2D_BGPFCCR_CM_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa0775cf25afbe6b7c532cd1be3292ac4',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fcm_5f2_1958',['DMA2D_BGPFCCR_CM_2',['../group__Peripheral__Registers__Bits__Definition.html#ga4329cef34024ce9da66cc50742fa8664',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fcs_1959',['DMA2D_BGPFCCR_CS',['../group__Peripheral__Registers__Bits__Definition.html#ga6815a2ca2215068895c9a472d7ddda39',1,'stm32f4xx.h']]],
  ['dma2d_5fbgpfccr_5fstart_1960',['DMA2D_BGPFCCR_START',['../group__Peripheral__Registers__Bits__Definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fabort_1961',['DMA2D_CR_ABORT',['../group__Peripheral__Registers__Bits__Definition.html#gad12973bf311ed4aa10e3f97766d589ca',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fcaeie_1962',['DMA2D_CR_CAEIE',['../group__Peripheral__Registers__Bits__Definition.html#gacd16a66047d3972bc09c799fa5d83294',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fceie_1963',['DMA2D_CR_CEIE',['../group__Peripheral__Registers__Bits__Definition.html#ga6f88086bf1cf446a499f39615eb595ce',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fctcie_1964',['DMA2D_CR_CTCIE',['../group__Peripheral__Registers__Bits__Definition.html#ga1799fced31c6fca2cde47755211f05dd',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fmode_1965',['DMA2D_CR_MODE',['../group__Peripheral__Registers__Bits__Definition.html#gaad8f10cbb0de796eb4a96448806ecf56',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fstart_1966',['DMA2D_CR_START',['../group__Peripheral__Registers__Bits__Definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fsusp_1967',['DMA2D_CR_SUSP',['../group__Peripheral__Registers__Bits__Definition.html#ga64fa2b2fd936575f41106f14e3e0292a',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5ftcie_1968',['DMA2D_CR_TCIE',['../group__Peripheral__Registers__Bits__Definition.html#gaf750d5a2ed4ca7f746777dbf6927149e',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5fteie_1969',['DMA2D_CR_TEIE',['../group__Peripheral__Registers__Bits__Definition.html#ga615079079a7f8c65843b98ea13c89890',1,'stm32f4xx.h']]],
  ['dma2d_5fcr_5ftwie_1970',['DMA2D_CR_TWIE',['../group__Peripheral__Registers__Bits__Definition.html#gaa6c26d2a790fef15f60efa32c442918f',1,'stm32f4xx.h']]],
  ['dma2d_5ffgcmar_5fma_1971',['DMA2D_FGCMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#ga44e06e669220bd1ec2684822441e98b3',1,'stm32f4xx.h']]],
  ['dma2d_5ffgcolr_5fblue_1972',['DMA2D_FGCOLR_BLUE',['../group__Peripheral__Registers__Bits__Definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a',1,'stm32f4xx.h']]],
  ['dma2d_5ffgcolr_5fgreen_1973',['DMA2D_FGCOLR_GREEN',['../group__Peripheral__Registers__Bits__Definition.html#ga883726ad2d4c810d52f1488fb88fbee8',1,'stm32f4xx.h']]],
  ['dma2d_5ffgcolr_5fred_1974',['DMA2D_FGCOLR_RED',['../group__Peripheral__Registers__Bits__Definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2',1,'stm32f4xx.h']]],
  ['dma2d_5ffgmar_5fma_1975',['DMA2D_FGMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#ga040254533141c16e79385b1d53f5e200',1,'stm32f4xx.h']]],
  ['dma2d_5ffgor_5flo_1976',['DMA2D_FGOR_LO',['../group__Peripheral__Registers__Bits__Definition.html#gab3994214fb7867cdd705a98306261d4d',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5falpha_1977',['DMA2D_FGPFCCR_ALPHA',['../group__Peripheral__Registers__Bits__Definition.html#ga31134d8c12473dc1a2993ae779c97764',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fam_1978',['DMA2D_FGPFCCR_AM',['../group__Peripheral__Registers__Bits__Definition.html#ga662bae660d091cd661ae03b7b83b9fff',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fam_5f0_1979',['DMA2D_FGPFCCR_AM_0',['../group__Peripheral__Registers__Bits__Definition.html#gac9a0f72a3311c7addc80cb4b2a6dd606',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fam_5f1_1980',['DMA2D_FGPFCCR_AM_1',['../group__Peripheral__Registers__Bits__Definition.html#gad31741e936457f10c0018d17a668f8a7',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fccm_1981',['DMA2D_FGPFCCR_CCM',['../group__Peripheral__Registers__Bits__Definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcm_1982',['DMA2D_FGPFCCR_CM',['../group__Peripheral__Registers__Bits__Definition.html#gab96e4329f0cce1ff4939b86794ace4a5',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcm_5f0_1983',['DMA2D_FGPFCCR_CM_0',['../group__Peripheral__Registers__Bits__Definition.html#gaae19d74a8747e3ff1d59bbf8281bef16',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcm_5f1_1984',['DMA2D_FGPFCCR_CM_1',['../group__Peripheral__Registers__Bits__Definition.html#ga20389b903fceabce35ef86afbb195b8e',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcm_5f2_1985',['DMA2D_FGPFCCR_CM_2',['../group__Peripheral__Registers__Bits__Definition.html#ga4ee3da8a8b64107d1e2f9a78580133b1',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcm_5f3_1986',['DMA2D_FGPFCCR_CM_3',['../group__Peripheral__Registers__Bits__Definition.html#ga32cf1cafe2d77d4287c13f9b35387471',1,'DMA2D_FGPFCCR_CM_3():&#160;stm32f4xx.h'],['../group__Peripheral__Registers__Bits__Definition.html#ga32cf1cafe2d77d4287c13f9b35387471',1,'DMA2D_FGPFCCR_CM_3():&#160;stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fcs_1987',['DMA2D_FGPFCCR_CS',['../group__Peripheral__Registers__Bits__Definition.html#ga499d209664516db6d8e51c156d297a64',1,'stm32f4xx.h']]],
  ['dma2d_5ffgpfccr_5fstart_1988',['DMA2D_FGPFCCR_START',['../group__Peripheral__Registers__Bits__Definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fcaecif_1989',['DMA2D_IFCR_CAECIF',['../group__Peripheral__Registers__Bits__Definition.html#ga33acd3c0b766643e754c6eca065dbe38',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fcceif_1990',['DMA2D_IFCR_CCEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fcctcif_1991',['DMA2D_IFCR_CCTCIF',['../group__Peripheral__Registers__Bits__Definition.html#ga7581cf290760437ef949a3eef56e843f',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fctcif_1992',['DMA2D_IFCR_CTCIF',['../group__Peripheral__Registers__Bits__Definition.html#ga25202fe085a2364676d43a19f4ff5338',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fcteif_1993',['DMA2D_IFCR_CTEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6',1,'stm32f4xx.h']]],
  ['dma2d_5fifcr_5fctwif_1994',['DMA2D_IFCR_CTWIF',['../group__Peripheral__Registers__Bits__Definition.html#gaa09a567e729b486217584e51d68c403c',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fccaeif_1995',['DMA2D_IFSR_CCAEIF',['../group__Peripheral__Registers__Bits__Definition.html#gad9331ca07d508ec2330248ead234e759',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fcceif_1996',['DMA2D_IFSR_CCEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga037c3669077ab408fc19f9a56d85dbeb',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fcctcif_1997',['DMA2D_IFSR_CCTCIF',['../group__Peripheral__Registers__Bits__Definition.html#ga603151f7582af8487dbca059b8c2797c',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fctcif_1998',['DMA2D_IFSR_CTCIF',['../group__Peripheral__Registers__Bits__Definition.html#gae5ff825263374c6a82a940cef3f22def',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fcteif_1999',['DMA2D_IFSR_CTEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga700ffb7c66ff9b6e587f54b4d6f9d409',1,'stm32f4xx.h']]],
  ['dma2d_5fifsr_5fctwif_2000',['DMA2D_IFSR_CTWIF',['../group__Peripheral__Registers__Bits__Definition.html#ga08d11dcc310801f1a21fa1621a911a69',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5fcaeif_2001',['DMA2D_ISR_CAEIF',['../group__Peripheral__Registers__Bits__Definition.html#gae12132e7245c4850274fcdd20bd1b1fd',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5fceif_2002',['DMA2D_ISR_CEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga00b811475a96958284c17f32467a19a4',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5fctcif_2003',['DMA2D_ISR_CTCIF',['../group__Peripheral__Registers__Bits__Definition.html#ga7bb26c8920a05593c5a4adf37859c8cc',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5ftcif_2004',['DMA2D_ISR_TCIF',['../group__Peripheral__Registers__Bits__Definition.html#gaebfdf3351d8b08d4e6cb20e53027f286',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5fteif_2005',['DMA2D_ISR_TEIF',['../group__Peripheral__Registers__Bits__Definition.html#ga797e73d0317c5351ebfa81fcec9ee74a',1,'stm32f4xx.h']]],
  ['dma2d_5fisr_5ftwif_2006',['DMA2D_ISR_TWIF',['../group__Peripheral__Registers__Bits__Definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d',1,'stm32f4xx.h']]],
  ['dma2d_5flwr_5flw_2007',['DMA2D_LWR_LW',['../group__Peripheral__Registers__Bits__Definition.html#ga9ebac2dac47e0480401202c86c3dacd4',1,'stm32f4xx.h']]],
  ['dma2d_5fnlr_5fnl_2008',['DMA2D_NLR_NL',['../group__Peripheral__Registers__Bits__Definition.html#gaf7be9ed42e3543c13c9976a738470d2e',1,'stm32f4xx.h']]],
  ['dma2d_5fnlr_5fpl_2009',['DMA2D_NLR_PL',['../group__Peripheral__Registers__Bits__Definition.html#gade633c0e602bb412837333b687b1619a',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5falpha_5f1_2010',['DMA2D_OCOLR_ALPHA_1',['../group__Peripheral__Registers__Bits__Definition.html#gaaada795f8e861c5a220054e78c31c512',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5falpha_5f3_2011',['DMA2D_OCOLR_ALPHA_3',['../group__Peripheral__Registers__Bits__Definition.html#gabc0bf21946366343cedce1a2e9b07259',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5falpha_5f4_2012',['DMA2D_OCOLR_ALPHA_4',['../group__Peripheral__Registers__Bits__Definition.html#gab0b00eb37c77d6852cfbb731b603a9d5',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fblue_5f1_2013',['DMA2D_OCOLR_BLUE_1',['../group__Peripheral__Registers__Bits__Definition.html#ga164c96762ec6cbaac2bff45dd84b97cf',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fblue_5f2_2014',['DMA2D_OCOLR_BLUE_2',['../group__Peripheral__Registers__Bits__Definition.html#ga302e4754b96470c3c0e1c42f7a513001',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fblue_5f3_2015',['DMA2D_OCOLR_BLUE_3',['../group__Peripheral__Registers__Bits__Definition.html#ga0aa0634e409fb6d9fc68ecf9533c8d9c',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fblue_5f4_2016',['DMA2D_OCOLR_BLUE_4',['../group__Peripheral__Registers__Bits__Definition.html#gadd2439915c875a33bf9119382276cb89',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fgreen_5f1_2017',['DMA2D_OCOLR_GREEN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fgreen_5f2_2018',['DMA2D_OCOLR_GREEN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga885ce0eaadc6ca878568ff43ee710958',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fgreen_5f3_2019',['DMA2D_OCOLR_GREEN_3',['../group__Peripheral__Registers__Bits__Definition.html#gacf4c97dc43e39e09956c2f4d8e092d17',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fgreen_5f4_2020',['DMA2D_OCOLR_GREEN_4',['../group__Peripheral__Registers__Bits__Definition.html#ga801078def8b64717b6fa0688483e3b78',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fred_5f1_2021',['DMA2D_OCOLR_RED_1',['../group__Peripheral__Registers__Bits__Definition.html#gad3928724c5937ffda60f29f272dda4fc',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fred_5f2_2022',['DMA2D_OCOLR_RED_2',['../group__Peripheral__Registers__Bits__Definition.html#ga0af9cee2f3d6ab752e910249adb89816',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fred_5f3_2023',['DMA2D_OCOLR_RED_3',['../group__Peripheral__Registers__Bits__Definition.html#gaea63157a41a08d213f6cb8395373b385',1,'stm32f4xx.h']]],
  ['dma2d_5focolr_5fred_5f4_2024',['DMA2D_OCOLR_RED_4',['../group__Peripheral__Registers__Bits__Definition.html#ga3dd8ba291eeaec6bdf282570dc94699f',1,'stm32f4xx.h']]],
  ['dma2d_5fomar_5fma_2025',['DMA2D_OMAR_MA',['../group__Peripheral__Registers__Bits__Definition.html#ga4898744c8de9d7d0d59d7ff41653a04f',1,'stm32f4xx.h']]],
  ['dma2d_5foor_5flo_2026',['DMA2D_OOR_LO',['../group__Peripheral__Registers__Bits__Definition.html#gafd4dae0dd24a62d5a70fce6d095761ab',1,'stm32f4xx.h']]],
  ['dma2d_5fopfccr_5fcm_2027',['DMA2D_OPFCCR_CM',['../group__Peripheral__Registers__Bits__Definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a',1,'stm32f4xx.h']]],
  ['dma2d_5fopfccr_5fcm_5f0_2028',['DMA2D_OPFCCR_CM_0',['../group__Peripheral__Registers__Bits__Definition.html#gaed17ce29894511ebece5f982af327845',1,'stm32f4xx.h']]],
  ['dma2d_5fopfccr_5fcm_5f1_2029',['DMA2D_OPFCCR_CM_1',['../group__Peripheral__Registers__Bits__Definition.html#gaeac900ad7b654976b210a5a3f3a1f95d',1,'stm32f4xx.h']]],
  ['dma2d_5fopfccr_5fcm_5f2_2030',['DMA2D_OPFCCR_CM_2',['../group__Peripheral__Registers__Bits__Definition.html#ga093ffc44792d3708c93ce6438870956d',1,'stm32f4xx.h']]],
  ['dma2d_5ftypedef_2031',['DMA2D_TypeDef',['../structDMA2D__TypeDef.html',1,'']]],
  ['dma_5fstream_5ftypedef_2032',['DMA_Stream_TypeDef',['../structDMA__Stream__TypeDef.html',1,'']]],
  ['dma_5ftypedef_2033',['DMA_TypeDef',['../structDMA__TypeDef.html',1,'']]],
  ['dmacr_2034',['DMACR',['../group__CMSIS.html#gad525241894427fc83a16e3370bb5b1d8',1,'CRYP_TypeDef']]],
  ['dmar_2035',['DMAR',['../group__CMSIS.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c',1,'TIM_TypeDef::DMAR()'],['../structTIM1__TypeDef.html#aefb4c1d569b86391a5d04d20be2f6442',1,'TIM1_TypeDef::DMAR()']]],
  ['dms_2036',['dms',['../group__TIMER__Functions.html#ga3259614a52dbe2f0de711bc638b689d1',1,'dms(int ms):&#160;stm32f401xx_timer_driver.c'],['../group__TIMER__Functions.html#ga3259614a52dbe2f0de711bc638b689d1',1,'dms(int ms):&#160;stm32f401xx_timer_driver.c']]],
  ['dor1_2037',['DOR1',['../group__CMSIS.html#ga50b4f0b0d2a376f729c8d7acf47864c3',1,'DAC_TypeDef']]],
  ['dor2_2038',['DOR2',['../group__CMSIS.html#ga1bde8391647d6422b39ab5ba4f13848b',1,'DAC_TypeDef']]],
  ['dout_2039',['DOUT',['../group__CMSIS.html#ga0b3e1f1551d11a01f7b2356e91281e7d',1,'CRYP_TypeDef']]],
  ['dr_2040',['DR',['../group__CMSIS.html#ga84114accead82bd11a0e12a429cdfed9',1,'ADC_TypeDef::DR()'],['../structI2C__TypeDef.html#a6e6b2a5828fe8566d38e48904d974854',1,'I2C_TypeDef::DR()'],['../structCRC__TypeDef.html#ae45643f21560519a9bd31bed6d4850fa',1,'CRC_TypeDef::DR()'],['../group__CMSIS.html#ga50cb22870dbb9001241cec694994e5ef',1,'CRC_TypeDef::DR()'],['../group__CMSIS.html#ga266cec1031b0be730b0e35523f5e2934',1,'DCMI_TypeDef::DR()'],['../group__CMSIS.html#ga5c1551b886fbb8e801b9203f6d7dc7c5',1,'I2C_TypeDef::DR()'],['../group__CMSIS.html#ga8750eae683cb3d382476dc7cdcd92b96',1,'RTC_TypeDef::DR()'],['../group__CMSIS.html#ga9217ce4fb1e7e16dc0ead8523a6c045a',1,'SAI_Block_TypeDef::DR()'],['../group__CMSIS.html#gae192c943732b6ab5e5611e860cc05544',1,'SPI_TypeDef::DR()'],['../group__CMSIS.html#gaccee34aaec89aad4aeef512bba173ae5',1,'USART_TypeDef::DR()'],['../group__CMSIS.html#gab478a4717a3fa209b9c060ecaf70c9a1',1,'CRYP_TypeDef::DR()'],['../group__CMSIS.html#ga89f3352fb11cca430aaecc0c9b49c6d3',1,'RNG_TypeDef::DR()'],['../structUSART__TypeDef.html#aa890baaac92ceee51259c541798b9f90',1,'USART_TypeDef::DR()'],['../structSPI__TypeDef.html#a73455bd29dc0b9053b9bc7d48817bebd',1,'SPI_TypeDef::DR()']]],
  ['dtimer_2041',['DTIMER',['../group__CMSIS.html#ga5af1984c7c00890598ca74fc85449f9f',1,'SDIO_TypeDef']]],
  ['dus_2042',['dus',['../group__TIMER__Functions.html#ga7b7d0274a670a934f1e92cebd34383d9',1,'dus(int us):&#160;stm32f401xx_timer_driver.c'],['../group__TIMER__Functions.html#ga7b7d0274a670a934f1e92cebd34383d9',1,'dus(int us):&#160;stm32f401xx_timer_driver.c']]],
  ['dwt_2043',['DWT',['../group__CMSIS.html#gabbe5a060185e1d5afa3f85b14e10a6ce',1,'core_cm4.h']]],
  ['dwt_5fbase_2044',['DWT_BASE',['../group__CMSIS.html#gafdab534f961bf8935eb456cb7700dcd2',1,'core_cm4.h']]],
  ['dwt_5fcpicnt_5fcpicnt_5fmsk_2045',['DWT_CPICNT_CPICNT_Msk',['../group__CMSIS.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217',1,'core_cm4.h']]],
  ['dwt_5fcpicnt_5fcpicnt_5fpos_2046',['DWT_CPICNT_CPICNT_Pos',['../group__CMSIS.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcpievtena_5fmsk_2047',['DWT_CTRL_CPIEVTENA_Msk',['../group__CMSIS.html#ga189089c30aade60b983df17ad2412f6f',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcpievtena_5fpos_2048',['DWT_CTRL_CPIEVTENA_Pos',['../group__CMSIS.html#ga9fff0b71fb0be1499f5180c6bce1fc8f',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcyccntena_5fmsk_2049',['DWT_CTRL_CYCCNTENA_Msk',['../group__CMSIS.html#ga4a9d209dc2a81ea6bfa0ea21331769d3',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcyccntena_5fpos_2050',['DWT_CTRL_CYCCNTENA_Pos',['../group__CMSIS.html#gaa4509f5f8514a7200be61691f0e01f10',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcycevtena_5fmsk_2051',['DWT_CTRL_CYCEVTENA_Msk',['../group__CMSIS.html#ga40554bd81460e39abf08810f45fac1a2',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcycevtena_5fpos_2052',['DWT_CTRL_CYCEVTENA_Pos',['../group__CMSIS.html#ga0cb0640aaeb18a626d7823570d5c3cb6',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcyctap_5fmsk_2053',['DWT_CTRL_CYCTAP_Msk',['../group__CMSIS.html#ga6c12e2868b8989a69445646698b8c331',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fcyctap_5fpos_2054',['DWT_CTRL_CYCTAP_Pos',['../group__CMSIS.html#gaf70b80936c7db60bf84fb6dadb8a3559',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fexcevtena_5fmsk_2055',['DWT_CTRL_EXCEVTENA_Msk',['../group__CMSIS.html#gab7ee0def33423b5859ca4030dff63b58',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fexcevtena_5fpos_2056',['DWT_CTRL_EXCEVTENA_Pos',['../group__CMSIS.html#gaf4e73f548ae3e945ef8b1d9ff1281544',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fexctrcena_5fmsk_2057',['DWT_CTRL_EXCTRCENA_Msk',['../group__CMSIS.html#gaf4fbb509ab3cbb768f16484c660a24c3',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fexctrcena_5fpos_2058',['DWT_CTRL_EXCTRCENA_Pos',['../group__CMSIS.html#ga05f13b547a9a1e63e003ee0bc6446d0d',1,'core_cm4.h']]],
  ['dwt_5fctrl_5ffoldevtena_5fmsk_2059',['DWT_CTRL_FOLDEVTENA_Msk',['../group__CMSIS.html#ga717e679d775562ae09185a3776b1582f',1,'core_cm4.h']]],
  ['dwt_5fctrl_5ffoldevtena_5fpos_2060',['DWT_CTRL_FOLDEVTENA_Pos',['../group__CMSIS.html#ga5602b0707f446ce78d88ff2a3a82bfff',1,'core_cm4.h']]],
  ['dwt_5fctrl_5flsuevtena_5fmsk_2061',['DWT_CTRL_LSUEVTENA_Msk',['../group__CMSIS.html#gac47427f455fbc29d4b6f8a479169f2b2',1,'core_cm4.h']]],
  ['dwt_5fctrl_5flsuevtena_5fpos_2062',['DWT_CTRL_LSUEVTENA_Pos',['../group__CMSIS.html#gaea5d1ee72188dc1d57b54c60a9f5233e',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnocyccnt_5fmsk_2063',['DWT_CTRL_NOCYCCNT_Msk',['../group__CMSIS.html#gaf40c8d7a4fd978034c137e90f714c143',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnocyccnt_5fpos_2064',['DWT_CTRL_NOCYCCNT_Pos',['../group__CMSIS.html#ga337f6167d960f57f12aa382ffecce522',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnoexttrig_5fmsk_2065',['DWT_CTRL_NOEXTTRIG_Msk',['../group__CMSIS.html#gacc7d15edf7a27147c422099ab475953e',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnoexttrig_5fpos_2066',['DWT_CTRL_NOEXTTRIG_Pos',['../group__CMSIS.html#gad997b9026715d5609b5a3b144eca42d0',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnoprfcnt_5fmsk_2067',['DWT_CTRL_NOPRFCNT_Msk',['../group__CMSIS.html#gafd8448d7db4bc51f27f202e6e1f27823',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnoprfcnt_5fpos_2068',['DWT_CTRL_NOPRFCNT_Pos',['../group__CMSIS.html#gad52a0e5be84363ab166cc17beca0d048',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnotrcpkt_5fmsk_2069',['DWT_CTRL_NOTRCPKT_Msk',['../group__CMSIS.html#ga04d8bb0a065ca38e2e5f13a97e1f7073',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnotrcpkt_5fpos_2070',['DWT_CTRL_NOTRCPKT_Pos',['../group__CMSIS.html#gaa82840323a2628e7f4a2b09b74fa73fd',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnumcomp_5fmsk_2071',['DWT_CTRL_NUMCOMP_Msk',['../group__CMSIS.html#gaa3d37d68c2ba73f2026265584c2815e7',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fnumcomp_5fpos_2072',['DWT_CTRL_NUMCOMP_Pos',['../group__CMSIS.html#gaac44b9b7d5391a7ffef129b7f6c84cd7',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpcsamplena_5fmsk_2073',['DWT_CTRL_PCSAMPLENA_Msk',['../group__CMSIS.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpcsamplena_5fpos_2074',['DWT_CTRL_PCSAMPLENA_Pos',['../group__CMSIS.html#ga1e14afc7790fcb424fcf619e192554c9',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpostinit_5fmsk_2075',['DWT_CTRL_POSTINIT_Msk',['../group__CMSIS.html#gab8cbbee1e1d94d09f9a1f86379a08ee8',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpostinit_5fpos_2076',['DWT_CTRL_POSTINIT_Pos',['../group__CMSIS.html#ga2868c0b28eb13be930afb819f55f6f25',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpostpreset_5fmsk_2077',['DWT_CTRL_POSTPRESET_Msk',['../group__CMSIS.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fpostpreset_5fpos_2078',['DWT_CTRL_POSTPRESET_Pos',['../group__CMSIS.html#ga129bc152febfddd67a0c20c6814cba69',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fsleepevtena_5fmsk_2079',['DWT_CTRL_SLEEPEVTENA_Msk',['../group__CMSIS.html#ga2f431b3734fb840daf5b361034856da9',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fsleepevtena_5fpos_2080',['DWT_CTRL_SLEEPEVTENA_Pos',['../group__CMSIS.html#ga9c6d62d121164013a8e3ee372f17f3e5',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fsynctap_5fmsk_2081',['DWT_CTRL_SYNCTAP_Msk',['../group__CMSIS.html#gaf1e6c3729d56ecadeb6eeff4d225968c',1,'core_cm4.h']]],
  ['dwt_5fctrl_5fsynctap_5fpos_2082',['DWT_CTRL_SYNCTAP_Pos',['../group__CMSIS.html#ga678ef08786edcbef964479217efb9284',1,'core_cm4.h']]],
  ['dwt_5fexccnt_5fexccnt_5fmsk_2083',['DWT_EXCCNT_EXCCNT_Msk',['../group__CMSIS.html#ga057fa604a107b58a198bbbadb47e69c9',1,'core_cm4.h']]],
  ['dwt_5fexccnt_5fexccnt_5fpos_2084',['DWT_EXCCNT_EXCCNT_Pos',['../group__CMSIS.html#ga031c693654030d4cba398b45d2925b1d',1,'core_cm4.h']]],
  ['dwt_5ffoldcnt_5ffoldcnt_5fmsk_2085',['DWT_FOLDCNT_FOLDCNT_Msk',['../group__CMSIS.html#ga9cb73d0342d38b14e41027d3c5c02647',1,'core_cm4.h']]],
  ['dwt_5ffoldcnt_5ffoldcnt_5fpos_2086',['DWT_FOLDCNT_FOLDCNT_Pos',['../group__CMSIS.html#ga7f8af5ac12d178ba31a516f6ed141455',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fcycmatch_5fmsk_2087',['DWT_FUNCTION_CYCMATCH_Msk',['../group__CMSIS.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fcycmatch_5fpos_2088',['DWT_FUNCTION_CYCMATCH_Pos',['../group__CMSIS.html#ga4b65d79ca37ae8010b4a726312413efd',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavaddr0_5fmsk_2089',['DWT_FUNCTION_DATAVADDR0_Msk',['../group__CMSIS.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavaddr0_5fpos_2090',['DWT_FUNCTION_DATAVADDR0_Pos',['../group__CMSIS.html#ga9854cd8bf16f7dce0fb196a8029b018e',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavaddr1_5fmsk_2091',['DWT_FUNCTION_DATAVADDR1_Msk',['../group__CMSIS.html#gafdbf5a8c367befe8661a4f6945c83445',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavaddr1_5fpos_2092',['DWT_FUNCTION_DATAVADDR1_Pos',['../group__CMSIS.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavmatch_5fmsk_2093',['DWT_FUNCTION_DATAVMATCH_Msk',['../group__CMSIS.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavmatch_5fpos_2094',['DWT_FUNCTION_DATAVMATCH_Pos',['../group__CMSIS.html#ga106f3672cd4be7c7c846e20497ebe5a6',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavsize_5fmsk_2095',['DWT_FUNCTION_DATAVSIZE_Msk',['../group__CMSIS.html#gaab42cbc1e6084c44d5de70971613ea76',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fdatavsize_5fpos_2096',['DWT_FUNCTION_DATAVSIZE_Pos',['../group__CMSIS.html#ga0517a186d4d448aa6416440f40fe7a4d',1,'core_cm4.h']]],
  ['dwt_5ffunction_5femitrange_5fmsk_2097',['DWT_FUNCTION_EMITRANGE_Msk',['../group__CMSIS.html#gad46dd5aba29f2e28d4d3f50b1d291f41',1,'core_cm4.h']]],
  ['dwt_5ffunction_5femitrange_5fpos_2098',['DWT_FUNCTION_EMITRANGE_Pos',['../group__CMSIS.html#ga41d5b332216baa8d29561260a1b85659',1,'core_cm4.h']]],
  ['dwt_5ffunction_5ffunction_5fmsk_2099',['DWT_FUNCTION_FUNCTION_Msk',['../group__CMSIS.html#ga3b2cda708755ecf5f921d08b25d774d1',1,'core_cm4.h']]],
  ['dwt_5ffunction_5ffunction_5fpos_2100',['DWT_FUNCTION_FUNCTION_Pos',['../group__CMSIS.html#ga5797b556edde2bbaa4d33dcdb1a891bb',1,'core_cm4.h']]],
  ['dwt_5ffunction_5flnk1ena_5fmsk_2101',['DWT_FUNCTION_LNK1ENA_Msk',['../group__CMSIS.html#ga64bd419260c3337cacf93607d1ad27ac',1,'core_cm4.h']]],
  ['dwt_5ffunction_5flnk1ena_5fpos_2102',['DWT_FUNCTION_LNK1ENA_Pos',['../group__CMSIS.html#ga89d7c48858b4d4de96cdadfac91856a1',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fmatched_5fmsk_2103',['DWT_FUNCTION_MATCHED_Msk',['../group__CMSIS.html#gac8b1a655947490280709037808eec8ac',1,'core_cm4.h']]],
  ['dwt_5ffunction_5fmatched_5fpos_2104',['DWT_FUNCTION_MATCHED_Pos',['../group__CMSIS.html#ga22c5787493f74a6bacf6ffb103a190ba',1,'core_cm4.h']]],
  ['dwt_5flsucnt_5flsucnt_5fmsk_2105',['DWT_LSUCNT_LSUCNT_Msk',['../group__CMSIS.html#ga2186d7fc9317e20bad61336ee2925615',1,'core_cm4.h']]],
  ['dwt_5flsucnt_5flsucnt_5fpos_2106',['DWT_LSUCNT_LSUCNT_Pos',['../group__CMSIS.html#gab9394c7911b0b4312a096dad91d53a3d',1,'core_cm4.h']]],
  ['dwt_5fmask_5fmask_5fmsk_2107',['DWT_MASK_MASK_Msk',['../group__CMSIS.html#gadd798deb0f1312feab4fb05dcddc229b',1,'core_cm4.h']]],
  ['dwt_5fmask_5fmask_5fpos_2108',['DWT_MASK_MASK_Pos',['../group__CMSIS.html#gaf798ae34e2b9280ea64f4d9920cd2e7d',1,'core_cm4.h']]],
  ['dwt_5fsleepcnt_5fsleepcnt_5fmsk_2109',['DWT_SLEEPCNT_SLEEPCNT_Msk',['../group__CMSIS.html#ga1e340751d71413fef400a0a1d76cc828',1,'core_cm4.h']]],
  ['dwt_5fsleepcnt_5fsleepcnt_5fpos_2110',['DWT_SLEEPCNT_SLEEPCNT_Pos',['../group__CMSIS.html#ga0371a84a7996dc5852c56afb2676ba1c',1,'core_cm4.h']]],
  ['dwt_5ftype_2111',['DWT_Type',['../structDWT__Type.html',1,'']]]
];
