Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 20 13:44:35 2022
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topP_timing_summary_routed.rpt -pb topP_timing_summary_routed.pb -rpx topP_timing_summary_routed.rpx -warn_on_violation
| Design       : topP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (1158)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator1/FSM_sequential_shiffing_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator1/FSM_sequential_shiffing_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator1/FSM_sequential_shiffing_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator2/FSM_sequential_shiffing_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator2/FSM_sequential_shiffing_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator2/FSM_sequential_shiffing_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator3/FSM_sequential_shiffing_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator3/FSM_sequential_shiffing_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator3/FSM_sequential_shiffing_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator4/FSM_sequential_shiffing_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator4/FSM_sequential_shiffing_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pix0/concenator4/FSM_sequential_shiffing_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/nhits_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/pres_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/pres_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pix0/pres_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1158)
---------------------------------
 There are 1158 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.843        0.000                      0                 6133        0.021        0.000                      0                 6133       11.249        0.000                       0                  1164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 41.666}     83.333          12.000          
  clk40_clk_generator       {0.000 12.500}     25.000          40.000          
  clkfbout_clk_generator    {0.000 41.666}     83.333          12.000          
sys_clk_pin                 {0.000 41.660}     83.330          12.000          
  clk40_clk_generator_1     {0.000 12.500}     24.999          40.002          
  clkfbout_clk_generator_1  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          16.667        0.000                       0                     1  
  clk40_clk_generator            14.844        0.000                      0                 6016        0.287        0.000                      0                 6016       11.250        0.000                       0                  1160  
  clkfbout_clk_generator                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk40_clk_generator_1          14.858        0.000                      0                 6016        0.287        0.000                      0                 6016       11.249        0.000                       0                  1160  
  clkfbout_clk_generator_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk40_clk_generator_1  clk40_clk_generator         14.844        0.000                      0                 6016        0.021        0.000                      0                 6016  
clk40_clk_generator    clk40_clk_generator_1       14.843        0.000                      0                 6016        0.021        0.000                      0                 6016  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk40_clk_generator    clk40_clk_generator         18.252        0.000                      0                  117        0.462        0.000                      0                  117  
**async_default**      clk40_clk_generator_1  clk40_clk_generator         18.252        0.000                      0                  117        0.196        0.000                      0                  117  
**async_default**      clk40_clk_generator    clk40_clk_generator_1       18.251        0.000                      0                  117        0.196        0.000                      0                  117  
**async_default**      clk40_clk_generator_1  clk40_clk_generator_1       18.266        0.000                      0                  117        0.462        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_generator
  To Clock:  clk40_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       14.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.659ns (17.235%)  route 7.967ns (82.765%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 23.459 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.756     6.456    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.580 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7/O
                         net (fo=1, routed)           0.000     6.580    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7_n_0
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     6.825 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38/O
                         net (fo=1, routed)           0.640     7.465    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.298     7.763 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12/O
                         net (fo=1, routed)           0.000     7.763    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12_n_0
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     8.001 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5/O
                         net (fo=1, routed)           0.571     8.572    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.298     8.870 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000     8.870    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.435    23.459    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.490    23.948    
                         clock uncertainty           -0.266    23.683    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    23.714    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 1.666ns (17.722%)  route 7.735ns (82.278%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.240     5.940    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.064 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0/O
                         net (fo=1, routed)           0.000     6.064    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.309 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36/O
                         net (fo=1, routed)           0.802     7.111    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.298     7.409 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11/O
                         net (fo=1, routed)           0.000     7.409    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11_n_0
    SLICE_X29Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     7.654 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4/O
                         net (fo=1, routed)           0.693     8.347    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.298     8.645 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000     8.645    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.437    23.461    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.490    23.950    
                         clock uncertainty           -0.266    23.685    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    23.716    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.716    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.659ns (18.075%)  route 7.519ns (81.925%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         5.753     5.453    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.577 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1/O
                         net (fo=1, routed)           0.000     5.577    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1_n_0
    SLICE_X31Y98         MUXF7 (Prop_muxf7_I0_O)      0.238     5.815 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26/O
                         net (fo=1, routed)           0.812     6.627    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.298     6.925 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9/O
                         net (fo=1, routed)           0.000     6.925    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9_n_0
    SLICE_X31Y99         MUXF7 (Prop_muxf7_I1_O)      0.245     7.170 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.955     8.125    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.298     8.423 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     8.423    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    23.969    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         23.969    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.666ns (18.766%)  route 7.212ns (81.234%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.427     5.127    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6/O
                         net (fo=1, routed)           0.000     5.251    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     5.496 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19/O
                         net (fo=1, routed)           0.808     6.304    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19_n_0
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.298     6.602 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000     6.602    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     6.847 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.977     7.824    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.298     8.122 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.122    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.440    23.464    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.490    23.953    
                         clock uncertainty           -0.266    23.688    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    23.719    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.639ns (17.980%)  route 7.477ns (82.020%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.862     5.563    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4/O
                         net (fo=1, routed)           0.000     5.687    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4_n_0
    SLICE_X23Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43/O
                         net (fo=1, routed)           0.968     6.872    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43_n_0
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.299     7.171 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13/O
                         net (fo=1, routed)           0.000     7.171    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13_n_0
    SLICE_X19Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     7.416 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5/O
                         net (fo=1, routed)           0.646     8.062    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.298     8.360 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     8.360    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.615    23.639    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.570    24.209    
                         clock uncertainty           -0.266    23.943    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)        0.031    23.974    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 0.456ns (5.119%)  route 8.452ns (94.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 23.533 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.452     8.150    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.509    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/WCLK
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/CLK
                         clock pessimism              0.490    24.022    
                         clock uncertainty           -0.266    23.757    
    SLICE_X2Y96          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.817    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.817    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 15.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.257ns (62.960%)  route 0.151ns (37.040%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    clk40
    SLICE_X16Y105        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  counter_reg[8]/Q
                         net (fo=14, routed)          0.151    -0.225    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2_n_0
    SLICE_X17Y104        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.109 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.919    -0.752    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.250    -0.501    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.105    -0.396    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.614%)  route 0.170ns (42.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.329    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad[6]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2/O
                         net (fo=1, routed)           0.119    -0.165    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000    -0.120    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1_n_0
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.250    -0.509    
    SLICE_X18Y117        FDPE (Hold_fdpe_C_D)         0.091    -0.418    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.668%)  route 0.180ns (41.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.180    -0.201    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gdiff.gcry_1_sym.diff_pntr_pad_reg[11][8]
    SLICE_X18Y116        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    -0.156    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]_0[0]
    SLICE_X18Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.086    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[9]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.269    -0.489    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.384    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/config_intern_2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.193%)  route 0.249ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y103        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/Q
                         net (fo=1, routed)           0.249    -0.128    pix0/config_in_2[1]
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    pix0/clk40
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X15Y111        FDCE (Hold_fdce_C_D)         0.070    -0.433    pix0/config_intern_2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pix0/cmd_decoder/cmd_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/cmd_decoder/cmd_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.675    -0.488    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.360 r  pix0/cmd_decoder/cmd_count_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.183    pix0/cmd_decoder/cmd_count__0[3]
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.099    -0.084 r  pix0/cmd_decoder/cmd_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    pix0/cmd_decoder/cmd_count[4]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.950    -0.721    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/C
                         clock pessimism              0.232    -0.488    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.092    -0.396    pix0/cmd_decoder/cmd_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 localTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            localTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (57.006%)  route 0.188ns (42.994%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[12]/Q
                         net (fo=2, routed)           0.188    -0.191    localTime_reg_n_0_[12]
    SLICE_X26Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.083 r  localTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.083    localTime0[12]
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
                         clock pessimism              0.233    -0.519    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.105    -0.414    localTime_reg[12]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.309ns (68.302%)  route 0.143ns (31.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=10, routed)          0.143    -0.250    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[2]
    SLICE_X18Y114        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181    -0.069 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000    -0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[4]
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.914    -0.757    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X18Y114        FDCE (Hold_fdce_C_D)         0.105    -0.401    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.265ns (56.297%)  route 0.206ns (43.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.206    -0.176    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[8]
    SLICE_X18Y116        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.052 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.052    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[10]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.269    -0.489    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.384    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 localTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            localTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.872%)  route 0.189ns (43.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.190    localTime_reg_n_0_[8]
    SLICE_X26Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.082 r  localTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    localTime0[8]
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
                         clock pessimism              0.233    -0.519    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.105    -0.414    localTime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pix0/concenator1/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/concenator1/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.194%)  route 0.229ns (49.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.637    -0.526    pix0/concenator1/clk40
    SLICE_X11Y129        FDCE                                         r  pix0/concenator1/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  pix0/concenator1/shift_reg_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.264    pix0/concenator1/shift_reg[16]
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  pix0/concenator1/shift_reg[12]_i_2/O
                         net (fo=1, routed)           0.107    -0.111    pix0/concenator1/shift_reg[12]_i_2_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  pix0/concenator1/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    pix0/concenator1/shift_reg[12]_i_1_n_0
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/concenator1/clk40
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/C
                         clock pessimism              0.269    -0.490    
    SLICE_X9Y130         FDCE (Hold_fdce_C_D)         0.091    -0.399    pix0/concenator1/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_clk_generator
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X13Y102    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X17Y106    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X21Y106    l1a_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X22Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X22Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X30Y117    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1152_1215_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y128    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y128    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y129     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1984_2047_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X8Y129     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1984_2047_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_generator_1
  To Clock:  clk40_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack       14.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.659ns (17.235%)  route 7.967ns (82.765%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 23.458 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.756     6.456    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.580 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7/O
                         net (fo=1, routed)           0.000     6.580    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7_n_0
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     6.825 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38/O
                         net (fo=1, routed)           0.640     7.465    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.298     7.763 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12/O
                         net (fo=1, routed)           0.000     7.763    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12_n_0
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     8.001 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5/O
                         net (fo=1, routed)           0.571     8.572    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.298     8.870 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000     8.870    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.435    23.458    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.490    23.947    
                         clock uncertainty           -0.251    23.697    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    23.728    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.728    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             15.085ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 1.666ns (17.722%)  route 7.735ns (82.278%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.460 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.240     5.940    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.064 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0/O
                         net (fo=1, routed)           0.000     6.064    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.309 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36/O
                         net (fo=1, routed)           0.802     7.111    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.298     7.409 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11/O
                         net (fo=1, routed)           0.000     7.409    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11_n_0
    SLICE_X29Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     7.654 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4/O
                         net (fo=1, routed)           0.693     8.347    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.298     8.645 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000     8.645    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.437    23.460    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.490    23.949    
                         clock uncertainty           -0.251    23.699    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    23.730    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.730    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.085    

Slack (MET) :             15.561ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.659ns (18.075%)  route 7.519ns (81.925%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         5.753     5.453    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.577 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1/O
                         net (fo=1, routed)           0.000     5.577    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1_n_0
    SLICE_X31Y98         MUXF7 (Prop_muxf7_I0_O)      0.238     5.815 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26/O
                         net (fo=1, routed)           0.812     6.627    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.298     6.925 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9/O
                         net (fo=1, routed)           0.000     6.925    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9_n_0
    SLICE_X31Y99         MUXF7 (Prop_muxf7_I1_O)      0.245     7.170 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.955     8.125    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.298     8.423 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     8.423    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    23.984    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         23.984    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 15.561    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.251    23.770    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.830    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.830    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.251    23.770    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.830    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         23.830    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.251    23.770    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.830    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         23.830    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.574ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.251    23.770    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.830    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         23.830    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.574    

Slack (MET) :             15.611ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.666ns (18.766%)  route 7.212ns (81.234%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.463 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.427     5.127    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6/O
                         net (fo=1, routed)           0.000     5.251    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     5.496 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19/O
                         net (fo=1, routed)           0.808     6.304    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19_n_0
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.298     6.602 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000     6.602    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     6.847 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.977     7.824    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.298     8.122 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.122    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.440    23.463    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.490    23.952    
                         clock uncertainty           -0.251    23.702    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    23.733    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 15.611    

Slack (MET) :             15.629ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.639ns (17.980%)  route 7.477ns (82.020%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.638 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.862     5.563    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4/O
                         net (fo=1, routed)           0.000     5.687    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4_n_0
    SLICE_X23Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43/O
                         net (fo=1, routed)           0.968     6.872    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43_n_0
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.299     7.171 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13/O
                         net (fo=1, routed)           0.000     7.171    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13_n_0
    SLICE_X19Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     7.416 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5/O
                         net (fo=1, routed)           0.646     8.062    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.298     8.360 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     8.360    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.615    23.638    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.570    24.208    
                         clock uncertainty           -0.251    23.958    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)        0.031    23.989    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         23.989    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 15.629    

Slack (MET) :             15.681ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 0.456ns (5.119%)  route 8.452ns (94.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 23.532 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.452     8.150    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.509    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/WCLK
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.251    23.771    
    SLICE_X2Y96          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.831    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.831    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 15.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.257ns (62.960%)  route 0.151ns (37.040%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    clk40
    SLICE_X16Y105        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  counter_reg[8]/Q
                         net (fo=14, routed)          0.151    -0.225    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2_n_0
    SLICE_X17Y104        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.109 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.919    -0.752    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.250    -0.501    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.105    -0.396    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.614%)  route 0.170ns (42.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.329    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad[6]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2/O
                         net (fo=1, routed)           0.119    -0.165    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000    -0.120    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1_n_0
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.250    -0.509    
    SLICE_X18Y117        FDPE (Hold_fdpe_C_D)         0.091    -0.418    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.668%)  route 0.180ns (41.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.180    -0.201    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gdiff.gcry_1_sym.diff_pntr_pad_reg[11][8]
    SLICE_X18Y116        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    -0.156    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]_0[0]
    SLICE_X18Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.086    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[9]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.269    -0.489    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.384    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/config_intern_2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.193%)  route 0.249ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y103        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/Q
                         net (fo=1, routed)           0.249    -0.128    pix0/config_in_2[1]
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    pix0/clk40
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/C
                         clock pessimism              0.249    -0.503    
    SLICE_X15Y111        FDCE (Hold_fdce_C_D)         0.070    -0.433    pix0/config_intern_2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 pix0/cmd_decoder/cmd_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/cmd_decoder/cmd_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.675    -0.488    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.360 r  pix0/cmd_decoder/cmd_count_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.183    pix0/cmd_decoder/cmd_count__0[3]
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.099    -0.084 r  pix0/cmd_decoder/cmd_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    pix0/cmd_decoder/cmd_count[4]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.950    -0.721    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/C
                         clock pessimism              0.232    -0.488    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.092    -0.396    pix0/cmd_decoder/cmd_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 localTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            localTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (57.006%)  route 0.188ns (42.994%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[12]/Q
                         net (fo=2, routed)           0.188    -0.191    localTime_reg_n_0_[12]
    SLICE_X26Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.083 r  localTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.083    localTime0[12]
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
                         clock pessimism              0.233    -0.519    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.105    -0.414    localTime_reg[12]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.309ns (68.302%)  route 0.143ns (31.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=10, routed)          0.143    -0.250    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[2]
    SLICE_X18Y114        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181    -0.069 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000    -0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[4]
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.914    -0.757    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.250    -0.506    
    SLICE_X18Y114        FDCE (Hold_fdce_C_D)         0.105    -0.401    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.265ns (56.297%)  route 0.206ns (43.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.206    -0.176    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[8]
    SLICE_X18Y116        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.052 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.052    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[10]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.269    -0.489    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.384    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 localTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            localTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.872%)  route 0.189ns (43.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.190    localTime_reg_n_0_[8]
    SLICE_X26Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.082 r  localTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    localTime0[8]
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
                         clock pessimism              0.233    -0.519    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.105    -0.414    localTime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 pix0/concenator1/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/concenator1/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.194%)  route 0.229ns (49.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.637    -0.526    pix0/concenator1/clk40
    SLICE_X11Y129        FDCE                                         r  pix0/concenator1/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  pix0/concenator1/shift_reg_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.264    pix0/concenator1/shift_reg[16]
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  pix0/concenator1/shift_reg[12]_i_2/O
                         net (fo=1, routed)           0.107    -0.111    pix0/concenator1/shift_reg[12]_i_2_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  pix0/concenator1/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    pix0/concenator1/shift_reg[12]_i_1_n_0
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/concenator1/clk40
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/C
                         clock pessimism              0.269    -0.490    
    SLICE_X9Y130         FDCE (Hold_fdce_C_D)         0.091    -0.399    pix0/concenator1/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_clk_generator_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.999      22.844     BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.999      23.750     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X13Y102    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X17Y106    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X21Y106    l1a_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         24.999      23.999     SLICE_X22Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         24.999      23.999     SLICE_X22Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.999      23.999     SLICE_X23Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X30Y117    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1152_1215_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X14Y123    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1600_1663_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y125     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y128    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y128    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X12Y116    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1344_1407_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X2Y109     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1792_1855_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y129     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1984_2047_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.499      11.249     SLICE_X8Y129     pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_1984_2047_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_generator_1
  To Clock:  clk40_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       14.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.844ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.659ns (17.235%)  route 7.967ns (82.765%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 23.459 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.756     6.456    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.580 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7/O
                         net (fo=1, routed)           0.000     6.580    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7_n_0
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     6.825 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38/O
                         net (fo=1, routed)           0.640     7.465    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.298     7.763 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12/O
                         net (fo=1, routed)           0.000     7.763    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12_n_0
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     8.001 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5/O
                         net (fo=1, routed)           0.571     8.572    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.298     8.870 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000     8.870    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.435    23.459    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.490    23.948    
                         clock uncertainty           -0.266    23.683    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    23.714    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.714    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 14.844    

Slack (MET) :             15.071ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 1.666ns (17.722%)  route 7.735ns (82.278%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.240     5.940    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.064 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0/O
                         net (fo=1, routed)           0.000     6.064    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.309 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36/O
                         net (fo=1, routed)           0.802     7.111    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.298     7.409 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11/O
                         net (fo=1, routed)           0.000     7.409    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11_n_0
    SLICE_X29Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     7.654 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4/O
                         net (fo=1, routed)           0.693     8.347    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.298     8.645 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000     8.645    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.437    23.461    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.490    23.950    
                         clock uncertainty           -0.266    23.685    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    23.716    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.716    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.071    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.659ns (18.075%)  route 7.519ns (81.925%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         5.753     5.453    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.577 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1/O
                         net (fo=1, routed)           0.000     5.577    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1_n_0
    SLICE_X31Y98         MUXF7 (Prop_muxf7_I0_O)      0.238     5.815 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26/O
                         net (fo=1, routed)           0.812     6.627    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.298     6.925 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9/O
                         net (fo=1, routed)           0.000     6.925    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9_n_0
    SLICE_X31Y99         MUXF7 (Prop_muxf7_I1_O)      0.245     7.170 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.955     8.125    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.298     8.423 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     8.423    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    23.969    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         23.969    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.560ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.532 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.560    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.666ns (18.766%)  route 7.212ns (81.234%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.464 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.427     5.127    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6/O
                         net (fo=1, routed)           0.000     5.251    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     5.496 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19/O
                         net (fo=1, routed)           0.808     6.304    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19_n_0
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.298     6.602 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000     6.602    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     6.847 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.977     7.824    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.298     8.122 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.122    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.440    23.464    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.490    23.953    
                         clock uncertainty           -0.266    23.688    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    23.719    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         23.719    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.639ns (17.980%)  route 7.477ns (82.020%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.639 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.862     5.563    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4/O
                         net (fo=1, routed)           0.000     5.687    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4_n_0
    SLICE_X23Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43/O
                         net (fo=1, routed)           0.968     6.872    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43_n_0
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.299     7.171 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13/O
                         net (fo=1, routed)           0.000     7.171    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13_n_0
    SLICE_X19Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     7.416 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5/O
                         net (fo=1, routed)           0.646     8.062    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.298     8.360 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     8.360    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.615    23.639    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.570    24.209    
                         clock uncertainty           -0.266    23.943    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)        0.031    23.974    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 0.456ns (5.119%)  route 8.452ns (94.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 23.533 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.452     8.150    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.509    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/WCLK
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/CLK
                         clock pessimism              0.490    24.022    
                         clock uncertainty           -0.266    23.757    
    SLICE_X2Y96          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.817    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.817    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 15.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.257ns (62.960%)  route 0.151ns (37.040%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    clk40
    SLICE_X16Y105        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  counter_reg[8]/Q
                         net (fo=14, routed)          0.151    -0.225    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2_n_0
    SLICE_X17Y104        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.109 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.919    -0.752    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.250    -0.501    
                         clock uncertainty            0.266    -0.236    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.105    -0.131    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.614%)  route 0.170ns (42.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.329    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad[6]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2/O
                         net (fo=1, routed)           0.119    -0.165    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000    -0.120    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1_n_0
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.266    -0.244    
    SLICE_X18Y117        FDPE (Hold_fdpe_C_D)         0.091    -0.153    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.668%)  route 0.180ns (41.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.180    -0.201    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gdiff.gcry_1_sym.diff_pntr_pad_reg[11][8]
    SLICE_X18Y116        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    -0.156    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]_0[0]
    SLICE_X18Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.086    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[9]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.269    -0.489    
                         clock uncertainty            0.266    -0.224    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.119    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/config_intern_2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.193%)  route 0.249ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y103        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/Q
                         net (fo=1, routed)           0.249    -0.128    pix0/config_in_2[1]
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    pix0/clk40
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/C
                         clock pessimism              0.249    -0.503    
                         clock uncertainty            0.266    -0.238    
    SLICE_X15Y111        FDCE (Hold_fdce_C_D)         0.070    -0.168    pix0/config_intern_2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pix0/cmd_decoder/cmd_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/cmd_decoder/cmd_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.675    -0.488    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.360 r  pix0/cmd_decoder/cmd_count_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.183    pix0/cmd_decoder/cmd_count__0[3]
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.099    -0.084 r  pix0/cmd_decoder/cmd_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    pix0/cmd_decoder/cmd_count[4]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.950    -0.721    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.266    -0.223    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.092    -0.131    pix0/cmd_decoder/cmd_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 localTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            localTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (57.006%)  route 0.188ns (42.994%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[12]/Q
                         net (fo=2, routed)           0.188    -0.191    localTime_reg_n_0_[12]
    SLICE_X26Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.083 r  localTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.083    localTime0[12]
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
                         clock pessimism              0.233    -0.519    
                         clock uncertainty            0.266    -0.254    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.105    -0.149    localTime_reg[12]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.309ns (68.302%)  route 0.143ns (31.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=10, routed)          0.143    -0.250    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[2]
    SLICE_X18Y114        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181    -0.069 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000    -0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[4]
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.914    -0.757    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.266    -0.241    
    SLICE_X18Y114        FDCE (Hold_fdce_C_D)         0.105    -0.136    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.265ns (56.297%)  route 0.206ns (43.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.206    -0.176    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[8]
    SLICE_X18Y116        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.052 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.052    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[10]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.269    -0.489    
                         clock uncertainty            0.266    -0.224    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.119    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 localTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            localTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.872%)  route 0.189ns (43.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.190    localTime_reg_n_0_[8]
    SLICE_X26Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.082 r  localTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    localTime0[8]
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
                         clock pessimism              0.233    -0.519    
                         clock uncertainty            0.266    -0.254    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.105    -0.149    localTime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/concenator1/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/concenator1/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.194%)  route 0.229ns (49.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.637    -0.526    pix0/concenator1/clk40
    SLICE_X11Y129        FDCE                                         r  pix0/concenator1/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  pix0/concenator1/shift_reg_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.264    pix0/concenator1/shift_reg[16]
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  pix0/concenator1/shift_reg[12]_i_2/O
                         net (fo=1, routed)           0.107    -0.111    pix0/concenator1/shift_reg[12]_i_2_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  pix0/concenator1/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    pix0/concenator1/shift_reg[12]_i_1_n_0
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/concenator1/clk40
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X9Y130         FDCE (Hold_fdce_C_D)         0.091    -0.134    pix0/concenator1/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_generator
  To Clock:  clk40_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack       14.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.843ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 1.659ns (17.235%)  route 7.967ns (82.765%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 23.458 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.756     6.456    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.124     6.580 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7/O
                         net (fo=1, routed)           0.000     6.580    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g7_b7_n_0
    SLICE_X33Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     6.825 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38/O
                         net (fo=1, routed)           0.640     7.465    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_38_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.298     7.763 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12/O
                         net (fo=1, routed)           0.000     7.763    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_12_n_0
    SLICE_X32Y92         MUXF7 (Prop_muxf7_I0_O)      0.238     8.001 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5/O
                         net (fo=1, routed)           0.571     8.572    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]_i_5_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.298     8.870 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000     8.870    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.435    23.458    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.490    23.947    
                         clock uncertainty           -0.266    23.682    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    23.713    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         23.713    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                 14.843    

Slack (MET) :             15.070ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 1.666ns (17.722%)  route 7.735ns (82.278%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 23.460 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         6.240     5.940    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.064 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0/O
                         net (fo=1, routed)           0.000     6.064    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g27_b0_n_0
    SLICE_X29Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     6.309 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36/O
                         net (fo=1, routed)           0.802     7.111    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_36_n_0
    SLICE_X29Y92         LUT6 (Prop_lut6_I3_O)        0.298     7.409 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11/O
                         net (fo=1, routed)           0.000     7.409    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_11_n_0
    SLICE_X29Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     7.654 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4/O
                         net (fo=1, routed)           0.693     8.347    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_4_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I3_O)        0.298     8.645 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000     8.645    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.437    23.460    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X29Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.490    23.949    
                         clock uncertainty           -0.266    23.684    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    23.715    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.715    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 15.070    

Slack (MET) :             15.546ns  (required time - arrival time)
  Source:                 counterStartTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.659ns (18.075%)  route 7.519ns (81.925%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[1]/Q
                         net (fo=724, routed)         5.753     5.453    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.124     5.577 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1/O
                         net (fo=1, routed)           0.000     5.577    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g46_b1_n_0
    SLICE_X31Y98         MUXF7 (Prop_muxf7_I0_O)      0.238     5.815 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26/O
                         net (fo=1, routed)           0.812     6.627    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_26_n_0
    SLICE_X31Y99         LUT6 (Prop_lut6_I0_O)        0.298     6.925 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9/O
                         net (fo=1, routed)           0.000     6.925    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_9_n_0
    SLICE_X31Y99         MUXF7 (Prop_muxf7_I1_O)      0.245     7.170 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3/O
                         net (fo=1, routed)           0.955     8.125    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_3_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I1_O)        0.298     8.423 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1/O
                         net (fo=1, routed)           0.000     8.423    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X31Y100        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)        0.031    23.968    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         23.968    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 15.546    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.266    23.755    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.815    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.266    23.755    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.815    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.266    23.755    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.815    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.559ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 0.456ns (5.059%)  route 8.557ns (94.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 23.531 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.557     8.256    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/ADDRD0
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.508    23.531    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/WCLK
    SLICE_X6Y97          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD/CLK
                         clock pessimism              0.490    24.020    
                         clock uncertainty           -0.266    23.755    
    SLICE_X6Y97          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.815    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 15.559    

Slack (MET) :             15.596ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        8.878ns  (logic 1.666ns (18.766%)  route 7.212ns (81.234%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 23.463 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.427     5.127    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6/O
                         net (fo=1, routed)           0.000     5.251    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g61_b6_n_0
    SLICE_X19Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     5.496 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19/O
                         net (fo=1, routed)           0.808     6.304    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_19_n_0
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.298     6.602 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7/O
                         net (fo=1, routed)           0.000     6.602    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_7_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I1_O)      0.245     6.847 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2/O
                         net (fo=1, routed)           0.977     7.824    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_2_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.298     8.122 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.122    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.440    23.463    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y96         FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.490    23.952    
                         clock uncertainty           -0.266    23.687    
    SLICE_X15Y96         FDRE (Setup_fdre_C_D)        0.031    23.718    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         23.718    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 15.596    

Slack (MET) :             15.613ns  (required time - arrival time)
  Source:                 counterStartTime_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.639ns (17.980%)  route 7.477ns (82.020%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 23.638 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.737    -0.756    clk40
    SLICE_X20Y109        FDRE                                         r  counterStartTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.300 r  counterStartTime_reg[0]/Q
                         net (fo=724, routed)         5.862     5.563    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4/O
                         net (fo=1, routed)           0.000     5.687    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g13_b4_n_0
    SLICE_X23Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     5.904 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43/O
                         net (fo=1, routed)           0.968     6.872    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_43_n_0
    SLICE_X19Y101        LUT6 (Prop_lut6_I1_O)        0.299     7.171 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13/O
                         net (fo=1, routed)           0.000     7.171    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_13_n_0
    SLICE_X19Y101        MUXF7 (Prop_muxf7_I1_O)      0.245     7.416 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5/O
                         net (fo=1, routed)           0.646     8.062    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]_i_5_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.298     8.360 r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     8.360    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.615    23.638    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X18Y101        FDRE                                         r  time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.570    24.208    
                         clock uncertainty           -0.266    23.942    
    SLICE_X18Y101        FDRE (Setup_fdre_C_D)        0.031    23.973    time_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                 15.613    

Slack (MET) :             15.666ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 0.456ns (5.119%)  route 8.452ns (94.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 23.532 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.758ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.735    -0.758    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.302 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=643, routed)         8.452     8.150    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/ADDRD0
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.509    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/WCLK
    SLICE_X2Y96          RAMD64E                                      r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA/CLK
                         clock pessimism              0.490    24.021    
                         clock uncertainty           -0.266    23.756    
    SLICE_X2Y96          RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    23.816    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_896_959_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         23.816    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 15.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.257ns (62.960%)  route 0.151ns (37.040%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    clk40
    SLICE_X16Y105        FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  counter_reg[8]/Q
                         net (fo=14, routed)          0.151    -0.225    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[8]
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_2_n_0
    SLICE_X17Y104        MUXF7 (Prop_muxf7_I0_O)      0.071    -0.109 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.919    -0.752    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X17Y104        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism              0.250    -0.501    
                         clock uncertainty            0.266    -0.236    
    SLICE_X17Y104        FDRE (Hold_fdre_C_D)         0.105    -0.131    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.231ns (57.614%)  route 0.170ns (42.386%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.380 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/Q
                         net (fo=1, routed)           0.051    -0.329    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/diff_pntr_pad[6]
    SLICE_X19Y115        LUT6 (Prop_lut6_I4_O)        0.045    -0.284 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2/O
                         net (fo=1, routed)           0.119    -0.165    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_2_n_0
    SLICE_X18Y117        LUT6 (Prop_lut6_I1_O)        0.045    -0.120 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1/O
                         net (fo=1, routed)           0.000    -0.120    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_i_1_n_0
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.266    -0.244    
    SLICE_X18Y117        FDPE (Hold_fdpe_C_D)         0.091    -0.153    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.256ns (58.668%)  route 0.180ns (41.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.180    -0.201    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gdiff.gcry_1_sym.diff_pntr_pad_reg[11][8]
    SLICE_X18Y116        LUT2 (Prop_lut2_I1_O)        0.045    -0.156 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_carry__1_i_3/O
                         net (fo=1, routed)           0.000    -0.156    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]_0[0]
    SLICE_X18Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.086 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.086    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[9]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.269    -0.489    
                         clock uncertainty            0.266    -0.224    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.119    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/config_intern_2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.193%)  route 0.249ns (63.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.646    -0.517    hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X15Y103        FDRE                                         r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  hit_rom/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/Q
                         net (fo=1, routed)           0.249    -0.128    pix0/config_in_2[1]
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    pix0/clk40
    SLICE_X15Y111        FDCE                                         r  pix0/config_intern_2_reg[25]/C
                         clock pessimism              0.249    -0.503    
                         clock uncertainty            0.266    -0.238    
    SLICE_X15Y111        FDCE (Hold_fdce_C_D)         0.070    -0.168    pix0/config_intern_2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pix0/cmd_decoder/cmd_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/cmd_decoder/cmd_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.196%)  route 0.177ns (43.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.675    -0.488    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128    -0.360 r  pix0/cmd_decoder/cmd_count_reg[3]/Q
                         net (fo=4, routed)           0.177    -0.183    pix0/cmd_decoder/cmd_count__0[3]
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.099    -0.084 r  pix0/cmd_decoder/cmd_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    pix0/cmd_decoder/cmd_count[4]_i_1_n_0
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.950    -0.721    pix0/cmd_decoder/clk40
    SLICE_X0Y104         FDCE                                         r  pix0/cmd_decoder/cmd_count_reg[4]/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.266    -0.223    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.092    -0.131    pix0/cmd_decoder/cmd_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 localTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            localTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (57.006%)  route 0.188ns (42.994%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[12]/Q
                         net (fo=2, routed)           0.188    -0.191    localTime_reg_n_0_[12]
    SLICE_X26Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.083 r  localTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.083    localTime0[12]
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y104        FDRE                                         r  localTime_reg[12]/C
                         clock pessimism              0.233    -0.519    
                         clock uncertainty            0.266    -0.254    
    SLICE_X26Y104        FDRE (Hold_fdre_C_D)         0.105    -0.149    localTime_reg[12]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.309ns (68.302%)  route 0.143ns (31.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.642    -0.521    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X18Y113        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y113        FDCE (Prop_fdce_C_Q)         0.128    -0.393 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=10, routed)          0.143    -0.250    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[2]
    SLICE_X18Y114        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.181    -0.069 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000    -0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[4]
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.914    -0.757    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y114        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.250    -0.506    
                         clock uncertainty            0.266    -0.241    
    SLICE_X18Y114        FDCE (Hold_fdce_C_D)         0.105    -0.136    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.265ns (56.297%)  route 0.206ns (43.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.641    -0.522    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y115        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=7, routed)           0.206    -0.176    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/Q[8]
    SLICE_X18Y116        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.052 r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.052    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp[10]
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.912    -0.759    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y116        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.269    -0.489    
                         clock uncertainty            0.266    -0.224    
    SLICE_X18Y116        FDCE (Hold_fdce_C_D)         0.105    -0.119    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 localTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            localTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.872%)  route 0.189ns (43.128%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.644    -0.519    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  localTime_reg[8]/Q
                         net (fo=3, routed)           0.189    -0.190    localTime_reg_n_0_[8]
    SLICE_X26Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.082 r  localTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.082    localTime0[8]
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.918    -0.753    clk40
    SLICE_X26Y103        FDRE                                         r  localTime_reg[8]/C
                         clock pessimism              0.233    -0.519    
                         clock uncertainty            0.266    -0.254    
    SLICE_X26Y103        FDRE (Hold_fdre_C_D)         0.105    -0.149    localTime_reg[8]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pix0/concenator1/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/concenator1/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk40_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.194%)  route 0.229ns (49.806%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.637    -0.526    pix0/concenator1/clk40
    SLICE_X11Y129        FDCE                                         r  pix0/concenator1/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  pix0/concenator1/shift_reg_reg[16]/Q
                         net (fo=2, routed)           0.122    -0.264    pix0/concenator1/shift_reg[16]
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  pix0/concenator1/shift_reg[12]_i_2/O
                         net (fo=1, routed)           0.107    -0.111    pix0/concenator1/shift_reg[12]_i_2_n_0
    SLICE_X9Y130         LUT6 (Prop_lut6_I4_O)        0.045    -0.066 r  pix0/concenator1/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    pix0/concenator1/shift_reg[12]_i_1_n_0
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/concenator1/clk40
    SLICE_X9Y130         FDCE                                         r  pix0/concenator1/shift_reg_reg[12]/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X9Y130         FDCE (Hold_fdce_C_D)         0.091    -0.134    pix0/concenator1/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40_clk_generator
  To Clock:  clk40_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       18.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.692    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.570    24.262    
                         clock uncertainty           -0.266    23.996    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.591    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.252    

Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.692    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.570    24.262    
                         clock uncertainty           -0.266    23.996    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.591    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.252    

Slack (MET) :             18.446ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.580ns (9.799%)  route 5.339ns (90.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 23.694 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.722     5.147    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y121         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.670    23.694    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y121         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.570    24.264    
                         clock uncertainty           -0.266    23.998    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    23.593    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.593    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 18.446    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.017%)  route 0.792ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.334     0.448    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y120        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.908    -0.763    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y120        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.269    -0.493    
    SLICE_X18Y120        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.588    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.732%)  route 0.807ns (81.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.348     0.463    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y126        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.905    -0.766    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X13Y126        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.269    -0.496    
    SLICE_X13Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.269    -0.492    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.269    -0.492    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  1.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40_clk_generator_1
  To Clock:  clk40_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       18.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.692    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.570    24.262    
                         clock uncertainty           -0.266    23.996    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.591    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.252    

Slack (MET) :             18.252ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.692    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.570    24.262    
                         clock uncertainty           -0.266    23.996    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.591    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.252    

Slack (MET) :             18.446ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.580ns (9.799%)  route 5.339ns (90.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 23.694 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.722     5.147    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y121         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.670    23.694    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y121         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.570    24.264    
                         clock uncertainty           -0.266    23.998    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    23.593    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.593    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 18.446    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_generator rise@25.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.634 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                     25.000    25.000 r  
    L17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.024 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.634    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/C
                         clock pessimism              0.570    24.204    
                         clock uncertainty           -0.266    23.938    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.533    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         23.533    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.017%)  route 0.792ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.334     0.448    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y120        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.908    -0.763    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y120        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.269    -0.493    
                         clock uncertainty            0.266    -0.228    
    SLICE_X18Y120        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.323    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.732%)  route 0.807ns (81.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.348     0.463    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y126        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.905    -0.766    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X13Y126        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.266    -0.231    
    SLICE_X13Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.323    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.269    -0.492    
                         clock uncertainty            0.266    -0.227    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.269    -0.492    
                         clock uncertainty            0.266    -0.227    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40_clk_generator
  To Clock:  clk40_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack       18.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.691 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.691    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.570    24.261    
                         clock uncertainty           -0.266    23.995    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.590    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         23.590    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.691 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.691    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.570    24.261    
                         clock uncertainty           -0.266    23.995    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.590    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         23.590    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.445ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.580ns (9.799%)  route 5.339ns (90.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 23.693 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.722     5.147    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y121         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.670    23.693    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y121         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.570    24.263    
                         clock uncertainty           -0.266    23.997    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    23.592    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.592    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 18.445    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    

Slack (MET) :             18.771ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.266    23.937    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.532    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         23.532    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    -0.490    
                         clock uncertainty            0.266    -0.225    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.374    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.269    -0.497    
                         clock uncertainty            0.266    -0.232    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.381    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.017%)  route 0.792ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.334     0.448    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y120        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.908    -0.763    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y120        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.269    -0.493    
                         clock uncertainty            0.266    -0.228    
    SLICE_X18Y120        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.323    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.732%)  route 0.807ns (81.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.348     0.463    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y126        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.905    -0.766    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X13Y126        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.266    -0.231    
    SLICE_X13Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.323    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.269    -0.492    
                         clock uncertainty            0.266    -0.227    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.527ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.269    -0.492    
                         clock uncertainty            0.266    -0.227    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.319    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40_clk_generator_1
  To Clock:  clk40_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack       18.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.266ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.691 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.691    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                         clock pessimism              0.570    24.261    
                         clock uncertainty           -0.251    24.011    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.606    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.266    

Slack (MET) :             18.266ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.580ns (9.491%)  route 5.531ns (90.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.691 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.914     5.339    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y122         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.668    23.691    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y122         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.570    24.261    
                         clock uncertainty           -0.251    24.011    
    SLICE_X4Y122         FDCE (Recov_fdce_C_CLR)     -0.405    23.606    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         23.606    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                 18.266    

Slack (MET) :             18.460ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.580ns (9.799%)  route 5.339ns (90.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.306ns = ( 23.693 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.722     5.147    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X4Y121         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.670    23.693    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y121         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism              0.570    24.263    
                         clock uncertainty           -0.251    24.013    
    SLICE_X4Y121         FDCE (Recov_fdce_C_CLR)     -0.405    23.608    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         23.608    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 18.460    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    

Slack (MET) :             18.786ns  (required time - arrival time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
                            (recovery check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk40_clk_generator_1 rise@24.999ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.580ns (10.482%)  route 4.953ns (89.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 23.633 - 24.999 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.496ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.721    -0.772    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.456    -0.316 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           1.617     1.302    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[2]
    SLICE_X23Y123        LUT3 (Prop_lut3_I0_O)        0.124     1.426 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         3.336     4.761    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X9Y113         FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                     24.999    24.999 r  
    L17                                               0.000    24.999 r  clk (IN)
                         net (fo=0)                   0.000    24.999    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.345 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.932    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.023 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        1.610    23.633    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y113         FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2/C
                         clock pessimism              0.570    24.203    
                         clock uncertainty           -0.251    23.953    
    SLICE_X9Y113         FDCE (Recov_fdce_C_CLR)     -0.405    23.548    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         23.548    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 18.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.232%)  route 0.225ns (63.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y123        FDPE (Prop_fdpe_C_Q)         0.128    -0.402 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.225    -0.177    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X18Y117        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.911    -0.760    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y117        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    -0.490    
    SLICE_X18Y117        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.128ns (19.975%)  route 0.513ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.634    -0.529    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y122        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y122        FDPE (Prop_fdpe_C_Q)         0.128    -0.401 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.513     0.111    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y123        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.904    -0.767    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y123        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.269    -0.497    
    SLICE_X22Y123        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.646    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.186ns (19.017%)  route 0.792ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.334     0.448    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X18Y120        FDPE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.908    -0.763    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X18Y120        FDPE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.269    -0.493    
    SLICE_X18Y120        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.588    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.732%)  route 0.807ns (81.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.348     0.463    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X13Y126        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.905    -0.766    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X13Y126        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism              0.269    -0.496    
    SLICE_X13Y126        FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.269    -0.492    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk40_clk_generator_1  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_generator_1 rise@0.000ns - clk40_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.970%)  route 0.849ns (82.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.633    -0.530    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y123        FDRE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=4, routed)           0.459     0.069    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/p_0_in[1]
    SLICE_X23Y123        LUT3 (Prop_lut3_I1_O)        0.045     0.114 f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpr1.dout_i[15]_i_3/O
                         net (fo=111, routed)         0.391     0.505    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__3_0
    SLICE_X19Y119        FDCE                                         f  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk0/inst/clk40_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk0/inst/clkout1_buf/O
                         net (fo=1158, routed)        0.909    -0.762    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X19Y119        FDCE                                         r  pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.269    -0.492    
    SLICE_X19Y119        FDCE (Remov_fdce_C_CLR)     -0.092    -0.584    pix0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  1.089    





