============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 09 2023  03:14:37 am
  Module:                 risc_v_Pad_Frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (356 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-     113                  
             Slack:=     356                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[3][0]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31382/z                              (u)     in_0->z F     unmapped_complex2      1  1.1     0    16     125    (-,-) 
  risc_v_top_i/g31357/z                              (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     142    (-,-) 
  risc_v_top_i/g31352/z                              (u)     in_1->z R     unmapped_or2           1  1.2     0    16     158    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[32]/d       -       -       R     unmapped_d_flop        1    -     -     0     158    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][7]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31717/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[39]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][6]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31719/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[38]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][5]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31723/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[37]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][4]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31718/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[36]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][3]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31720/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[35]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][2]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31722/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[34]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (388 ps) Setup Check with Pin risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      80                  
             Slack:=     388                  

#-------------------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_uart_val_reg[4][1]/q   (u)     clk->q  R     unmapped_d_flop        1  1.2     0    64     109    (-,-) 
  risc_v_top_i/g31721/z                              (u)     in_0->z R     unmapped_complex2      1  1.2     0    16     125    (-,-) 
  risc_v_top_i/mem_wb_datapath_ffd_q_reg[33]/d       -       -       R     unmapped_d_flop        1    -     -     0     125    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (392 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[28]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[28]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      76                  
             Slack:=     392                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[28]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[28]/q              (u)     clk->q R     unmapped_d_flop      6  7.2     0    76     121    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[28]/d -       -      R     unmapped_d_flop      6    -     -     0     121    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (392 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[2]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[2]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      76                  
             Slack:=     392                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[2]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[2]/q              (u)     clk->q R     unmapped_d_flop      6  7.2     0    76     121    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[2]/d -       -      R     unmapped_d_flop      6    -     -     0     121    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[29]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[29]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[29]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[29]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[29]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[26]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[26]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[26]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[26]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[26]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[24]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[24]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[24]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[24]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[24]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[22]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[22]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[22]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[22]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[22]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[20]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[20]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[20]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[20]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[20]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[18]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[18]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[18]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[18]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[18]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[17]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[17]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[17]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[17]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[17]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[16]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[16]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[16]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[16]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[16]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[14]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[14]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[14]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[14]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[14]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[13]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[13]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[13]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[13]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[13]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[12]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[12]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[12]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[12]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[12]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[10]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[10]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[10]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[10]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[10]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[9]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[9]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[9]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[9]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[9]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[8]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[8]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[8]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[8]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[8]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[6]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[6]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[6]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[6]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[6]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[5]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[5]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[5]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[5]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[5]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (394 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[4]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      75                  
             Slack:=     394                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q              (u)     clk->q R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[4]/d -       -      R     unmapped_d_flop      5    -     -     0     120    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[30]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[30]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[30]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[30]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[30]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[27]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[27]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[27]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[27]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[27]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[25]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[25]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[25]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[25]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[25]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[23]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[23]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[23]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[23]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[23]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[21]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[21]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[21]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[21]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[21]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[19]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[19]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[19]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[19]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[19]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[15]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[15]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[15]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[15]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[15]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[11]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[11]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[11]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[11]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[11]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[7]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[7]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[7]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[7]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[7]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (395 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[3]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[3]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      73                  
             Slack:=     395                  

#--------------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[3]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[3]/q              (u)     clk->q R     unmapped_d_flop      4  4.8     0    73     118    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[3]/d -       -      R     unmapped_d_flop      4    -     -     0     118    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (398 ps) Setup Check with Pin risc_v_top_i/if_id_datapath_ffd_q_reg[31]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+     500            0     
       Src Latency:+      20           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=     535           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=     513                  
      Launch Clock:-      45                  
         Data Path:-      70                  
             Slack:=     398                  

#---------------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[31]/clk            -       -      R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/q              (u)     clk->q R     unmapped_d_flop      3  3.6     0    70     116    (-,-) 
  risc_v_top_i/if_id_datapath_ffd_q_reg[31]/d -       -      R     unmapped_d_flop      3    -     -     0     116    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (611 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     367                  
             Slack:=     611                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.3     0    22     143    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     166    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     188    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     210    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     232    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     255    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     277    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     299    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     322    (-,-) 
  risc_v_top_i/g31003/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     344    (-,-) 
  risc_v_top_i/g31087/z                                                          (u)     in_0->z F     unmapped_complex2      2  2.2     0    20     364    (-,-) 
  risc_v_top_i/g31345/z                                                          (u)     in_0->z F     unmapped_or2           1  1.1     0    16     380    (-,-) 
  risc_v_top_i/g31346/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     396    (-,-) 
  risc_v_top_i/g31725/z                                                          (u)     in_0->z R     unmapped_and2          1  1.2     0    16     412    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[12]/d  -       -       R     unmapped_d_flop        1    -     -     0     412    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (647 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     331                  
             Slack:=     647                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.3     0    22     143    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     166    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     188    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     210    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     232    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     255    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     277    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     299    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     322    (-,-) 
  risc_v_top_i/g31003/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     344    (-,-) 
  risc_v_top_i/g31348/z                                                          (u)     in_0->z F     unmapped_or2           1  1.1     0    16     360    (-,-) 
  risc_v_top_i/g31349/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     376    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[11]/d  -       -       R     unmapped_d_flop        1    -     -     0     376    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (653 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     325                  
             Slack:=     653                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.3     0    22     143    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     166    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     188    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     210    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     232    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     255    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     277    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     299    (-,-) 
  risc_v_top_i/g31017/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     322    (-,-) 
  risc_v_top_i/g31355/z                                                          (u)     in_0->z F     unmapped_or2           1  1.1     0    16     338    (-,-) 
  risc_v_top_i/g31356/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     354    (-,-) 
  risc_v_top_i/g31724/z                                                          (u)     in_0->z R     unmapped_and2          1  1.2     0    16     370    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[10]/d  -       -       R     unmapped_d_flop        1    -     -     0     370    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (692 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     286                  
             Slack:=     692                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.3     0    22     143    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     166    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     188    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     210    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     232    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     255    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     277    (-,-) 
  risc_v_top_i/g31387/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     299    (-,-) 
  risc_v_top_i/g31359/z                                                          (u)     in_0->z F     unmapped_or2           1  1.1     0    16     315    (-,-) 
  risc_v_top_i/g31360/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     332    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[9]/d   -       -       R     unmapped_d_flop        1    -     -     0     332    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (695 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[19]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[19]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     283                  
             Slack:=     695                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop        5  6.0     0    75     120    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2         1  1.1     0    16     136    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2           1  1.1     0    16     152    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     176    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     201    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2           8  8.8     0    30     231    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g550/z (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     254    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g704/z (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     276    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g636/z (u)     in_0->z F     unmapped_complex2      2  2.2     0    20     296    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g832/z (u)     in_0->z F     unmapped_or2           1  1.1     0    16     312    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g833/z (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     328    (-,-) 
  risc_v_top_i/ff_pc_q_reg[19]/d           -       -       R     unmapped_d_flop        1    -     -     0     328    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (711 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     267                  
             Slack:=     711                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g264/z (u)     in_0->z F     unmapped_nand2         4  4.4     0    25     146    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g254/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     170    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g246/z (u)     in_0->z F     unmapped_or2           4  4.4     0    25     195    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g238/z (u)     in_1->z F     unmapped_or2           5  5.5     0    26     221    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g236/z (u)     in_0->z F     unmapped_or2           3  3.3     0    22     244    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g224/z (u)     in_0->z F     unmapped_complex2      2  2.2     0    20     264    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g201/z (u)     in_1->z F     unmapped_or2           1  1.1     0    16     280    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g202/z (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     296    (-,-) 
  risc_v_top_i/g31710/z                                                               (u)     in_1->z R     unmapped_and2          1  1.2     0    16     312    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[17]/d     -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (711 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     267                  
             Slack:=     711                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                    Timing Point                                     Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/clk    -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[0]/q      (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g264/z (u)     in_0->z F     unmapped_nand2         4  4.4     0    25     146    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g254/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     170    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g246/z (u)     in_0->z F     unmapped_or2           4  4.4     0    25     195    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g238/z (u)     in_1->z F     unmapped_or2           5  5.5     0    26     221    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g226/z (u)     in_0->z F     unmapped_or2           3  3.3     0    22     244    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g123/z (u)     in_0->z F     unmapped_complex2      2  2.2     0    20     264    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g207/z (u)     in_0->z F     unmapped_or2           1  1.1     0    16     280    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_inc_delay_5ms_add_32_42/g208/z (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     296    (-,-) 
  risc_v_top_i/g31714/z                                                               (u)     in_1->z R     unmapped_and2          1  1.2     0    16     312    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_tx_uart_delay_5ms_cuenta_reg[15]/d     -       -       R     unmapped_d_flop        1    -     -     0     312    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (714 ps) Setup Check with Pin risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     264                  
             Slack:=     714                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/clk -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[0]/q   (u)     clk->q  R     unmapped_d_flop        6  7.2     0    76     121    (-,-) 
  risc_v_top_i/g31652/z                                                          (u)     in_0->z F     unmapped_nand2         3  3.3     0    22     143    (-,-) 
  risc_v_top_i/g31541/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     166    (-,-) 
  risc_v_top_i/g31007/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     188    (-,-) 
  risc_v_top_i/g31485/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     210    (-,-) 
  risc_v_top_i/g31448/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     232    (-,-) 
  risc_v_top_i/g31436/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     255    (-,-) 
  risc_v_top_i/g31396/z                                                          (u)     in_0->z F     unmapped_complex2      3  3.3     0    22     277    (-,-) 
  risc_v_top_i/g31380/z                                                          (u)     in_1->z F     unmapped_or2           1  1.1     0    16     293    (-,-) 
  risc_v_top_i/g31381/z                                                          (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     309    (-,-) 
  risc_v_top_i/uart_IP_module_UART_full_duplex_rx_uart_BR_pulse_count_reg[8]/d   -       -       R     unmapped_d_flop        1    -     -     0     309    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (715 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[31]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[31]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     263                  
             Slack:=     715                  

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2       1  1.1     0    16     136    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2         1  1.1     0    16     152    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     176    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     201    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2         8  8.8     0    30     231    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g895/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     256    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g870/z (u)     in_0->z F     unmapped_or2         2  2.2     0    20     276    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g859/z (u)     in_0->z F     unmapped_or2         1  1.1     0    16     292    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g860/z (u)     in_1->z R     unmapped_nand2       1  1.2     0    16     308    (-,-) 
  risc_v_top_i/ff_pc_q_reg[31]/d           -       -       R     unmapped_d_flop      1    -     -     0     308    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (715 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[30]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[30]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     263                  
             Slack:=     715                  

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2       1  1.1     0    16     136    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2         1  1.1     0    16     152    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     176    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     201    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2         8  8.8     0    30     231    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g895/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     256    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g874/z (u)     in_0->z F     unmapped_or2         2  2.2     0    20     276    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g841/z (u)     in_0->z F     unmapped_or2         1  1.1     0    16     292    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g842/z (u)     in_1->z R     unmapped_nand2       1  1.2     0    16     308    (-,-) 
  risc_v_top_i/ff_pc_q_reg[30]/d           -       -       R     unmapped_d_flop      1    -     -     0     308    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (715 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[29]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[29]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     263                  
             Slack:=     715                  

#-------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)         3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop      5  6.0     0    75     120    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2       1  1.1     0    16     136    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2         1  1.1     0    16     152    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     176    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     201    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2         8  8.8     0    30     231    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g888/z (u)     in_1->z F     unmapped_or2         4  4.4     0    25     256    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g878/z (u)     in_0->z F     unmapped_or2         2  2.2     0    20     276    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g850/z (u)     in_0->z F     unmapped_or2         1  1.1     0    16     292    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g851/z (u)     in_1->z R     unmapped_nand2       1  1.2     0    16     308    (-,-) 
  risc_v_top_i/ff_pc_q_reg[29]/d           -       -       R     unmapped_d_flop      1    -     -     0     308    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (715 ps) Setup Check with Pin risc_v_top_i/ff_pc_q_reg[25]/clk->d
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i/ff_pc_q_reg[4]/clk
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i/ff_pc_q_reg[25]/d
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+      30           30     
       Net Latency:+      15 (I)       15 (I) 
           Arrival:=    1045           45     
                                              
             Setup:-      14                  
       Uncertainty:-       8                  
     Required Time:=    1023                  
      Launch Clock:-      45                  
         Data Path:-     263                  
             Slack:=     715                  

#---------------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i/ff_pc_q_reg[4]/clk          -       -       R     (arrival)           3300    -    55     0      45    (-,-) 
  risc_v_top_i/ff_pc_q_reg[4]/q            (u)     clk->q  R     unmapped_d_flop        5  6.0     0    75     120    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g944/z (u)     in_1->z F     unmapped_nand2         1  1.1     0    16     136    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g928/z (u)     in_1->z F     unmapped_or2           1  1.1     0    16     152    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g919/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     176    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g543/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     201    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g904/z (u)     in_0->z F     unmapped_or2           8  8.8     0    30     231    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g888/z (u)     in_1->z F     unmapped_or2           4  4.4     0    25     256    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g663/z (u)     in_0->z F     unmapped_complex2      2  2.2     0    20     276    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g838/z (u)     in_0->z F     unmapped_or2           1  1.1     0    16     292    (-,-) 
  risc_v_top_i/adder_pc_4_add_15_16/g839/z (u)     in_1->z R     unmapped_nand2         1  1.2     0    16     308    (-,-) 
  risc_v_top_i/ff_pc_q_reg[25]/d           -       -       R     unmapped_d_flop        1    -     -     0     308    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).


