Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Jun 10 21:50:33 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.336        0.000                      0                  730        0.089        0.000                      0                  730        0.538        0.000                       0                   448  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
CLK100MHZ         {0.000 5.000}        10.000          100.000         
  CLKFBIN         {0.000 5.000}        10.000          100.000         
  CLKFBIN_1       {0.000 20.000}       40.000          25.000          
  FPGA1_inst_n_9  {0.000 5.000}        10.000          100.000         
  clk_A           {0.000 31.250}       62.500          16.000          
  clk_feedback2   {0.000 5.000}        10.000          100.000         
  pixel_clk_x5    {0.000 1.347}        2.694           371.250         
    pixel_clk     {0.000 5.387}        13.468          74.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                           3.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                           8.751        0.000                       0                     2  
  CLKFBIN_1                                                                                                                                                        38.751        0.000                       0                     2  
  FPGA1_inst_n_9        6.148        0.000                      0                   76        0.187        0.000                      0                   76        4.500        0.000                       0                    42  
  clk_A                53.965        0.000                      0                  363        0.089        0.000                      0                  363       30.750        0.000                       0                   179  
  clk_feedback2                                                                                                                                                     8.751        0.000                       0                     2  
  pixel_clk_x5                                                                                                                                                      0.538        0.000                       0                    11  
    pixel_clk           4.336        0.000                      0                  291        0.137        0.000                      0                  291        4.407        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA1_inst_n_9
  To Clock:  FPGA1_inst_n_9

Setup :            0  Failing Endpoints,  Worst Slack        6.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 2.454ns (68.051%)  route 1.152ns (31.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns = ( 17.524 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[16]
                         net (fo=1, routed)           1.152    11.966    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[16]
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.445    17.524    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/C
                         clock pessimism              0.768    18.292    
                         clock uncertainty           -0.074    18.219    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.105    18.114    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]
  -------------------------------------------------------------------
                         required time                         18.114    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 2.454ns (70.729%)  route 1.016ns (29.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns = ( 17.524 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[1]
                         net (fo=1, routed)           1.016    11.829    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[1]
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.445    17.524    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X8Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/C
                         clock pessimism              0.768    18.292    
                         clock uncertainty           -0.074    18.219    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)       -0.045    18.174    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.174    
                         arrival time                         -11.829    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
                            (rising edge-triggered cell FDSE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.287ns (35.389%)  route 2.350ns (64.611%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 17.591 - 10.000 ) 
    Source Clock Delay      (SCD):    8.316ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.562     8.316    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.478     8.794 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[7]/Q
                         net (fo=1, routed)           1.564    10.358    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg_n_0_[7]
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.298    10.656 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_13/O
                         net (fo=1, routed)           0.000    10.656    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_13_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    10.870 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg_i_5/O
                         net (fo=1, routed)           0.786    11.656    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg_i_5_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I5_O)        0.297    11.953 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1/O
                         net (fo=1, routed)           0.000    11.953    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1_n_0
    SLICE_X7Y8           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.512    17.591    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y8           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
                         clock pessimism              0.754    18.345    
                         clock uncertainty           -0.074    18.272    
    SLICE_X7Y8           FDSE (Setup_fdse_C_D)        0.031    18.303    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 2.454ns (71.538%)  route 0.976ns (28.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 17.523 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           0.976    11.790    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[10]
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.444    17.523    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]/C
                         clock pessimism              0.768    18.291    
                         clock uncertainty           -0.074    18.218    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)       -0.047    18.171    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         18.171    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 2.454ns (71.525%)  route 0.977ns (28.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.524ns = ( 17.524 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[5]
                         net (fo=1, routed)           0.977    11.791    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[5]
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.445    17.524    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y5           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[5]/C
                         clock pessimism              0.768    18.292    
                         clock uncertainty           -0.074    18.219    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.047    18.172    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 2.454ns (73.683%)  route 0.876ns (26.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 17.523 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[30])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[30]
                         net (fo=1, routed)           0.876    11.690    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[30]
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.444    17.523    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]/C
                         clock pessimism              0.768    18.291    
                         clock uncertainty           -0.074    18.218    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)       -0.030    18.188    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[30]
  -------------------------------------------------------------------
                         required time                         18.188    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  6.497    

Slack (MET) :             6.498ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 2.454ns (72.823%)  route 0.916ns (27.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 17.590 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[9]
                         net (fo=1, routed)           0.916    11.730    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[9]
    SLICE_X7Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.511    17.590    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]/C
                         clock pessimism              0.754    18.344    
                         clock uncertainty           -0.074    18.271    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)       -0.043    18.228    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[9]
  -------------------------------------------------------------------
                         required time                         18.228    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  6.498    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 2.454ns (74.373%)  route 0.846ns (25.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 17.523 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[24]
                         net (fo=1, routed)           0.846    11.659    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[24]
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.444    17.523    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X8Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]/C
                         clock pessimism              0.768    18.291    
                         clock uncertainty           -0.074    18.218    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)       -0.045    18.173    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[24]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 2.454ns (75.050%)  route 0.816ns (24.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 17.523 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[8]
                         net (fo=1, routed)           0.816    11.630    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[8]
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.444    17.523    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X9Y7           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]/C
                         clock pessimism              0.768    18.291    
                         clock uncertainty           -0.074    18.218    
    SLICE_X9Y7           FDRE (Setup_fdre_C_D)       -0.040    18.178    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[8]
  -------------------------------------------------------------------
                         required time                         18.178    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FPGA1_inst_n_9 rise@10.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 2.454ns (75.897%)  route 0.779ns (24.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.590ns = ( 17.590 - 10.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.754ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           3.470     4.909    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.997 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.660     6.658    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.754 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.606     8.360    FPGA1_inst/RAM_inst0/CLK_SPI_O
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454    10.814 r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DOBDO[29]
                         net (fo=1, routed)           0.779    11.593    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/D[29]
    SLICE_X7Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                     10.000    10.000 r  
    L5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    11.369 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.954    14.323    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.406 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.987    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.078 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          1.511    17.590    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y9           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]/C
                         clock pessimism              0.754    18.344    
                         clock uncertainty           -0.074    18.271    
    SLICE_X7Y9           FDRE (Setup_fdre_C_D)       -0.093    18.178    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[29]
  -------------------------------------------------------------------
                         required time                         18.178    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                  6.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
                            (rising edge-triggered cell FDSE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.083     3.071    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[3]
    SLICE_X7Y8           LUT6 (Prop_lut6_I4_O)        0.045     3.116 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1/O
                         net (fo=1, routed)           0.000     3.116    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_i_1_n_0
    SLICE_X7Y8           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X7Y8           FDSE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
                         clock pessimism             -0.732     2.837    
    SLICE_X7Y8           FDSE (Hold_fdse_C_D)         0.092     2.929    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.690%)  route 0.210ns (50.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.210     3.198    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X6Y8           LUT3 (Prop_lut3_I1_O)        0.043     3.241 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.241    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[2]
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.131     2.955    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.690%)  route 0.210ns (50.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.210     3.198    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.043     3.241 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     3.241    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[4]
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.131     2.955    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.210     3.198    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X6Y8           LUT4 (Prop_lut4_I2_O)        0.045     3.243 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.243    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[3]
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     2.945    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.931%)  route 0.210ns (50.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.210     3.198    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[1]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.045     3.243 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.243    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[1]
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.120     2.944    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.914%)  route 0.256ns (55.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     2.988 f  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.256     3.245    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[0]
    SLICE_X6Y8           LUT1 (Prop_lut1_I0_O)        0.045     3.290 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.290    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/p_0_in__1[0]
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     2.945    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.247ns (42.530%)  route 0.334ns (57.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     2.972 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.158     3.131    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.099     3.230 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0/O
                         net (fo=5, routed)           0.175     3.405    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_R)         0.009     2.833    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.247ns (42.530%)  route 0.334ns (57.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     2.972 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.158     3.131    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.099     3.230 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0/O
                         net (fo=5, routed)           0.175     3.405    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_R)         0.009     2.833    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.247ns (42.530%)  route 0.334ns (57.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     2.972 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.158     3.131    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.099     3.230 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0/O
                         net (fo=5, routed)           0.175     3.405    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_R)         0.009     2.833    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by FPGA1_inst_n_9  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             FPGA1_inst_n_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA1_inst_n_9 rise@0.000ns - FPGA1_inst_n_9 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.247ns (42.530%)  route 0.334ns (57.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.745ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.464     1.672    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.722 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.208    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.234 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.591     2.824    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     2.972 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/Q
                         net (fo=4, routed)           0.158     3.131    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg__0[4]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.099     3.230 r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0/O
                         net (fo=5, routed)           0.175     3.405    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt[4]_i_1__0_n_0
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock FPGA1_inst_n_9 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.702     2.097    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.150 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.680    FPGA1_inst/clocking_1_inst/sclk_active_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.709 r  FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/O
                         net (fo=41, routed)          0.861     3.569    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/CLK_SPI_O
    SLICE_X6Y8           FDRE                                         r  FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
                         clock pessimism             -0.745     2.824    
    SLICE_X6Y8           FDRE (Hold_fdre_C_R)         0.009     2.833    FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           3.405    
  -------------------------------------------------------------------
                         slack                                  0.572    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA1_inst_n_9
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   FPGA1_inst/clocking_1_inst/sclk_active_reg_BUFG_collapsed_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X7Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  FPGA1_inst/clocking_1_inst/MMCME2_BASE_SPI_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y5       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X7Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/MOSI_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y8       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/bitcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y9       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y9       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y9       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y9       FPGA1_inst/SpiTx/spi_tx_pure_vhdl_gen.spi_tx_pure_vhdl_inst/nxt_data_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_A
  To Clock:  clk_A

Setup :            0  Failing Endpoints,  Worst Slack       53.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.965ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 1.456ns (17.933%)  route 6.663ns (82.067%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.221 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          1.252    11.955    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.326    12.281 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.283    13.564    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X11Y5          LUT3 (Prop_lut3_I0_O)        0.150    13.714 r  FPGA1_inst/QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=1, routed)           0.602    14.317    FPGA1_inst/QLINK1/DECODE_n_19
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.443    68.221    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.441    68.662    
                         clock uncertainty           -0.098    68.564    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)       -0.283    68.281    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         68.281    
                         arrival time                         -14.317    
  -------------------------------------------------------------------
                         slack                                 53.965    

Slack (MET) :             54.126ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 1.458ns (18.534%)  route 6.409ns (81.466%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 68.218 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.152    13.240 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.824    14.064    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.440    68.218    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[29]/C
                         clock pessimism              0.441    68.659    
                         clock uncertainty           -0.098    68.561    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.371    68.190    FPGA1_inst/QLINK1/data32_reg[29]
  -------------------------------------------------------------------
                         required time                         68.190    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 54.126    

Slack (MET) :             54.126ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 1.458ns (18.534%)  route 6.409ns (81.466%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.718ns = ( 68.218 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.152    13.240 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.824    14.064    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.440    68.218    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y10          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[31]/C
                         clock pessimism              0.441    68.659    
                         clock uncertainty           -0.098    68.561    
    SLICE_X8Y10          FDRE (Setup_fdre_C_CE)      -0.371    68.190    FPGA1_inst/QLINK1/data32_reg[31]
  -------------------------------------------------------------------
                         required time                         68.190    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 54.126    

Slack (MET) :             54.228ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 1.458ns (18.856%)  route 6.274ns (81.144%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.221 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.152    13.240 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.690    13.930    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.443    68.221    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[28]/C
                         clock pessimism              0.441    68.662    
                         clock uncertainty           -0.098    68.564    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.407    68.157    FPGA1_inst/QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         68.157    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 54.228    

Slack (MET) :             54.228ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 1.458ns (18.856%)  route 6.274ns (81.144%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.721ns = ( 68.221 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.152    13.240 r  FPGA1_inst/QLINK1/DECODE/data32[31]_i_1/O
                         net (fo=4, routed)           0.690    13.930    FPGA1_inst/QLINK1/DECODE_n_58
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.443    68.221    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X11Y6          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[30]/C
                         clock pessimism              0.441    68.662    
                         clock uncertainty           -0.098    68.564    
    SLICE_X11Y6          FDRE (Setup_fdre_C_CE)      -0.407    68.157    FPGA1_inst/QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         68.157    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 54.228    

Slack (MET) :             54.234ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 1.458ns (18.928%)  route 6.245ns (81.072%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.220 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.180    12.902    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X12Y8          LUT3 (Prop_lut3_I1_O)        0.152    13.054 r  FPGA1_inst/QLINK1/DECODE/data32[11]_i_1/O
                         net (fo=4, routed)           0.846    13.900    FPGA1_inst/QLINK1/DECODE_n_63
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.442    68.220    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X9Y6           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[10]/C
                         clock pessimism              0.441    68.661    
                         clock uncertainty           -0.098    68.563    
    SLICE_X9Y6           FDRE (Setup_fdre_C_CE)      -0.429    68.134    FPGA1_inst/QLINK1/data32_reg[10]
  -------------------------------------------------------------------
                         required time                         68.134    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                 54.234    

Slack (MET) :             54.255ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.454ns (18.494%)  route 6.408ns (81.506%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.720ns = ( 68.220 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          1.252    11.955    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.326    12.281 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.150    13.431    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X8Y6           LUT3 (Prop_lut3_I0_O)        0.148    13.579 r  FPGA1_inst/QLINK1/DECODE/data32[6]_i_1/O
                         net (fo=1, routed)           0.480    14.059    FPGA1_inst/QLINK1/DECODE_n_43
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.442    68.220    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X10Y7          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[6]/C
                         clock pessimism              0.441    68.661    
                         clock uncertainty           -0.098    68.563    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)       -0.249    68.314    FPGA1_inst/QLINK1/data32_reg[6]
  -------------------------------------------------------------------
                         required time                         68.314    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 54.255    

Slack (MET) :             54.389ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 1.456ns (18.927%)  route 6.237ns (81.073%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.219 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          1.252    11.955    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.326    12.281 f  FPGA1_inst/QLINK1/DECODE/adr[6]_i_2/O
                         net (fo=10, routed)          1.122    13.403    FPGA1_inst/QLINK1/DECODE/adr[6]_i_2_n_0
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.150    13.553 r  FPGA1_inst/QLINK1/DECODE/data32[22]_i_1/O
                         net (fo=1, routed)           0.337    13.890    FPGA1_inst/QLINK1/DECODE_n_27
    SLICE_X9Y8           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.219    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X9Y8           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[22]/C
                         clock pessimism              0.441    68.660    
                         clock uncertainty           -0.098    68.562    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)       -0.283    68.279    FPGA1_inst/QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                         68.279    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                 54.389    

Slack (MET) :             54.391ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 1.430ns (18.321%)  route 6.375ns (81.679%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.219 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.212 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.791    14.003    FPGA1_inst/QLINK1/DECODE_n_59
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.219    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[25]/C
                         clock pessimism              0.441    68.660    
                         clock uncertainty           -0.098    68.562    
    SLICE_X8Y7           FDRE (Setup_fdre_C_CE)      -0.169    68.393    FPGA1_inst/QLINK1/data32_reg[25]
  -------------------------------------------------------------------
                         required time                         68.393    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 54.391    

Slack (MET) :             54.391ns  (required time - arrival time)
  Source:                 FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/data32_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_A rise@62.500ns - clk_A rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 1.430ns (18.321%)  route 6.375ns (81.679%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.719ns = ( 68.219 - 62.500 ) 
    Source Clock Delay      (SCD):    6.197ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.360     2.799    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.887 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.656     4.543    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.639 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.558     6.197    FPGA1_inst/QLINK1/DECODE/clk_A_BUFG
    SLICE_X15Y11         FDRE                                         r  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDRE (Prop_fdre_C_Q)         0.456     6.653 f  FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/Q
                         net (fo=17, routed)          1.217     7.871    FPGA1_inst/QLINK1/DECODE/dec_data[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I1_O)        0.124     7.995 f  FPGA1_inst/QLINK1/DECODE/adr[5]_i_13/O
                         net (fo=1, routed)           0.844     8.839    FPGA1_inst/QLINK1/DECODE/adr[5]_i_13_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_12/O
                         net (fo=1, routed)           0.658     9.621    FPGA1_inst/QLINK1/DECODE/adr[5]_i_12_n_0
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.745 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_9/O
                         net (fo=2, routed)           0.806    10.551    FPGA1_inst/QLINK1/DECODE/adr[5]_i_9_n_0
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.152    10.703 r  FPGA1_inst/QLINK1/DECODE/adr[5]_i_4/O
                         net (fo=13, routed)          0.693    11.396    FPGA1_inst/QLINK1/DECODE/adr[5]_i_4_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I2_O)        0.326    11.722 f  FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=23, routed)          1.366    13.088    FPGA1_inst/QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X11Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.212 r  FPGA1_inst/QLINK1/DECODE/data32[27]_i_1/O
                         net (fo=4, routed)           0.791    14.003    FPGA1_inst/QLINK1/DECODE_n_59
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.157    65.026    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    65.109 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           1.578    66.687    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    66.778 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         1.441    68.219    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X8Y7           FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[27]/C
                         clock pessimism              0.441    68.660    
                         clock uncertainty           -0.098    68.562    
    SLICE_X8Y7           FDRE (Setup_fdre_C_CE)      -0.169    68.393    FPGA1_inst/QLINK1/data32_reg[27]
  -------------------------------------------------------------------
                         required time                         68.393    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                 54.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.254%)  route 0.260ns (63.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X10Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.148     2.000 r  FPGA1_inst/QLINK1/data32_reg[8]/Q
                         net (fo=4, routed)           0.260     2.261    FPGA1_inst/RAM_inst0/data32_reg[31]_0[8]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242     2.172    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/data32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.314%)  route 0.300ns (64.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.562     1.852    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X12Y8          FDRE                                         r  FPGA1_inst/QLINK1/data32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  FPGA1_inst/QLINK1/data32_reg[12]/Q
                         net (fo=4, routed)           0.300     2.317    FPGA1_inst/RAM_inst0/data32_reg[31]_0[12]
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.500    FPGA1_inst/RAM_inst0/clk_A_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism             -0.570     1.930    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.226    FPGA1_inst/RAM_inst0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.559     1.849    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y8          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     1.990 r  FPGA1_inst/QLINK1/clk_cnt_reg[30]/Q
                         net (fo=2, routed)           0.111     2.101    FPGA1_inst/QLINK1/clk_cnt_reg[30]
    SLICE_X16Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.830     2.457    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[30]/C
                         clock pessimism             -0.591     1.865    
    SLICE_X16Y8          FDRE (Hold_fdre_C_D)         0.070     1.935    FPGA1_inst/QLINK1/timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y4          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.113     2.105    FPGA1_inst/QLINK1/clk_cnt_reg[15]
    SLICE_X17Y4          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X17Y4          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[15]/C
                         clock pessimism             -0.591     1.866    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.072     1.938    FPGA1_inst/QLINK1/timestamp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y6          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/clk_cnt_reg[21]/Q
                         net (fo=2, routed)           0.109     2.101    FPGA1_inst/QLINK1/clk_cnt_reg[21]
    SLICE_X16Y7          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.830     2.457    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y7          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[21]/C
                         clock pessimism             -0.591     1.865    
    SLICE_X16Y7          FDRE (Hold_fdre_C_D)         0.066     1.931    FPGA1_inst/QLINK1/timestamp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.041%)  route 0.115ns (44.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y1          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/clk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.115     2.108    FPGA1_inst/QLINK1/clk_cnt_reg[1]
    SLICE_X16Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.832     2.459    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[1]/C
                         clock pessimism             -0.591     1.867    
    SLICE_X16Y2          FDRE (Hold_fdre_C_D)         0.070     1.937    FPGA1_inst/QLINK1/timestamp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.796%)  route 0.116ns (45.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y6          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.116     2.108    FPGA1_inst/QLINK1/clk_cnt_reg[23]
    SLICE_X16Y7          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.830     2.457    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y7          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[23]/C
                         clock pessimism             -0.591     1.865    
    SLICE_X16Y7          FDRE (Hold_fdre_C_D)         0.072     1.937    FPGA1_inst/QLINK1/timestamp_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.560     1.850    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y5          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y5          FDRE (Prop_fdre_C_Q)         0.141     1.991 r  FPGA1_inst/QLINK1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.110     2.101    FPGA1_inst/QLINK1/clk_cnt_reg[19]
    SLICE_X18Y4          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.831     2.458    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X18Y4          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[19]/C
                         clock pessimism             -0.591     1.866    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.063     1.929    FPGA1_inst/QLINK1/timestamp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.559     1.849    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y8          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     1.990 r  FPGA1_inst/QLINK1/clk_cnt_reg[28]/Q
                         net (fo=2, routed)           0.119     2.109    FPGA1_inst/QLINK1/clk_cnt_reg[28]
    SLICE_X16Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.830     2.457    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X16Y8          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[28]/C
                         clock pessimism             -0.591     1.865    
    SLICE_X16Y8          FDRE (Hold_fdre_C_D)         0.070     1.935    FPGA1_inst/QLINK1/timestamp_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            FPGA1_inst/QLINK1/timestamp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_A  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_A
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_A rise@0.000ns - clk_A rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.523     0.730    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.780 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.485     1.265    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.291 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.561     1.851    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X19Y2          FDRE                                         r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDRE (Prop_fdre_C_Q)         0.141     1.992 r  FPGA1_inst/QLINK1/clk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.119     2.111    FPGA1_inst/QLINK1/clk_cnt_reg[4]
    SLICE_X18Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_A rise edge)      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.623     1.017    FPGA1_inst/clocking_1_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.598    clk_A
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.627 r  clk_A_BUFG_inst/O
                         net (fo=177, routed)         0.832     2.459    FPGA1_inst/QLINK1/clk_A_BUFG
    SLICE_X18Y2          FDRE                                         r  FPGA1_inst/QLINK1/timestamp_reg[4]/C
                         clock pessimism             -0.594     1.864    
    SLICE_X18Y2          FDRE (Hold_fdre_C_D)         0.063     1.927    FPGA1_inst/QLINK1/timestamp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_A
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y2      RAM_spi_debug/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         62.500      59.924     RAMB36_X0Y1      FPGA1_inst/RAM_inst0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    clk_A_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y1      FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X19Y6      FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y12     FPGA1_inst/QLINK1/DECODE/nxt_bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y12     FPGA1_inst/QLINK1/DECODE/nxt_bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X16Y12     FPGA1_inst/QLINK1/DECODE/nxt_bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X17Y12     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X15Y11     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X14Y11     FPGA1_inst/QLINK1/DECODE/nxt_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y1      FPGA1_inst/QLINK1/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y7      FPGA1_inst/QLINK1/clk_cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y7      FPGA1_inst/QLINK1/clk_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y7      FPGA1_inst/QLINK1/clk_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y5      FPGA1_inst/QLINK1/clk_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y6      FPGA1_inst/QLINK1/clk_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y6      FPGA1_inst/QLINK1/clk_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y6      FPGA1_inst/QLINK1/clk_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y6      FPGA1_inst/QLINK1/clk_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y3      FPGA1_inst/QLINK1/clk_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X19Y3      FPGA1_inst/QLINK1/clk_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback2
  To Clock:  clk_feedback2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  FPGA1_inst/clocking_1_inst/MMCME2_BASE_16_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_x5
  To Clock:  pixel_clk_x5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_x5
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y0    FPGA2_inst/clocking_2_inst/CLK_I_X5_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y12     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y11     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y10     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y9      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y16     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y15     FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLK
Min Period  n/a     BUFR/I              n/a            1.666         2.694       1.028      BUFR_X0Y1        FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.283ns (47.900%)  route 4.659ns (52.100%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.508    15.674    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124    15.798 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[5]_i_1/O
                         net (fo=1, routed)           0.000    15.798    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[5]_i_1_n_0
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X5Y17          FDSE (Setup_fdse_C_D)        0.031    20.134    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[5]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -15.798    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.283ns (49.775%)  route 4.322ns (50.225%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 19.637 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.171    15.337    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124    15.461 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1/O
                         net (fo=1, routed)           0.000    15.461    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[7]_i_1_n_0
    SLICE_X3Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.702    19.637    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]/C
                         clock pessimism              0.563    20.201    
                         clock uncertainty           -0.099    20.102    
    SLICE_X3Y16          FDSE (Setup_fdse_C_D)        0.031    20.133    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[7]
  -------------------------------------------------------------------
                         required time                         20.133    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 4.283ns (49.804%)  route 4.317ns (50.196%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 19.637 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.166    15.332    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I2_O)        0.124    15.456 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[6]_i_1/O
                         net (fo=1, routed)           0.000    15.456    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[6]_i_1_n_0
    SLICE_X3Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.702    19.637    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X3Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]/C
                         clock pessimism              0.563    20.201    
                         clock uncertainty           -0.099    20.102    
    SLICE_X3Y16          FDSE (Setup_fdse_C_D)        0.029    20.131    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[6]
  -------------------------------------------------------------------
                         required time                         20.131    
                         arrival time                         -15.456    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 4.381ns (51.006%)  route 4.208ns (48.994%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.310 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[1]
                         net (fo=3, routed)           1.246    10.556    FPGA2_inst/RAM_inst1/DOADO[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.212 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.212    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.326 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.326    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.440 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.440    FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.662 f  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_9/O[0]
                         net (fo=2, routed)           0.801    12.463    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_3[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.299    12.762 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.762    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.160 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          2.161    15.321    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124    15.445 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.445    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[1]_i_1_n_0
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X5Y17          FDSE (Setup_fdse_C_D)        0.031    20.134    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.134    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                  4.688    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.537ns  (logic 4.283ns (50.172%)  route 4.254ns (49.828%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 19.638 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.103    15.269    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I2_O)        0.124    15.393 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1/O
                         net (fo=1, routed)           0.000    15.393    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[0]_i_1_n_0
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.703    19.638    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y17          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]/C
                         clock pessimism              0.563    20.202    
                         clock uncertainty           -0.099    20.103    
    SLICE_X5Y17          FDSE (Setup_fdse_C_D)        0.029    20.132    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                         -15.393    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 4.283ns (50.501%)  route 4.198ns (49.499%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 19.641 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.047    15.213    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.124    15.337 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1/O
                         net (fo=1, routed)           0.000    15.337    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[3]_i_1_n_0
    SLICE_X4Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    19.641    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]/C
                         clock pessimism              0.563    20.205    
                         clock uncertainty           -0.099    20.106    
    SLICE_X4Y13          FDSE (Setup_fdse_C_D)        0.029    20.135    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[3]
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                         -15.337    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 4.283ns (50.544%)  route 4.191ns (49.456%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 19.641 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.040    15.206    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.124    15.330 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[2]_i_1/O
                         net (fo=1, routed)           0.000    15.330    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[2]_i_1_n_0
    SLICE_X5Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    19.641    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]/C
                         clock pessimism              0.563    20.205    
                         clock uncertainty           -0.099    20.106    
    SLICE_X5Y13          FDSE (Setup_fdse_C_D)        0.031    20.137    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[2]
  -------------------------------------------------------------------
                         required time                         20.137    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 4.283ns (50.544%)  route 4.191ns (49.456%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 19.641 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.040    15.206    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X4Y13          LUT5 (Prop_lut5_I2_O)        0.124    15.330 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.330    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[4]_i_1_n_0
    SLICE_X4Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    19.641    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[4]/C
                         clock pessimism              0.563    20.205    
                         clock uncertainty           -0.099    20.106    
    SLICE_X4Y13          FDSE (Setup_fdse_C_D)        0.031    20.137    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.137    
                         arrival time                         -15.330    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 4.283ns (50.556%)  route 4.189ns (49.444%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.173ns = ( 19.641 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     9.310 f  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[22]
                         net (fo=4, routed)           1.310    10.620    FPGA2_inst/RAM_inst1/DOADO[18]
    SLICE_X5Y2           LUT1 (Prop_lut1_I0_O)        0.124    10.744 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_11/O
                         net (fo=1, routed)           0.000    10.744    FPGA2_inst/RAM_inst1/r_out4_carry_i_11_n_0
    SLICE_X5Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.294 r  FPGA2_inst/RAM_inst1/r_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.294    FPGA2_inst/RAM_inst1/r_out4_carry_i_9_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.408    FPGA2_inst/RAM_inst1/r_out4_carry__0_i_10_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.647 f  FPGA2_inst/RAM_inst1/r_out4_carry__0_i_9/O[2]
                         net (fo=2, routed)           0.841    12.488    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_1[2]
    SLICE_X6Y3           LUT2 (Prop_lut2_I1_O)        0.302    12.790 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.790    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_i_5_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.166 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0/CO[3]
                         net (fo=24, routed)          2.038    15.204    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out4_carry__0_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I2_O)        0.124    15.328 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1/O
                         net (fo=1, routed)           0.000    15.328    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out[1]_i_1_n_0
    SLICE_X5Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.706    19.641    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X5Y13          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]/C
                         clock pessimism              0.563    20.205    
                         clock uncertainty           -0.099    20.106    
    SLICE_X5Y13          FDSE (Setup_fdse_C_D)        0.029    20.135    FPGA2_inst/hdmi_driver_inst/image_driver_inst/b_out_reg[1]
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pixel_clk rise@13.468ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.309ns  (logic 4.381ns (52.728%)  route 3.928ns (47.272%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 19.639 - 13.468 ) 
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.479     3.919    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.007 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           1.025     5.032    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982     6.014 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.842     6.856    FPGA2_inst/RAM_inst1/pixel_clk
    RAMB36_X0Y0          RAMB36E1                                     r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.310 r  FPGA2_inst/RAM_inst1/UNISIM_RAM0/DOADO[1]
                         net (fo=3, routed)           1.246    10.556    FPGA2_inst/RAM_inst1/DOADO[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.212 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.212    FPGA2_inst/RAM_inst1/r_out2_carry_i_10_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.326 r  FPGA2_inst/RAM_inst1/r_out2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.326    FPGA2_inst/RAM_inst1/r_out2_carry_i_9_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.440 r  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.440    FPGA2_inst/RAM_inst1/r_out2_carry__0_i_10_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.662 f  FPGA2_inst/RAM_inst1/r_out2_carry__0_i_9/O[0]
                         net (fo=2, routed)           0.801    12.463    FPGA2_inst/hdmi_driver_inst/image_driver_inst/UNISIM_RAM0_3[0]
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.299    12.762 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.762    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_i_6_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.160 f  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0/CO[3]
                         net (fo=24, routed)          1.881    15.041    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out2_carry__0_n_0
    SLICE_X4Y16          LUT5 (Prop_lut5_I4_O)        0.124    15.165 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1/O
                         net (fo=1, routed)           0.000    15.165    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out[4]_i_1_n_0
    SLICE_X4Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     13.468    13.468 r  
    L5                                                0.000    13.468 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.468    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         1.369    14.837 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.137    16.974    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    17.057 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.960    18.017    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    18.935 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.704    19.639    FPGA2_inst/hdmi_driver_inst/image_driver_inst/pixel_clk
    SLICE_X4Y16          FDSE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]/C
                         clock pessimism              0.563    20.203    
                         clock uncertainty           -0.099    20.104    
    SLICE_X4Y16          FDSE (Setup_fdse_C_D)        0.031    20.135    FPGA2_inst/hdmi_driver_inst/image_driver_inst/r_out_reg[4]
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.642%)  route 0.074ns (34.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.840ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.260     2.257    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X4Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     2.398 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[5]/Q
                         net (fo=2, routed)           0.074     2.472    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[5]
    SLICE_X4Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.293     2.840    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X4Y16          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]/C
                         clock pessimism             -0.583     2.257    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.078     2.335    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.076%)  route 0.130ns (47.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.263     2.260    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y5           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     2.401 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]/Q
                         net (fo=7, routed)           0.130     2.531    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][8]
    SLICE_X2Y4           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.300     2.847    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y4           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14/CLK
                         clock pessimism             -0.571     2.276    
    SLICE_X2Y4           SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.378    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][8]_srl14
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.263     2.260    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y3           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.141     2.401 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]/Q
                         net (fo=4, routed)           0.141     2.541    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][1]
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.301     2.848    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y1           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14/CLK
                         clock pessimism             -0.571     2.277    
    SLICE_X2Y1           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.386    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][1]_srl14
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.800%)  route 0.103ns (42.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.259     2.256    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X3Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     2.397 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[9]/Q
                         net (fo=1, routed)           0.103     2.500    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_7
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.843    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]/C
                         clock pessimism             -0.571     2.272    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.072     2.344    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.842%)  route 0.142ns (50.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.263     2.260    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X3Y5           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     2.401 r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]/Q
                         net (fo=7, routed)           0.142     2.543    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[0][vCounter][11]
    SLICE_X2Y4           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.300     2.847    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/pixel_clk
    SLICE_X2Y4           SRL16E                                       r  FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14/CLK
                         clock pessimism             -0.571     2.276    
    SLICE_X2Y4           SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.384    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][vCounter][11]_srl14
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X3Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     2.386 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[9]/Q
                         net (fo=2, routed)           0.059     2.445    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[9]
    SLICE_X2Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.298     2.845    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X2Y11          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[10]/C
                         clock pessimism             -0.574     2.271    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.006     2.277    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.260     2.257    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/pixel_clk
    SLICE_X1Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     2.398 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue/e_reg[8]/Q
                         net (fo=1, routed)           0.110     2.508    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_blue_n_8
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.296     2.843    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X0Y12          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]/C
                         clock pessimism             -0.573     2.270    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.070     2.340    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X5Y14          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[18]/Q
                         net (fo=2, routed)           0.119     2.518    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/Q[18]
    SLICE_X5Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.295     2.842    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/pixel_clk
    SLICE_X5Y13          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]/C
                         clock pessimism             -0.569     2.273    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.075     2.348    FPGA2_inst/hdmi_driver_inst/image_driver_inst/lfsr_inst/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.261     2.258    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X1Y10          FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[5]/Q
                         net (fo=1, routed)           0.116     2.515    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_11
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]/C
                         clock pessimism             -0.571     2.275    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.070     2.345    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.106     1.314    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.364 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.727    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     1.997 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.262     2.259    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/pixel_clk
    SLICE_X0Y9           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     2.400 r  FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/e_reg[8]/Q
                         net (fo=1, routed)           0.116     2.515    FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green_n_8
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.266     1.661    FPGA2_inst/clocking_2_inst/CLK100MHZ_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.714 r  FPGA2_inst/clocking_2_inst/MMCME2_BASE_pixelx5_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.116    FPGA2_inst/clocking_2_inst/CLK_I_X5
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     2.547 r  FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O
                         net (fo=207, routed)         0.299     2.846    FPGA2_inst/hdmi_driver_inst/dvid_1/pixel_clk
    SLICE_X1Y8           FDRE                                         r  FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]/C
                         clock pessimism             -0.571     2.275    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.070     2.345    FPGA2_inst/hdmi_driver_inst/dvid_1/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { FPGA2_inst/clocking_2_inst/BUFR_pixel_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y0   FPGA2_inst/RAM_inst1/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y12  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y11  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_B/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y10  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y9   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_CLK/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7   FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_G/OSERDESE2_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y16  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y15  FPGA2_inst/hdmi_driver_inst/dvid_1/OSERDES_R/OSERDESE2_s/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X4Y11   FPGA2_inst/hdmi_driver_inst/dvid_1/TDMS_encoder_green/dc_bias_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.081       7.101      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][10]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X6Y4    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][11]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.387       4.407      SLICE_X8Y2    FPGA2_inst/hdmi_driver_inst/Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK



