// Seed: 1362017428
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5
    , id_9,
    output supply0 id_6,
    input wire id_7
);
  assign id_3 = id_4;
  wire id_10;
  assign id_3 = id_5;
  wire id_11;
  assign id_6 = id_5 ? id_0 : -1;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output uwire id_2,
    output logic id_3,
    input supply1 id_4
);
  always @(negedge 1) id_3 = -1;
  assign id_2 = id_4 == 1;
  assign id_3 = id_4;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_6 = 0;
  logic id_6;
endmodule
