// Seed: 2881488553
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4
);
  always @(negedge id_4 or posedge id_4) begin : LABEL_0
    forever id_1 = 1;
  end
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output supply0 id_8
    , id_15,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply0 id_12,
    output wor id_13
);
  assign id_15 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_13,
      id_9
  );
  assign modCall_1.type_3 = 0;
endmodule
