$date
	Sat Oct 22 23:22:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#757145
b10 !
1"
#757146
b10 &
b10 %
1$
#757147
0"
#757150
b1 &
1#
b1 %
#757154
b0 &
b0 %
0#
0$
#1775185
b101 !
1"
#1775186
b101 &
b101 %
1$
#1775187
0"
#1775190
b10000 &
b10000 %
#1775194
b1000 &
b1000 %
#1775198
b100 &
b100 %
#1775202
b10 &
b10 %
#1775206
b1 &
1#
b1 %
#1775210
b0 &
b0 %
0#
0$
#2832512
b1011 !
1"
#2832514
b1011 &
b1011 %
1$
#2832515
0"
#2832518
b100010 &
b100010 %
#2832522
b10001 &
b10001 %
#2832526
b110100 &
b110100 %
#2832530
b11010 &
b11010 %
#2832534
b1101 &
b1101 %
#2832538
b101000 &
b101000 %
#2832542
b10100 &
b10100 %
#2832546
b1010 &
b1010 %
#2832550
b101 &
b101 %
#2832554
b10000 &
b10000 %
#2832558
b1000 &
b1000 %
#2832562
b100 &
b100 %
#2832566
b10 &
b10 %
#2832570
b1 &
b1 %
1#
#2832574
b0 &
0#
b0 %
0$
#4500012
