{"x4xx_x410_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_x410_fpga_X4_200.bit", "usrp_x410_fpga_X4_200.bit.md5", "usrp_x410_fpga_X4_200.dts", "usrp_x410_fpga_X4_200.dts.md5"], "filename": "x4xx_x410_fpga_default-gd5c2750.zip"}, "x3xx_x310_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_x310_fpga_HG.lvbitx", "usrp_x310_fpga_XG.lvbitx", "usrp_x310_fpga_HG.bit", "usrp_x310_fpga_HG.rpt", "usrp_x310_fpga_XG.bit", "usrp_x310_fpga_XG.rpt"], "filename": "x3xx_x310_fpga_default-gd5c2750.zip"}, "x3xx_x300_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_x300_fpga_HG.lvbitx", "usrp_x300_fpga_XG.lvbitx", "usrp_x300_fpga_HG.bit", "usrp_x300_fpga_HG.rpt", "usrp_x300_fpga_XG.bit", "usrp_x300_fpga_XG.rpt"], "filename": "x3xx_x300_fpga_default-gd5c2750.zip"}, "e3xx_e310_sg1_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_e310_sg1_fpga.bit", "usrp_e310_sg1_fpga.bit.md5", "usrp_e310_sg1_fpga.dts", "usrp_e310_sg1_fpga.dts.md5", "usrp_e310_sg1_fpga.rpt", "usrp_e310_sg1_idle_fpga.bit", "usrp_e310_sg1_idle_fpga.bit.md5", "usrp_e310_sg1_idle_fpga.dts", "usrp_e310_sg1_idle_fpga.dts.md5", "usrp_e310_sg1_idle_fpga.rpt"], "filename": "e3xx_e310_sg1_fpga_default-gd5c2750.zip"}, "e3xx_e310_sg3_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_e310_sg3_fpga.bit", "usrp_e310_sg3_fpga.bit.md5", "usrp_e310_sg3_fpga.dts", "usrp_e310_sg3_fpga.dts.md5", "usrp_e310_sg3_fpga.rpt", "usrp_e310_sg3_idle_fpga.bit", "usrp_e310_sg3_idle_fpga.bit.md5", "usrp_e310_sg3_idle_fpga.dts", "usrp_e310_sg3_idle_fpga.dts.md5", "usrp_e310_sg3_idle_fpga.rpt"], "filename": "e3xx_e310_sg3_fpga_default-gd5c2750.zip"}, "e3xx_e320_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_e320_fpga_1G.bit", "usrp_e320_fpga_1G.bit.md5", "usrp_e320_fpga_1G.dts", "usrp_e320_fpga_1G.dts.md5", "usrp_e320_fpga_1G.rpt", "usrp_e320_fpga_XG.bit", "usrp_e320_fpga_XG.bit.md5", "usrp_e320_fpga_XG.dts", "usrp_e320_fpga_XG.dts.md5", "usrp_e320_fpga_XG.rpt", "usrp_e320_fpga_AA.bit", "usrp_e320_fpga_AA.bit.md5", "usrp_e320_fpga_AA.dts", "usrp_e320_fpga_AA.dts.md5", "usrp_e320_fpga_AA.rpt"], "filename": "e3xx_e320_fpga_default-gd5c2750.zip"}, "n3xx_n310_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_n310_fpga_HG.bit", "usrp_n310_fpga_HG.bit.md5", "usrp_n310_fpga_HG.dts", "usrp_n310_fpga_HG.dts.md5", "usrp_n310_fpga_HG.rpt", "usrp_n310_fpga_XG.bit", "usrp_n310_fpga_XG.bit.md5", "usrp_n310_fpga_XG.dts", "usrp_n310_fpga_XG.dts.md5", "usrp_n310_fpga_XG.rpt", "usrp_n310_fpga_WX.bit", "usrp_n310_fpga_WX.bit.md5", "usrp_n310_fpga_WX.dts", "usrp_n310_fpga_WX.dts.md5", "usrp_n310_fpga_WX.rpt", "usrp_n310_fpga_AA.bit", "usrp_n310_fpga_AA.bit.md5", "usrp_n310_fpga_AA.dts", "usrp_n310_fpga_AA.dts.md5", "usrp_n310_fpga_AA.rpt"], "filename": "n3xx_n310_fpga_default-gd5c2750.zip"}, "n3xx_n300_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_n300_fpga_HG.bit", "usrp_n300_fpga_HG.bit.md5", "usrp_n300_fpga_HG.dts", "usrp_n300_fpga_HG.dts.md5", "usrp_n300_fpga_HG.rpt", "usrp_n300_fpga_XG.bit", "usrp_n300_fpga_XG.bit.md5", "usrp_n300_fpga_XG.dts", "usrp_n300_fpga_XG.dts.md5", "usrp_n300_fpga_XG.rpt", "usrp_n300_fpga_WX.bit", "usrp_n300_fpga_WX.bit.md5", "usrp_n300_fpga_WX.dts", "usrp_n300_fpga_WX.dts.md5", "usrp_n300_fpga_WX.rpt", "usrp_n300_fpga_AA.bit", "usrp_n300_fpga_AA.bit.md5", "usrp_n300_fpga_AA.dts", "usrp_n300_fpga_AA.dts.md5", "usrp_n300_fpga_AA.rpt"], "filename": "n3xx_n300_fpga_default-gd5c2750.zip"}, "n3xx_n320_fpga_default": {"repo_hash": "uhd-d5c2750", "contents": ["usrp_n320_fpga_HG.bit", "usrp_n320_fpga_HG.bit.md5", "usrp_n320_fpga_HG.dts", "usrp_n320_fpga_HG.dts.md5", "usrp_n320_fpga_HG.rpt", "usrp_n320_fpga_XG.bit", "usrp_n320_fpga_XG.bit.md5", "usrp_n320_fpga_XG.dts", "usrp_n320_fpga_XG.dts.md5", "usrp_n320_fpga_XG.rpt", "usrp_n320_fpga_XQ.bit", "usrp_n320_fpga_XQ.bit.md5", "usrp_n320_fpga_XQ.dts", "usrp_n320_fpga_XQ.dts.md5", "usrp_n320_fpga_XQ.rpt", "usrp_n320_fpga_WX.bit", "usrp_n320_fpga_WX.bit.md5", "usrp_n320_fpga_WX.dts", "usrp_n320_fpga_WX.dts.md5", "usrp_n320_fpga_WX.rpt", "usrp_n320_fpga_AQ.bit", "usrp_n320_fpga_AQ.bit.md5", "usrp_n320_fpga_AQ.dts", "usrp_n320_fpga_AQ.dts.md5", "usrp_n320_fpga_AQ.rpt", "usrp_n320_fpga_AA.bit", "usrp_n320_fpga_AA.bit.md5", "usrp_n320_fpga_AA.dts", "usrp_n320_fpga_AA.dts.md5", "usrp_n320_fpga_AA.rpt"], "filename": "n3xx_n320_fpga_default-gd5c2750.zip"}, "b2xx_b200_fpga_default": {"repo_hash": "uhd-325e8e9", "contents": ["usrp_b200_fpga.bin"], "filename": "b2xx_b200_fpga_default-g325e8e9.zip"}, "b2xx_b200mini_fpga_default": {"repo_hash": "uhd-325e8e9", "contents": ["usrp_b200mini_fpga.bin"], "filename": "b2xx_b200mini_fpga_default-g325e8e9.zip"}, "b2xx_b210_fpga_default": {"repo_hash": "uhd-325e8e9", "contents": ["usrp_b210_fpga.bin"], "filename": "b2xx_b210_fpga_default-g325e8e9.zip"}, "b2xx_b205mini_fpga_default": {"repo_hash": "uhd-325e8e9", "contents": ["usrp_b205mini_fpga.bin"], "filename": "b2xx_b205mini_fpga_default-g325e8e9.zip"}, "b2xx_common_fw_default": {"repo_hash": "uhd-7f7d016", "contents": ["usrp_b200_fw.hex", "usrp_b200_bl.img"], "filename": "b2xx_common_fw_default-g7f7d016.zip"}, "usrp2_usrp2_fw_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp2_fw.bin"], "filename": "usrp2_usrp2_fw_default-g6bea23d.zip"}, "usrp2_usrp2_fpga_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp2_fpga.bin"], "filename": "usrp2_usrp2_fpga_default-g6bea23d.zip"}, "usrp2_n200_fpga_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_n200_r2_fpga.bin", "usrp_n200_r3_fpga.bin", "usrp_n200_r4_fpga.bin", "bit/usrp_n200_r3_fpga.bit", "bit/usrp_n200_r4_fpga.bit"], "filename": "usrp2_n200_fpga_default-g6bea23d.zip"}, "usrp2_n200_fw_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_n200_fw.bin"], "filename": "usrp2_n200_fw_default-g6bea23d.zip"}, "usrp2_n210_fpga_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_n210_r2_fpga.bin", "usrp_n210_r3_fpga.bin", "usrp_n210_r4_fpga.bin", "bit/usrp_n210_r3_fpga.bit", "bit/usrp_n210_r4_fpga.bit"], "filename": "usrp2_n210_fpga_default-g6bea23d.zip"}, "usrp2_n210_fw_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_n210_fw.bin"], "filename": "usrp2_n210_fw_default-g6bea23d.zip"}, "n230_n230_fpga_default": {"repo_hash": "fpga-e57dfe0", "contents": ["usrp_n230_fpga.bin", "usrp_n230_fpga.bit", "usrp_n230_fpga.rpt"], "filename": "n230_n230_fpga_default-ge57dfe0.zip"}, "usrp1_usrp1_fpga_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp1_fpga_4rx.rbf", "usrp1_fpga.rbf", "usrp1_fw.ihx"], "filename": "usrp1_usrp1_fpga_default-g6bea23d.zip"}, "usrp1_b100_fpga_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_b100_fpga_2rx.bin", "usrp_b100_fpga.bin"], "filename": "usrp1_b100_fpga_default-g6bea23d.zip"}, "usrp1_b100_fw_default": {"repo_hash": "fpga-6bea23d", "contents": ["usrp_b100_fw.ihx"], "filename": "usrp1_b100_fw_default-g6bea23d.zip"}, "octoclock_octoclock_fw_default": {"repo_hash": "uhd-14000041", "contents": ["octoclock_bootloader.hex", "octoclock_r4_fw.hex"], "filename": "octoclock_octoclock_fw_default-g14000041.zip"}, "usb_common_windrv_default": {"repo_hash": "uhd-14000041", "contents": ["winusb_driver/", "winusb_driver/erllc_uhd_b205mini.inf", "winusb_driver/erllc_uhd_b100.inf", "winusb_driver/erllc_uhd_b200_reinit.inf", "winusb_driver/erllc_uhd_b200mini.inf", "winusb_driver/erllc_uhd_b200.inf", "winusb_driver/amd64/", "winusb_driver/amd64/WdfCoInstaller01009.dll", "winusb_driver/amd64/winusbcoinstaller2.dll", "winusb_driver/x86/", "winusb_driver/x86/WdfCoInstaller01009.dll", "winusb_driver/x86/winusbcoinstaller2.dll", "winusb_driver/erllc_uhd_usrp1.inf", "winusb_driver/erllc_uhd_makecat.cdf", "winusb_driver/erllc_uhd.cat"], "filename": "usb_common_windrv_default-g14000041.zip"}}