$date
	Mon Jul 28 15:29:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ sel [2:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' sel [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 (
b0 '
b11 &
b101 %
b0 $
b11 #
b101 "
b1000 !
$end
#10000
b10 (
b10 !
b1 $
b1 '
#20000
b1 (
b1 !
b10 $
b10 '
#30000
b111 (
b111 !
b11 $
b11 '
#40000
b1010 (
b1010 !
b100 $
b100 '
#50000
