Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 24 12:13:45 2020
| Host         : DESKTOP-A4LOHE0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_tr_signal
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 129 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 359 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.954        0.000                      0                  302        0.090        0.000                      0                  302        2.000        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 20.000}       40.000          25.000          
  CLKOUT0    {0.000 10.000}       20.000          50.000          
  CLKOUT1    {0.000 40.357}       80.714          12.389          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      12.633        0.000                       0                     2  
  CLKOUT0          14.954        0.000                      0                  281        0.090        0.000                      0                  281        9.500        0.000                       0                   173  
  CLKOUT1          76.765        0.000                      0                   19        0.260        0.000                      0                   19       39.857        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                 17.463        0.000                      0                    2        0.429        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       14.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.607%)  route 3.454ns (78.393%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.657    10.901    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                         clock pessimism              0.523    26.467    
                         clock uncertainty           -0.088    26.379    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    25.855    inst_synchro/inst_synchro/ValueCounter3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.855    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.607%)  route 3.454ns (78.393%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.657    10.901    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                         clock pessimism              0.523    26.467    
                         clock uncertainty           -0.088    26.379    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    25.855    inst_synchro/inst_synchro/ValueCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         25.855    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.607%)  route 3.454ns (78.393%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.657    10.901    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/C
                         clock pessimism              0.523    26.467    
                         clock uncertainty           -0.088    26.379    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    25.855    inst_synchro/inst_synchro/ValueCounter3_reg[8]
  -------------------------------------------------------------------
                         required time                         25.855    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             14.954ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.952ns (21.607%)  route 3.454ns (78.393%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.657    10.901    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.573    25.944    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y15         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/C
                         clock pessimism              0.523    26.467    
                         clock uncertainty           -0.088    26.379    
    SLICE_X42Y15         FDRE (Setup_fdre_C_R)       -0.524    25.855    inst_synchro/inst_synchro/ValueCounter3_reg[9]
  -------------------------------------------------------------------
                         required time                         25.855    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                 14.954    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.952ns (21.774%)  route 3.420ns (78.226%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.623    10.867    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[4]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.952ns (21.774%)  route 3.420ns (78.226%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.623    10.867    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[5]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.952ns (21.774%)  route 3.420ns (78.226%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.623    10.867    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[6]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             14.989ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.952ns (21.774%)  route 3.420ns (78.226%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.623    10.867    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y14         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y14         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[7]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 14.989    

Slack (MET) :             15.251ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.164%)  route 3.158ns (76.836%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.360    10.605    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[0]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[0]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 15.251    

Slack (MET) :             15.251ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.952ns (23.164%)  route 3.158ns (76.836%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.495ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.754     6.495    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X41Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     6.951 r  inst_synchro/inst_synchro/ValueCounter1_reg[6]/Q
                         net (fo=2, routed)           1.118     8.069    inst_synchro/inst_synchro/ValueCounter1_reg[6]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.193 f  inst_synchro/inst_synchro/ValueCounter1[0]_i_3/O
                         net (fo=1, routed)           0.444     8.637    inst_synchro/inst_synchro/ValueCounter1[0]_i_3_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.761 r  inst_synchro/inst_synchro/ValueCounter1[0]_i_1/O
                         net (fo=25, routed)          0.746     9.507    inst_synchro/inst_synchro/eqOp1_in
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=27, routed)          0.489    10.120    inst_synchro/inst_synchro/d_s1000HzInt
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.124    10.244 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.360    10.605    inst_synchro/inst_synchro/d_s1HzInt
    SLICE_X42Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.574    25.945    inst_synchro/inst_synchro/PLLE2_BASE_inst_0
    SLICE_X42Y13         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[1]/C
                         clock pessimism              0.523    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X42Y13         FDRE (Setup_fdre_C_R)       -0.524    25.856    inst_synchro/inst_synchro/ValueCounter3_reg[1]
  -------------------------------------------------------------------
                         required time                         25.856    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 15.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.355 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.355    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.368 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.368    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[10]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X39Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.999 f  inst_init_codec/inst_ctrl_i2c/d_delai_reg[6]/Q
                         net (fo=3, routed)           0.063     2.062    inst_init_codec/inst_ctrl_i2c/d_delai_reg[6]
    SLICE_X38Y17         LUT5 (Prop_lut5_I1_O)        0.045     2.107 r  inst_init_codec/inst_ctrl_i2c/d_delai_synch_i_1/O
                         net (fo=4, routed)           0.000     2.107    inst_init_codec/inst_ctrl_i2c/load
    SLICE_X38Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X38Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg/C
                         clock pessimism             -0.536     1.871    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.121     1.992    inst_init_codec/inst_ctrl_i2c/d_delai_synch_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.391 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.391    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_6
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[9]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.393 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.393    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y50         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[11]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.342 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.342    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.395 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.395    inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1_n_7
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[12]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_att/d_val_compteur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_att/d_val_compteur_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.586     1.858    inst_att/CLK
    SLICE_X43Y19         FDRE                                         r  inst_att/d_val_compteur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.999 r  inst_att/d_val_compteur_reg[2]/Q
                         net (fo=6, routed)           0.089     2.088    inst_att/d_val_compteur_reg[2]
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     2.133 r  inst_att/d_val_compteur[5]_i_1/O
                         net (fo=1, routed)           0.000     2.133    inst_att/plusOp[5]
    SLICE_X42Y19         FDRE                                         r  inst_att/d_val_compteur_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.853     2.407    inst_att/CLK
    SLICE_X42Y19         FDRE                                         r  inst_att/d_val_compteur_reg[5]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.120     1.991    inst_att/d_val_compteur_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.342 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.342    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.408 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.408    inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[14]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.586     1.858    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X39Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.141     1.999 r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]/Q
                         net (fo=7, routed)           0.120     2.120    inst_init_codec/inst_ctrl_i2c/d_delai_reg[0]
    SLICE_X38Y17         LUT5 (Prop_lut5_I0_O)        0.048     2.168 r  inst_init_codec/inst_ctrl_i2c/d_delai[3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    inst_init_codec/inst_ctrl_i2c/p_0_in[3]
    SLICE_X38Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.853     2.407    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X38Y17         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[3]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.131     2.002    inst_init_codec/inst_ctrl_i2c/d_delai_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_module_commande/inst_cond_btn/ValueCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.595     1.867    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y49         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[6]/Q
                         net (fo=1, routed)           0.114     2.146    inst_module_commande/inst_cond_btn/ValueCounter_reg_n_0_[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.302 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.302    inst_module_commande/inst_cond_btn/ValueCounter_reg[4]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.342 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.342    inst_module_commande/inst_cond_btn/ValueCounter_reg[8]_i_1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.431 r  inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.431    inst_module_commande/inst_cond_btn/ValueCounter_reg[12]_i_1_n_6
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.859     2.413    inst_module_commande/inst_cond_btn/CLK
    SLICE_X42Y51         FDRE                                         r  inst_module_commande/inst_cond_btn/ValueCounter_reg[13]/C
                         clock pessimism             -0.282     2.132    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     2.266    inst_module_commande/inst_cond_btn/ValueCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  inst_synchro/inst_synchro/ClockBuf0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y55    inst_afficheur/SEL_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y52    inst_afficheur/counta_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y54    inst_afficheur/counta_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y54    inst_afficheur/counta_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X40Y54    inst_afficheur/counta_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X43Y53    inst_afficheur/q_DA_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y53    inst_afficheur/q_DA_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y54    inst_afficheur/q_aff_mem_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y55    inst_afficheur/SEL_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y54    inst_afficheur/counta_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y54    inst_afficheur/counta_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X40Y54    inst_afficheur/counta_reg[9]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X43Y53    inst_afficheur/q_DA_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y53    inst_afficheur/q_DA_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y54    inst_afficheur/q_aff_mem_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y16    inst_init_codec/d_delai_trame_I2C_atteint_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y16    inst_init_codec/d_delai_trame_I2C_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y16    inst_init_codec/d_delai_trame_I2C_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y12    inst_synchro/inst_synchro/ValueCounter1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y12    inst_synchro/inst_synchro/ValueCounter1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y10    inst_synchro/inst_synchro/ValueCounter1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y10    inst_synchro/inst_synchro/ValueCounter1_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y10    inst_synchro/inst_synchro/ValueCounter1_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y11    inst_synchro/inst_synchro/ValueCounter1_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y11    inst_synchro/inst_synchro/ValueCounter1_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y11    inst_synchro/inst_synchro/ValueCounter1_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y11    inst_synchro/inst_synchro/ValueCounter1_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y12    inst_synchro/inst_synchro/ValueCounter1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       76.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.765ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.069ns (31.285%)  route 2.348ns (68.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.543     9.830    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    86.594    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         86.594    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 76.765    

Slack (MET) :             76.765ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.069ns (31.285%)  route 2.348ns (68.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.543     9.830    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    86.594    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         86.594    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 76.765    

Slack (MET) :             76.765ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.069ns (31.285%)  route 2.348ns (68.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.543     9.830    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    86.594    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         86.594    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 76.765    

Slack (MET) :             76.765ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.069ns (31.285%)  route 2.348ns (68.715%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.543     9.830    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    86.594    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         86.594    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                 76.765    

Slack (MET) :             76.789ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.069ns (31.740%)  route 2.299ns (68.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.494     9.781    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 76.789    

Slack (MET) :             76.789ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.069ns (31.740%)  route 2.299ns (68.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.494     9.781    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 76.789    

Slack (MET) :             76.789ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.069ns (31.740%)  route 2.299ns (68.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.494     9.781    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 76.789    

Slack (MET) :             76.789ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.069ns (31.740%)  route 2.299ns (68.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.840     7.671    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.324     7.995 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.965     8.960    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y46         LUT5 (Prop_lut5_I4_O)        0.326     9.286 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.494     9.781    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism              0.519    87.102    
                         clock uncertainty           -0.104    86.998    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    86.569    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         86.569    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 76.789    

Slack (MET) :             78.182ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.842ns (34.230%)  route 1.618ns (65.770%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.810     7.642    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.299     7.941 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.808     8.749    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X22Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.873 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     8.873    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.031    87.054    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         87.054    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                 78.182    

Slack (MET) :             78.198ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.870ns (34.971%)  route 1.618ns (65.029%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 86.583 - 80.714 ) 
    Source Clock Delay      (SCD):    6.413ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.672     6.413    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.419     6.832 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.810     7.642    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y45         LUT6 (Prop_lut6_I2_O)        0.299     7.941 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4/O
                         net (fo=2, routed)           0.808     8.749    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_4_n_0
    SLICE_X22Y44         LUT3 (Prop_lut3_I0_O)        0.152     8.901 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     8.901    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.498    86.583    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.544    87.127    
                         clock uncertainty           -0.104    87.023    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.075    87.098    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         87.098    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                 78.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.190ns (49.544%)  route 0.193ns (50.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.193     2.169    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y45         LUT5 (Prop_lut5_I1_O)        0.049     2.218 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.218    inst_synchro/inst_gen_clk_codec/plusOp__0[4]
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.107     1.957    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.480%)  route 0.190ns (50.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/Q
                         net (fo=6, routed)           0.190     2.165    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.210 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     2.210    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism             -0.534     1.850    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.092     1.942    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.142%)  route 0.192ns (50.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.192     2.168    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.045     2.213 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.213    inst_synchro/inst_gen_clk_codec/plusOp__0[2]
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.091     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.013%)  route 0.193ns (50.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.193     2.169    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y45         LUT4 (Prop_lut4_I1_O)        0.045     2.214 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.214    inst_synchro/inst_gen_clk_codec/plusOp__0[3]
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism             -0.534     1.850    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.092     1.942    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.369%)  route 0.191ns (50.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/Q
                         net (fo=6, routed)           0.191     2.166    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
    SLICE_X22Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.211 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.211    inst_synchro/inst_gen_clk_codec/plusOp__0[5]
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y45         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.092     1.926    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.184ns (43.724%)  route 0.237ns (56.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.237     2.212    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y44         LUT3 (Prop_lut3_I1_O)        0.043     2.255 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     2.255    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.237     2.212    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.045     2.257 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.257    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.092     1.926    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.128     1.962 f  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/Q
                         net (fo=2, routed)           0.283     2.245    inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]
    SLICE_X22Y46         LUT1 (Prop_lut1_I0_O)        0.098     2.343 r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]_i_1/O
                         net (fo=1, routed)           0.000     2.343    inst_synchro/inst_gen_clk_codec/plusOp[0]
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.639%)  route 0.322ns (63.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q
                         net (fo=3, routed)           0.322     2.297    inst_synchro/inst_gen_clk_codec/I
    SLICE_X22Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.342 r  inst_synchro/inst_gen_clk_codec/d_bclk_i_1/O
                         net (fo=1, routed)           0.000     2.342    inst_synchro/inst_gen_clk_codec/d_bclk_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.091     1.925    inst_synchro/inst_gen_clk_codec/d_bclk_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.099%)  route 0.298ns (56.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.128     1.962 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.298     2.261    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.098     2.359 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.359    inst_synchro/inst_gen_clk_codec/plusOp__0[1]
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y44         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.107     1.941    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.417    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform(ns):       { 0.000 40.357 }
Period(ns):         80.714
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.714      78.559     BUFGCTRL_X0Y16  inst_synchro/inst_synchro/ClockBufer1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.714      79.465     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.714      79.286     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y45    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y44    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       17.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.463ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.580ns (29.232%)  route 1.404ns (70.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns = ( 25.939 - 20.000 ) 
    Source Clock Delay      (SCD):    6.485ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.744     6.485    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.456     6.941 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=18, routed)          0.823     7.764    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.888 f  inst_init_codec/inst_ctrl_i2c/d_write_req_i_1/O
                         net (fo=1, routed)           0.581     8.469    inst_init_codec/inst_ctrl_i2c/d_write_req_i_1_n_0
    SLICE_X40Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.569    25.940    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X40Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism              0.485    26.425    
                         clock uncertainty           -0.088    26.337    
    SLICE_X40Y18         FDCE (Recov_fdce_C_CLR)     -0.405    25.932    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         25.932    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                 17.463    

Slack (MET) :             18.421ns  (required time - arrival time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.865%)  route 0.608ns (57.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.490ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.749     6.490    inst_init_codec/CLK
    SLICE_X40Y16         FDCE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.456     6.946 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.608     7.554    inst_init_codec/d_cfg_done
    SLICE_X40Y15         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         1.573    25.944    inst_init_codec/CLK
    SLICE_X40Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism              0.523    26.467    
                         clock uncertainty           -0.088    26.379    
    SLICE_X40Y15         FDCE (Recov_fdce_C_CLR)     -0.405    25.974    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         25.974    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                 18.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.078%)  route 0.211ns (59.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.589     1.861    inst_init_codec/CLK
    SLICE_X40Y16         FDCE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE (Prop_fdce_C_Q)         0.141     2.002 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.211     2.213    inst_init_codec/d_cfg_done
    SLICE_X40Y15         FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.857     2.411    inst_init_codec/CLK
    SLICE_X40Y15         FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism             -0.535     1.876    
    SLICE_X40Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.784    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.758%)  route 0.536ns (74.242%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.585     1.857    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X39Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     1.998 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=18, routed)          0.352     2.351    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X40Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.396 f  inst_init_codec/inst_ctrl_i2c/d_write_req_i_1/O
                         net (fo=1, routed)           0.184     2.579    inst_init_codec/inst_ctrl_i2c/d_write_req_i_1_n_0
    SLICE_X40Y18         FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=171, routed)         0.854     2.408    inst_init_codec/inst_ctrl_i2c/CLK
    SLICE_X40Y18         FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism             -0.515     1.893    
    SLICE_X40Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.801    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.778    





