INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilogprojects/ELC463/lab2/lab2.srcs/sources_1/new/pipelined_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilogprojects/ELC463/lab2/lab2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
