DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "Uclkstop"
duLibraryName "hsio"
duName "clocks_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
mwi 0
uid 1897,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 5959,0
)
(Instance
name "Urx_pkt_fmt"
duLibraryName "hsio"
duName "net_rx_pktfmt16"
elements [
]
mwi 0
uid 10632,0
)
(Instance
name "Utxpktfmt"
duLibraryName "hsio"
duName "net_tx_pktfmt16"
elements [
]
mwi 0
uid 10697,0
)
(Instance
name "Usimpktdec"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#D000#"
)
]
mwi 0
uid 11841,0
)
(Instance
name "Usimpktdec1"
duLibraryName "hsio"
duName "sim_packet_decode"
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0050#"
)
]
mwi 0
uid 11914,0
)
(Instance
name "Utstr"
duLibraryName "hsio"
duName "rx_packet_decoder_tester"
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
mwi 0
uid 14914,0
)
(Instance
name "Udesermsg0"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "58"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "16"
)
]
mwi 0
uid 15989,0
)
(Instance
name "Udesermsg2"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
mwi 0
uid 16041,0
)
(Instance
name "Upktdec"
duLibraryName "abc_emu"
duName "pkt_decode"
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
mwi 0
uid 16293,0
)
(Instance
name "Udesermsg1"
duLibraryName "utils"
duName "deser_msg"
elements [
(GiElement
name "LEN"
type "integer"
value "8"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "2"
)
]
mwi 0
uid 16525,0
)
(Instance
name "Umain"
duLibraryName "hsio"
duName "main_top"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
]
mwi 0
uid 20014,0
)
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 21331,0
)
(Instance
name "Udiosttd"
duLibraryName "hsio"
duName "dio_ibeos_drv"
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
mwi 0
uid 24418,0
)
(Instance
name "Ua13drv"
duLibraryName "abc_emu"
duName "a13_drv_hsio_top"
elements [
]
mwi 0
uid 25313,0
)
(Instance
name "Ullsmake"
duLibraryName "locallink"
duName "lls_make"
elements [
]
mwi 0
uid 27954,0
)
(Instance
name "Ullsbreak"
duLibraryName "locallink"
duName "lls_break"
elements [
]
mwi 0
uid 27983,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb7"
number "7"
)
]
frameInstances [
(FrameInstance
name "g1"
insts [
(Instance
name "Upullup5"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20334,0
)
(Instance
name "Utwowiretri0"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 20347,0
)
(Instance
name "Upullup4"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20384,0
)
]
)
(FrameInstance
name "g2"
insts [
(Instance
name "Upullup1"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20397,0
)
(Instance
name "Utwowiretri1"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 20416,0
)
(Instance
name "Upullup0"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20459,0
)
]
)
(FrameInstance
name "g4"
insts [
(Instance
name "Upullup2"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20484,0
)
(Instance
name "Utwowiretri2"
duLibraryName "utils"
duName "twowire_tri"
elements [
]
mwi 0
uid 20509,0
)
(Instance
name "Upullup3"
duLibraryName "unisim"
duName "PULLUP"
elements [
]
mwi 0
uid 20546,0
)
]
)
]
libraryRefs [
"ieee"
"hsio"
"utils"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb"
)
(vvPair
variable "date"
value "07/09/14"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "main_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "06/10/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "21:03:48"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "main_top_tb"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/main_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:56:26"
)
(vvPair
variable "unit"
value "main_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1244,0
optionalChildren [
*1 (Net
uid 486,0
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 111
suid 32,0
)
declText (MLText
uid 487,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,116000,116600,117200"
st "signal stat_word_usb  : std_logic_vector(63 downto 0)"
)
)
*2 (Net
uid 494,0
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 110
suid 33,0
)
declText (MLText
uid 495,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,112400,117400,113600"
st "signal stat_word_cu   : std_logic_vector(63 DOWNTO 0)"
)
)
*3 (Net
uid 638,0
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 113
suid 51,0
)
declText (MLText
uid 639,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,117200,115300,118400"
st "signal sw_hex_ni      : std_logic_vector(3 downto 0)"
)
)
*4 (Net
uid 646,0
decl (Decl
n "clk125"
t "std_logic"
o 11
suid 52,0
)
declText (MLText
uid 647,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,89900,105000,91100"
st "signal clk125         : std_logic"
)
)
*5 (Grouping
uid 1095,0
optionalChildren [
*6 (CommentText
uid 1097,0
shape (Rectangle
uid 1098,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "154000,244000,171000,245000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1099,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "154200,244000,164400,245000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 1100,0
shape (Rectangle
uid 1101,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "171000,240000,175000,241000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1102,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "171200,240000,174100,241000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 1103,0
shape (Rectangle
uid 1104,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "154000,242000,171000,243000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1105,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "154200,242000,164100,243000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 1106,0
shape (Rectangle
uid 1107,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150000,242000,154000,243000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1108,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "150200,242000,151900,243000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 1109,0
shape (Rectangle
uid 1110,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "171000,241000,191000,245000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1111,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "171200,241200,180300,242200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 1112,0
shape (Rectangle
uid 1113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "175000,240000,191000,241000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "175200,240000,176800,241000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 1115,0
shape (Rectangle
uid 1116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150000,240000,171000,242000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1117,0
va (VaSet
fg "32768,0,0"
)
xt "157050,240500,163950,241500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 1118,0
shape (Rectangle
uid 1119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150000,243000,154000,244000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "150200,243000,152200,244000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 1121,0
shape (Rectangle
uid 1122,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "150000,244000,154000,245000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1123,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "150200,244000,152900,245000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 1124,0
shape (Rectangle
uid 1125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "154000,243000,171000,244000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "154200,243000,163600,244000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1096,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "150000,240000,191000,245000"
)
oxt "14000,66000,55000,71000"
)
*16 (SaComponent
uid 1897,0
optionalChildren [
*17 (CptPort
uid 1869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,71625,169000,72375"
)
tg (CPTG
uid 1871,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1872,0
va (VaSet
)
xt "170000,71500,172500,72500"
st "clk125"
blo "170000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 1
suid 26,0
)
)
)
*18 (CptPort
uid 3252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,83625,189750,84375"
)
tg (CPTG
uid 3254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3255,0
va (VaSet
)
xt "180800,83500,188000,84500"
st "clks_top_ready_o"
ju 2
blo "188000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 13
suid 47,0
)
)
)
*19 (CptPort
uid 3256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,87625,169000,88375"
)
tg (CPTG
uid 3258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3259,0
va (VaSet
)
xt "170000,87500,176000,88500"
st "net_usb_ready"
blo "170000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "net_usb_ready"
t "std_logic"
o 5
suid 48,0
)
)
)
*20 (CptPort
uid 5938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,75625,169000,76375"
)
tg (CPTG
uid 5940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5941,0
va (VaSet
)
xt "170000,75500,174000,76500"
st "por_sw_ni"
blo "170000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "por_sw_ni"
t "std_ulogic"
o 6
suid 53,0
)
)
)
*21 (CptPort
uid 5942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,82625,169000,83375"
)
tg (CPTG
uid 5944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5945,0
va (VaSet
)
xt "170000,82500,174400,83500"
st "rst_local_i"
blo "170000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_local_i"
t "std_ulogic"
o 8
suid 54,0
)
)
)
*22 (CptPort
uid 6239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,72625,169000,73375"
)
tg (CPTG
uid 6241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6242,0
va (VaSet
)
xt "170000,72500,172500,73500"
st "clk156"
blo "170000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 2
suid 62,0
)
)
)
*23 (CptPort
uid 7685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 7686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,86625,189750,87375"
)
tg (CPTG
uid 7687,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7688,0
va (VaSet
)
xt "185500,86500,188000,87500"
st "rst125"
ju 2
blo "188000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst125"
t "std_logic"
o 14
suid 67,0
)
)
)
*24 (CptPort
uid 18817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,79625,189750,80375"
)
tg (CPTG
uid 18819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18820,0
va (VaSet
)
xt "185000,79500,188000,80500"
st "clk40_o"
ju 2
blo "188000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 10
suid 74,0
)
)
)
*25 (CptPort
uid 18821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,77625,189750,78375"
)
tg (CPTG
uid 18823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18824,0
va (VaSet
)
xt "185000,77500,188000,78500"
st "clk80_o"
ju 2
blo "188000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 11
suid 73,0
)
)
)
*26 (CptPort
uid 18825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,78625,189750,79375"
)
tg (CPTG
uid 18827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18828,0
va (VaSet
)
xt "186000,78500,188000,79500"
st "rst_o"
ju 2
blo "188000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 16
suid 72,0
)
)
)
*27 (CptPort
uid 18829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,85625,189750,86375"
)
tg (CPTG
uid 18831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 18832,0
va (VaSet
)
xt "183100,85500,188000,86500"
st "strobe40_o"
ju 2
blo "188000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 18
suid 71,0
)
)
)
*28 (CptPort
uid 22655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22656,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,87625,189750,88375"
)
tg (CPTG
uid 22657,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22658,0
va (VaSet
)
xt "184500,87500,188000,88500"
st "clk160_o"
ju 2
blo "188000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 9
suid 75,0
)
)
)
*29 (CptPort
uid 23890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,88625,189750,89375"
)
tg (CPTG
uid 23892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23893,0
va (VaSet
)
xt "182300,88500,188000,89500"
st "clk_ext_on_o"
ju 2
blo "188000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk_ext_on_o"
t "std_logic"
o 12
suid 78,0
)
)
)
*30 (CptPort
uid 23894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,89625,169000,90375"
)
tg (CPTG
uid 23896,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23897,0
va (VaSet
)
xt "170000,89500,171200,90500"
st "reg"
blo "170000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 80,0
)
)
)
*31 (CptPort
uid 26739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,77625,169000,78375"
)
tg (CPTG
uid 26741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26742,0
va (VaSet
)
xt "170000,77500,175400,78500"
st "clk40_ext0_i"
blo "170000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext0_i"
t "std_logic"
o 3
suid 81,0
)
)
)
*32 (CptPort
uid 26743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,78625,169000,79375"
)
tg (CPTG
uid 26745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26746,0
va (VaSet
)
xt "170000,78500,175400,79500"
st "clk40_ext1_i"
blo "170000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40_ext1_i"
t "std_logic"
o 4
suid 82,0
)
)
)
*33 (CptPort
uid 26747,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26748,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,89625,189750,90375"
)
tg (CPTG
uid 26749,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26750,0
va (VaSet
)
xt "182700,89500,188000,90500"
st "stat_o : (7:0)"
ju 2
blo "188000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_o"
t "std_logic_vector"
b "(7 downto 0)"
o 17
suid 83,0
)
)
)
*34 (CptPort
uid 29993,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29994,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,81625,189750,82375"
)
tg (CPTG
uid 29995,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29996,0
va (VaSet
)
xt "184500,81500,188000,82500"
st "rst156_o"
ju 2
blo "188000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst156_o"
t "std_logic"
o 15
suid 86,0
)
)
)
]
shape (Rectangle
uid 1898,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "169000,71000,189000,92000"
)
oxt "15000,23000,32000,35000"
ttg (MlTextGroup
uid 1899,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 1900,0
va (VaSet
font "helvetica,8,1"
)
xt "174850,72000,176550,73000"
st "hsio"
blo "174850,72800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 1901,0
va (VaSet
font "helvetica,8,1"
)
xt "174850,73000,179650,74000"
st "clocks_top"
blo "174850,73800"
tm "CptNameMgr"
)
*37 (Text
uid 1902,0
va (VaSet
font "helvetica,8,1"
)
xt "174850,74000,178350,75000"
st "Uclkstop"
blo "174850,74800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1903,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1904,0
text (MLText
uid 1905,0
va (VaSet
font "clean,8,0"
)
xt "172000,70200,187000,71000"
st "SIM_MODE = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "1"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*38 (Net
uid 2150,0
decl (Decl
n "HI"
t "std_logic"
o 3
suid 59,0
)
declText (MLText
uid 2151,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,93500,104100,94700"
st "signal hi             : std_logic"
)
)
*39 (Net
uid 2168,0
decl (Decl
n "por"
t "std_ulogic"
o 76
suid 61,0
)
declText (MLText
uid 2169,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,102800,105100,104000"
st "signal por            : std_ulogic"
)
)
*40 (Net
uid 2420,0
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 123
suid 67,0
)
declText (MLText
uid 2421,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,130400,105600,131600"
st "signal tx_ll_src_rdy  : std_logic"
)
)
*41 (Net
uid 2430,0
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 122
suid 72,0
)
declText (MLText
uid 2431,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,129200,104700,130400"
st "signal tx_ll_sof      : std_logic"
)
)
*42 (Net
uid 2432,0
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 121
suid 73,0
)
declText (MLText
uid 2433,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,128000,104800,129200"
st "signal tx_ll_eof      : std_logic"
)
)
*43 (Net
uid 2434,0
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 120
suid 74,0
)
declText (MLText
uid 2435,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,126800,105700,128000"
st "signal tx_ll_dst_rdy  : std_logic"
)
)
*44 (Net
uid 2436,0
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 118
suid 75,0
)
declText (MLText
uid 2437,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,124400,114600,126800"
st "-- net client side (output) interface
signal tx_ll_data     : std_logic_vector(7 downto 0)"
)
)
*45 (Net
uid 2442,0
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 127
suid 78,0
)
declText (MLText
uid 2443,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,132800,105400,134000"
st "signal tx_src_rdy     : std_logic"
)
)
*46 (Net
uid 2444,0
decl (Decl
n "tx_sof"
t "std_logic"
o 126
suid 79,0
)
declText (MLText
uid 2445,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,131600,104500,132800"
st "signal tx_sof         : std_logic"
)
)
*47 (Net
uid 2446,0
decl (Decl
n "tx_eof"
t "std_logic"
o 117
suid 80,0
)
declText (MLText
uid 2447,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,120800,104600,122000"
st "signal tx_eof         : std_logic"
)
)
*48 (Net
uid 2448,0
lang 2
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 116
suid 81,0
)
declText (MLText
uid 2449,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,119600,105500,120800"
st "signal tx_dst_rdy     : std_logic"
)
)
*49 (Net
uid 2450,0
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 115
suid 82,0
)
declText (MLText
uid 2451,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,118400,115000,119600"
st "signal tx_data        : std_logic_vector(15 downto 0)"
)
)
*50 (Net
uid 2645,0
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 70
suid 97,0
)
declText (MLText
uid 2646,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (Net
uid 2808,0
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 95
suid 101,0
)
declText (MLText
uid 2809,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "34000,8200,59300,10600"
st "-- decoded out
SIGNAL rx_src_mac   : std_logic_vector(47 downto 0)"
)
)
*52 (Net
uid 2882,0
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 88
suid 114,0
)
declText (MLText
uid 2883,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,111200,105700,112400"
st "signal rx_ll_src_rdy  : std_logic"
)
)
*53 (Net
uid 2884,0
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 87
suid 115,0
)
declText (MLText
uid 2885,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,110000,104800,111200"
st "signal rx_ll_sof      : std_logic"
)
)
*54 (Net
uid 2886,0
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 86
suid 116,0
)
declText (MLText
uid 2887,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,107600,104900,108800"
st "signal rx_ll_eof      : std_logic"
)
)
*55 (Net
uid 2888,0
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 85
suid 117,0
)
declText (MLText
uid 2889,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,106400,105800,107600"
st "signal rx_ll_dst_rdy  : std_logic"
)
)
*56 (Net
uid 2890,0
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 84
suid 118,0
)
declText (MLText
uid 2891,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "91000,105200,116300,106400"
st "signal rx_ll_data     : std_logic_vector(15 DOWNTO 0)"
)
)
*57 (Net
uid 2948,0
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 96
suid 126,0
)
declText (MLText
uid 2949,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*58 (Net
uid 2950,0
decl (Decl
n "rx_sof"
t "std_logic"
o 94
suid 127,0
)
declText (MLText
uid 2951,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*59 (Net
uid 2952,0
decl (Decl
n "rx_eof"
t "std_logic"
o 83
suid 128,0
)
declText (MLText
uid 2953,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*60 (Net
uid 2954,0
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 82
suid 129,0
)
declText (MLText
uid 2955,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*61 (Net
uid 2956,0
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 81
suid 130,0
)
declText (MLText
uid 2957,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*62 (Net
uid 3280,0
decl (Decl
n "clks_top_ready"
t "std_logic"
o 18
suid 136,0
)
declText (MLText
uid 3281,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*63 (Net
uid 3292,0
decl (Decl
n "clks_main_ready"
t "std_logic"
o 17
suid 139,0
)
declText (MLText
uid 3293,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*64 (Net
uid 5542,0
decl (Decl
n "ti2c_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 179,0
)
declText (MLText
uid 5543,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*65 (Net
uid 5576,0
decl (Decl
n "dbg_SDAoe"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 181,0
)
declText (MLText
uid 5577,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*66 (MWC
uid 5959,0
optionalChildren [
*67 (CptPort
uid 5946,0
optionalChildren [
*68 (Line
uid 5950,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "144000,76000,145000,76000"
pts [
"144000,76000"
"145000,76000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5947,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "143250,75625,144000,76375"
)
tg (CPTG
uid 5948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5949,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "141000,75500,142500,76400"
st "din"
blo "141000,76200"
)
s (Text
uid 5968,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "141000,76400,141000,76400"
blo "141000,76400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_ulogic"
o 76
suid 1,0
)
)
)
*69 (CptPort
uid 5951,0
optionalChildren [
*70 (Line
uid 5955,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "148750,76000,149000,76000"
pts [
"149000,76000"
"148750,76000"
]
)
*71 (Circle
uid 5956,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "148000,75625,148750,76375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 5952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "149000,75625,149750,76375"
)
tg (CPTG
uid 5953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5954,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "150750,75500,152750,76400"
st "dout"
ju 2
blo "152750,76200"
)
s (Text
uid 5969,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "152750,76400,152750,76400"
ju 2
blo "152750,76400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_ulogic"
o 77
suid 2,0
)
)
)
*72 (CommentGraphic
uid 5957,0
shape (CustomPolygon
pts [
"145000,74000"
"148000,76000"
"145000,78000"
"145000,74000"
]
uid 5958,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "145000,74000,148000,78000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 5960,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "144000,74000,149000,78000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 5961,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 5962,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "146350,76200,151650,77200"
st "moduleware"
blo "146350,77000"
)
*74 (Text
uid 5963,0
va (VaSet
font "helvetica,8,1"
)
xt "146350,77200,147550,78200"
st "inv"
blo "146350,78000"
)
*75 (Text
uid 5964,0
va (VaSet
font "helvetica,8,1"
)
xt "146350,78200,147950,79200"
st "U_0"
blo "146350,79000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5965,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5966,0
text (MLText
uid 5967,0
va (VaSet
font "clean,8,0"
)
xt "141000,55300,141000,55300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*76 (Net
uid 5970,0
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 77
suid 182,0
)
declText (MLText
uid 5971,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*77 (Net
uid 6407,0
decl (Decl
n "clk156"
t "std_logic"
o 12
suid 197,0
)
declText (MLText
uid 6408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*78 (Net
uid 6627,0
decl (Decl
n "st_hyb_data"
t "std_logic_vector"
b "(23 downto 0)"
o 109
suid 201,0
)
declText (MLText
uid 6628,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*79 (Net
uid 7142,0
lang 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 107
suid 223,0
)
declText (MLText
uid 7143,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*80 (Net
uid 7693,0
decl (Decl
n "clk40"
t "std_logic"
o 13
suid 256,0
)
declText (MLText
uid 7694,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*81 (Net
uid 7981,0
decl (Decl
n "magicn"
t "slv16"
o 71
suid 257,0
)
declText (MLText
uid 7982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*82 (Net
uid 7989,0
decl (Decl
n "seq"
t "slv16"
o 102
suid 258,0
)
declText (MLText
uid 7990,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*83 (Net
uid 7997,0
decl (Decl
n "len"
t "slv16"
o 61
suid 259,0
)
declText (MLText
uid 7998,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*84 (Net
uid 8005,0
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 260,0
)
declText (MLText
uid 8006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*85 (Net
uid 8013,0
decl (Decl
n "opcode"
t "slv16"
o 73
suid 261,0
)
declText (MLText
uid 8014,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*86 (Net
uid 8021,0
decl (Decl
n "ocseq"
t "slv16"
o 72
suid 262,0
)
declText (MLText
uid 8022,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*87 (Net
uid 8029,0
decl (Decl
n "size"
t "slv16"
o 106
suid 263,0
)
declText (MLText
uid 8030,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*88 (Net
uid 8037,0
decl (Decl
n "words"
t "slv16"
o 128
suid 264,0
)
declText (MLText
uid 8038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*89 (Net
uid 8959,0
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 103
suid 274,0
)
declText (MLText
uid 8960,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*90 (Net
uid 8961,0
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 104
suid 275,0
)
declText (MLText
uid 8962,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*91 (Net
uid 8963,0
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 105
suid 276,0
)
declText (MLText
uid 8964,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*92 (Net
uid 8965,0
decl (Decl
n "tx_ok"
t "std_logic"
o 125
suid 277,0
)
declText (MLText
uid 8966,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*93 (Net
uid 8967,0
decl (Decl
n "rx_ok"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 90
suid 278,0
)
declText (MLText
uid 8968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*94 (SaComponent
uid 10632,0
optionalChildren [
*95 (CptPort
uid 10580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,93625,169000,94375"
)
tg (CPTG
uid 10582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10583,0
va (VaSet
)
xt "170000,93500,171000,94500"
st "clk"
blo "170000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
suid 1,0
)
)
)
*96 (CptPort
uid 10584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,100625,189750,101375"
)
tg (CPTG
uid 10586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10587,0
va (VaSet
)
xt "182800,100500,188000,101500"
st "hsio_data_o"
ju 2
blo "188000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_data_o"
t "slv16"
prec "-- hsio side side (output) interface"
preAdd 0
o 6
suid 2,0
i "x\"0000\""
)
)
)
*97 (CptPort
uid 10588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10589,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,102625,189750,103375"
)
tg (CPTG
uid 10590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10591,0
va (VaSet
)
xt "181800,102500,188000,103500"
st "hsio_dst_rdy_i"
ju 2
blo "188000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_dst_rdy_i"
t "std_logic"
o 9
suid 3,0
)
)
)
*98 (CptPort
uid 10592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,99625,189750,100375"
)
tg (CPTG
uid 10594,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10595,0
va (VaSet
)
xt "183200,99500,188000,100500"
st "hsio_eof_o"
ju 2
blo "188000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_eof_o"
t "std_logic"
o 8
suid 4,0
)
)
)
*99 (CptPort
uid 10596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,98625,189750,99375"
)
tg (CPTG
uid 10598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10599,0
va (VaSet
)
xt "183200,98500,188000,99500"
st "hsio_sof_o"
ju 2
blo "188000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_sof_o"
t "std_logic"
o 7
suid 5,0
)
)
)
*100 (CptPort
uid 10600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,97625,189750,98375"
)
tg (CPTG
uid 10602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10603,0
va (VaSet
)
xt "181600,97500,188000,98500"
st "hsio_src_rdy_o"
ju 2
blo "188000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsio_src_rdy_o"
t "std_logic"
o 10
suid 6,0
)
)
)
*101 (CptPort
uid 10604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,101625,169000,102375"
)
tg (CPTG
uid 10606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10607,0
va (VaSet
)
xt "170000,101500,174500,102500"
st "net_data_i"
blo "170000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "net_data_i"
t "slv16"
prec "-- net side input interface"
eolc "-- Erdem slv8;"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
)
*102 (CptPort
uid 10608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10609,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,100625,169000,101375"
)
tg (CPTG
uid 10610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10611,0
va (VaSet
)
xt "170000,100500,176100,101500"
st "net_dst_rdy_o"
blo "170000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "net_dst_rdy_o"
t "std_logic"
o 4
suid 8,0
)
)
)
*103 (CptPort
uid 10612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,99625,169000,100375"
)
tg (CPTG
uid 10614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10615,0
va (VaSet
)
xt "170000,99500,173600,100500"
st "net_eof_i"
blo "170000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "net_eof_i"
t "std_logic"
o 3
suid 9,0
)
)
)
*104 (CptPort
uid 10616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,98625,169000,99375"
)
tg (CPTG
uid 10618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10619,0
va (VaSet
)
xt "170000,98500,173600,99500"
st "net_sof_i"
blo "170000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "net_sof_i"
t "std_logic"
preAdd 0
o 2
suid 10,0
)
)
)
*105 (CptPort
uid 10620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,97625,169000,98375"
)
tg (CPTG
uid 10622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10623,0
va (VaSet
)
xt "170000,97500,175700,98500"
st "net_src_rdy_i"
blo "170000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "net_src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 11,0
)
)
)
*106 (CptPort
uid 10624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,94625,169000,95375"
)
tg (CPTG
uid 10626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10627,0
va (VaSet
)
xt "170000,94500,171000,95500"
st "rst"
blo "170000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 12,0
)
)
)
*107 (CptPort
uid 10628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,94625,189750,95375"
)
tg (CPTG
uid 10630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10631,0
va (VaSet
)
xt "182200,94500,188000,95500"
st "rx_src_mac_o"
ju 2
blo "188000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_mac_o"
t "slv48"
o 11
suid 13,0
)
)
)
]
shape (Rectangle
uid 10633,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "169000,93000,189000,104000"
)
oxt "15000,15000,32000,26000"
ttg (MlTextGroup
uid 10634,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 10635,0
va (VaSet
font "helvetica,8,1"
)
xt "172350,93000,174050,94000"
st "hsio"
blo "172350,93800"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 10636,0
va (VaSet
font "helvetica,8,1"
)
xt "172350,94000,179650,95000"
st "net_rx_pktfmt16"
blo "172350,94800"
tm "CptNameMgr"
)
*110 (Text
uid 10637,0
va (VaSet
font "helvetica,8,1"
)
xt "172350,95000,177950,96000"
st "Urx_pkt_fmt"
blo "172350,95800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10638,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10639,0
text (MLText
uid 10640,0
va (VaSet
font "clean,8,0"
)
xt "-162000,100000,-162000,100000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*111 (SaComponent
uid 10697,0
optionalChildren [
*112 (CptPort
uid 10641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,116625,169000,117375"
)
tg (CPTG
uid 10643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10644,0
va (VaSet
)
xt "170000,116500,171000,117500"
st "clk"
blo "170000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 13
suid 1,0
)
)
)
*113 (CptPort
uid 10645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,121625,189750,122375"
)
tg (CPTG
uid 10647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10648,0
va (VaSet
)
xt "182300,121500,188000,122500"
st "data_i : (15:0)"
ju 2
blo "188000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
prec "--alt_dest_type_en_i : in std_logic;
--***    alt_dest_mac_en_i : in std_logic;
--***    mac_alt_dest_i   : in  std_logic_vector (47 downto 0);

-- input interface"
preAdd 0
o 1
suid 2,0
)
)
)
*114 (CptPort
uid 10649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,124625,189750,125375"
)
tg (CPTG
uid 10651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10652,0
va (VaSet
)
xt "184100,124500,188000,125500"
st "dst_rdy_o"
ju 2
blo "188000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dst_rdy_o"
t "std_logic"
o 4
suid 4,0
)
)
)
*115 (CptPort
uid 10653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,120625,189750,121375"
)
tg (CPTG
uid 10655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10656,0
va (VaSet
)
xt "186100,120500,188000,121500"
st "eof_i"
ju 2
blo "188000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 3
suid 5,0
)
)
)
*116 (CptPort
uid 10657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10658,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,122625,169000,123375"
)
tg (CPTG
uid 10659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10660,0
va (VaSet
)
xt "170000,122500,176900,123500"
st "ll_data_o : (15:0)"
blo "170000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_data_o"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- net client side (output) interface"
eolc "--(7 downto 0);  -- Erdem"
preAdd 0
posAdd 0
o 8
suid 6,0
)
)
)
*117 (CptPort
uid 10661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,121625,169000,122375"
)
tg (CPTG
uid 10663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10664,0
va (VaSet
)
xt "170000,121500,175000,122500"
st "ll_dst_rdy_i"
blo "170000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "ll_dst_rdy_i"
t "std_logic"
o 11
suid 7,0
)
)
)
*118 (CptPort
uid 10665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,120625,169000,121375"
)
tg (CPTG
uid 10667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10668,0
va (VaSet
)
xt "170000,120500,173100,121500"
st "ll_eof_o"
blo "170000,121300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_eof_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*119 (CptPort
uid 10669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10670,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,119625,169000,120375"
)
tg (CPTG
uid 10671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10672,0
va (VaSet
)
xt "170000,119500,173100,120500"
st "ll_sof_o"
blo "170000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_sof_o"
t "std_logic"
preAdd 0
o 9
suid 9,0
)
)
)
*120 (CptPort
uid 10673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10674,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,118625,169000,119375"
)
tg (CPTG
uid 10675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10676,0
va (VaSet
)
xt "170000,118500,175200,119500"
st "ll_src_rdy_o"
blo "170000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ll_src_rdy_o"
t "std_logic"
o 12
suid 10,0
)
)
)
*121 (CptPort
uid 10677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,126625,169000,127375"
)
tg (CPTG
uid 10679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10680,0
va (VaSet
)
xt "170000,126500,177600,127500"
st "mac_dest_i : (47:0)"
blo "170000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_dest_i"
t "std_logic_vector"
b "(47 downto 0)"
prec "--data_length_i : in  std_logic_vector (15 downto 0);  -- HSIO length field"
preAdd 0
o 6
suid 11,0
)
)
)
*122 (CptPort
uid 10681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,125625,169000,126375"
)
tg (CPTG
uid 10683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10684,0
va (VaSet
)
xt "170000,125500,178400,126500"
st "mac_source_i : (47:0)"
blo "170000,126300"
)
)
thePort (LogicalPort
decl (Decl
n "mac_source_i"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 7
suid 12,0
)
)
)
*123 (CptPort
uid 10685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10686,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "168250,115625,169000,116375"
)
tg (CPTG
uid 10687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10688,0
va (VaSet
)
xt "170000,115500,171000,116500"
st "rst"
blo "170000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 14
suid 13,0
)
)
)
*124 (CptPort
uid 10689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10690,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,119625,189750,120375"
)
tg (CPTG
uid 10691,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10692,0
va (VaSet
)
xt "186100,119500,188000,120500"
st "sof_i"
ju 2
blo "188000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 2
suid 14,0
)
)
)
*125 (CptPort
uid 10693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10694,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,118625,189750,119375"
)
tg (CPTG
uid 10695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10696,0
va (VaSet
)
xt "184500,118500,188000,119500"
st "src_rdy_i"
ju 2
blo "188000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
posAdd 0
o 5
suid 15,0
)
)
)
]
shape (Rectangle
uid 10698,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "169000,115000,189000,129000"
)
oxt "15000,13000,35000,26000"
ttg (MlTextGroup
uid 10699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 10700,0
va (VaSet
font "helvetica,8,1"
)
xt "174450,115000,176150,116000"
st "hsio"
blo "174450,115800"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 10701,0
va (VaSet
font "helvetica,8,1"
)
xt "174450,116000,181750,117000"
st "net_tx_pktfmt16"
blo "174450,116800"
tm "CptNameMgr"
)
*128 (Text
uid 10702,0
va (VaSet
font "helvetica,8,1"
)
xt "174450,117000,178550,118000"
st "Utxpktfmt"
blo "174450,117800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10703,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10704,0
text (MLText
uid 10705,0
va (VaSet
font "clean,8,0"
)
xt "174000,111000,174000,111000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*129 (Net
uid 11724,0
decl (Decl
n "ll_magicn"
t "slv16"
o 64
suid 299,0
)
declText (MLText
uid 11725,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*130 (Net
uid 11726,0
decl (Decl
n "ll_seq"
t "slv16"
o 67
suid 300,0
)
declText (MLText
uid 11727,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*131 (Net
uid 11728,0
decl (Decl
n "ll_len"
t "slv16"
o 63
suid 301,0
)
declText (MLText
uid 11729,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*132 (Net
uid 11730,0
decl (Decl
n "ll_cbcnt"
t "slv16"
o 62
suid 302,0
)
declText (MLText
uid 11731,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*133 (Net
uid 11732,0
decl (Decl
n "ll_opcode"
t "slv16"
o 66
suid 303,0
)
declText (MLText
uid 11733,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*134 (Net
uid 11734,0
decl (Decl
n "ll_ocseq"
t "slv16"
o 65
suid 304,0
)
declText (MLText
uid 11735,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*135 (Net
uid 11736,0
decl (Decl
n "ll_size"
t "slv16"
o 68
suid 305,0
)
declText (MLText
uid 11737,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*136 (Net
uid 11738,0
decl (Decl
n "ll_words"
t "slv16"
o 69
suid 306,0
)
declText (MLText
uid 11739,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*137 (HdlText
uid 11756,0
optionalChildren [
*138 (EmbeddedText
uid 11771,0
commentText (CommentText
uid 11772,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 11773,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "75000,177000,93000,182000"
)
oxt "0,0,18000,5000"
text (MLText
uid 11774,0
va (VaSet
font "clean,8,0"
)
xt "75200,177200,88700,180400"
st "
-- eb2 2
tx_ll_data_swapped <= 
 tx_ll_data(7 downto 0) & 
 tx_ll_data(15 downto 8);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 11757,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "83000,166000,91000,176000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11758,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
uid 11759,0
va (VaSet
font "charter,8,0"
)
xt "86300,170000,87700,171000"
st "eb2"
blo "86300,170800"
tm "HdlTextNameMgr"
)
*140 (Text
uid 11760,0
va (VaSet
font "charter,8,0"
)
xt "86300,171000,86800,172000"
st "2"
blo "86300,171800"
tm "HdlTextNumberMgr"
)
]
)
)
*141 (Net
uid 11761,0
decl (Decl
n "tx_ll_data_swapped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 119
suid 307,0
)
declText (MLText
uid 11762,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*142 (SaComponent
uid 11841,0
optionalChildren [
*143 (CptPort
uid 11777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,150625,116750,151375"
)
tg (CPTG
uid 11779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11780,0
va (VaSet
)
xt "112900,150500,115000,151500"
st "cbcnt"
ju 2
blo "115000,151300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 1,0
)
)
)
*144 (CptPort
uid 11781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,144625,107000,145375"
)
tg (CPTG
uid 11783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11784,0
va (VaSet
)
xt "108000,144500,109000,145500"
st "clk"
blo "108000,145300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
suid 2,0
)
)
)
*145 (CptPort
uid 11785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,151625,107000,152375"
)
tg (CPTG
uid 11787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11788,0
va (VaSet
)
xt "108000,151500,110300,152500"
st "data_i"
blo "108000,152300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
suid 3,0
)
)
)
*146 (CptPort
uid 11789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,150625,107000,151375"
)
tg (CPTG
uid 11791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11792,0
va (VaSet
)
xt "108000,150500,111600,151500"
st "dst_rdy_i"
blo "108000,151300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
suid 4,0
)
)
)
*147 (CptPort
uid 11793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,149625,107000,150375"
)
tg (CPTG
uid 11795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11796,0
va (VaSet
)
xt "108000,149500,109900,150500"
st "eof_i"
blo "108000,150300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*148 (CptPort
uid 11797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,149625,116750,150375"
)
tg (CPTG
uid 11799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11800,0
va (VaSet
)
xt "113900,149500,115000,150500"
st "len"
ju 2
blo "115000,150300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
suid 6,0
)
)
)
*149 (CptPort
uid 11801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,147625,116750,148375"
)
tg (CPTG
uid 11803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11804,0
va (VaSet
)
xt "112400,147500,115000,148500"
st "magicn"
ju 2
blo "115000,148300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
suid 7,0
)
)
)
*150 (CptPort
uid 11805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,152625,116750,153375"
)
tg (CPTG
uid 11807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11808,0
va (VaSet
)
xt "112800,152500,115000,153500"
st "ocseq"
ju 2
blo "115000,153300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
suid 8,0
)
)
)
*151 (CptPort
uid 11809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,151625,116750,152375"
)
tg (CPTG
uid 11811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11812,0
va (VaSet
)
xt "112200,151500,115000,152500"
st "opcode"
ju 2
blo "115000,152300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
suid 9,0
)
)
)
*152 (CptPort
uid 11813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,145625,107000,146375"
)
tg (CPTG
uid 11815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11816,0
va (VaSet
)
xt "108000,145500,109000,146500"
st "rst"
blo "108000,146300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
)
*153 (CptPort
uid 11817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,148625,116750,149375"
)
tg (CPTG
uid 11819,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11820,0
va (VaSet
)
xt "113700,148500,115000,149500"
st "seq"
ju 2
blo "115000,149300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
suid 11,0
)
)
)
*154 (CptPort
uid 11821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,153625,116750,154375"
)
tg (CPTG
uid 11823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11824,0
va (VaSet
)
xt "113600,153500,115000,154500"
st "size"
ju 2
blo "115000,154300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
suid 12,0
)
)
)
*155 (CptPort
uid 11825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,148625,107000,149375"
)
tg (CPTG
uid 11827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11828,0
va (VaSet
)
xt "108000,148500,109900,149500"
st "sof_i"
blo "108000,149300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
suid 13,0
)
)
)
*156 (CptPort
uid 11829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,147625,107000,148375"
)
tg (CPTG
uid 11831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11832,0
va (VaSet
)
xt "108000,147500,111500,148500"
st "src_rdy_i"
blo "108000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 14,0
)
)
)
*157 (CptPort
uid 11833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,154625,116750,155375"
)
tg (CPTG
uid 11835,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11836,0
va (VaSet
)
xt "112700,154500,115000,155500"
st "words"
ju 2
blo "115000,155300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
suid 15,0
)
)
)
*158 (CptPort
uid 11837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,156625,116750,157375"
)
tg (CPTG
uid 11839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11840,0
va (VaSet
)
xt "108200,156500,115000,157500"
st "opcode_catch_o"
ju 2
blo "115000,157300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
suid 16,0
)
)
)
]
shape (Rectangle
uid 11842,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,144000,116000,160000"
)
oxt "15000,12000,24000,26000"
ttg (MlTextGroup
uid 11843,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 11844,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,157000,108950,158000"
st "hsio"
blo "107250,157800"
tm "BdLibraryNameMgr"
)
*160 (Text
uid 11845,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,158000,115750,159000"
st "sim_packet_decode"
blo "107250,158800"
tm "CptNameMgr"
)
*161 (Text
uid 11846,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,159000,112450,160000"
st "Usimpktdec"
blo "107250,159800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11847,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11848,0
text (MLText
uid 11849,0
va (VaSet
font "clean,8,0"
)
xt "107000,142400,128500,144000"
st "OC_HEADER_ONLY = 1           ( integer )  
OPCODE_CATCH   = 16#D000#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "1"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#D000#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*162 (SaComponent
uid 11914,0
optionalChildren [
*163 (CptPort
uid 11850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,169625,116750,170375"
)
tg (CPTG
uid 11852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11853,0
va (VaSet
)
xt "112900,169500,115000,170500"
st "cbcnt"
ju 2
blo "115000,170300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 1,0
)
)
)
*164 (CptPort
uid 11854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,163625,107000,164375"
)
tg (CPTG
uid 11856,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11857,0
va (VaSet
)
xt "108000,163500,109000,164500"
st "clk"
blo "108000,164300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
prec "-- infrastructure"
preAdd 0
o 15
suid 2,0
)
)
)
*165 (CptPort
uid 11858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,170625,107000,171375"
)
tg (CPTG
uid 11860,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11861,0
va (VaSet
)
xt "108000,170500,110300,171500"
st "data_i"
blo "108000,171300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "slv16"
o 3
suid 3,0
)
)
)
*166 (CptPort
uid 11862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,169625,107000,170375"
)
tg (CPTG
uid 11864,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11865,0
va (VaSet
)
xt "108000,169500,111600,170500"
st "dst_rdy_i"
blo "108000,170300"
)
)
thePort (LogicalPort
decl (Decl
n "dst_rdy_i"
t "std_logic"
eolc "-- we monitor a link only"
posAdd 0
o 6
suid 4,0
)
)
)
*167 (CptPort
uid 11866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,168625,107000,169375"
)
tg (CPTG
uid 11868,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11869,0
va (VaSet
)
xt "108000,168500,109900,169500"
st "eof_i"
blo "108000,169300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 5
suid 5,0
)
)
)
*168 (CptPort
uid 11870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,168625,116750,169375"
)
tg (CPTG
uid 11872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11873,0
va (VaSet
)
xt "113900,168500,115000,169500"
st "len"
ju 2
blo "115000,169300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "len"
t "slv16"
o 9
suid 6,0
)
)
)
*169 (CptPort
uid 11874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,166625,116750,167375"
)
tg (CPTG
uid 11876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11877,0
va (VaSet
)
xt "112400,166500,115000,167500"
st "magicn"
ju 2
blo "115000,167300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "magicn"
t "slv16"
prec "-- decoded out"
preAdd 0
o 7
suid 7,0
)
)
)
*170 (CptPort
uid 11878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,171625,116750,172375"
)
tg (CPTG
uid 11880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11881,0
va (VaSet
)
xt "112800,171500,115000,172500"
st "ocseq"
ju 2
blo "115000,172300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ocseq"
t "slv16"
o 12
suid 8,0
)
)
)
*171 (CptPort
uid 11882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,170625,116750,171375"
)
tg (CPTG
uid 11884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11885,0
va (VaSet
)
xt "112200,170500,115000,171500"
st "opcode"
ju 2
blo "115000,171300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode"
t "slv16"
o 11
suid 9,0
)
)
)
*172 (CptPort
uid 11886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,164625,107000,165375"
)
tg (CPTG
uid 11888,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11889,0
va (VaSet
)
xt "108000,164500,109000,165500"
st "rst"
blo "108000,165300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 10,0
)
)
)
*173 (CptPort
uid 11890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,167625,116750,168375"
)
tg (CPTG
uid 11892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11893,0
va (VaSet
)
xt "113700,167500,115000,168500"
st "seq"
ju 2
blo "115000,168300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "seq"
t "slv16"
o 8
suid 11,0
)
)
)
*174 (CptPort
uid 11894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,172625,116750,173375"
)
tg (CPTG
uid 11896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11897,0
va (VaSet
)
xt "113600,172500,115000,173500"
st "size"
ju 2
blo "115000,173300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "size"
t "slv16"
o 13
suid 12,0
)
)
)
*175 (CptPort
uid 11898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,167625,107000,168375"
)
tg (CPTG
uid 11900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11901,0
va (VaSet
)
xt "108000,167500,109900,168500"
st "sof_i"
blo "108000,168300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 4
suid 13,0
)
)
)
*176 (CptPort
uid 11902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106250,166625,107000,167375"
)
tg (CPTG
uid 11904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11905,0
va (VaSet
)
xt "108000,166500,111500,167500"
st "src_rdy_i"
blo "108000,167300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
prec "-- rx ll fifo interface"
preAdd 0
o 2
suid 14,0
)
)
)
*177 (CptPort
uid 11906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,173625,116750,174375"
)
tg (CPTG
uid 11908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11909,0
va (VaSet
)
xt "112700,173500,115000,174500"
st "words"
ju 2
blo "115000,174300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "words"
t "slv16"
posAdd 0
o 14
suid 15,0
)
)
)
*178 (CptPort
uid 11910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "116000,175625,116750,176375"
)
tg (CPTG
uid 11912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11913,0
va (VaSet
)
xt "108200,175500,115000,176500"
st "opcode_catch_o"
ju 2
blo "115000,176300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "opcode_catch_o"
t "std_logic"
o 1
suid 16,0
)
)
)
]
shape (Rectangle
uid 11915,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "107000,163000,116000,179000"
)
oxt "15000,12000,24000,26000"
ttg (MlTextGroup
uid 11916,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*179 (Text
uid 11917,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,176000,108950,177000"
st "hsio"
blo "107250,176800"
tm "BdLibraryNameMgr"
)
*180 (Text
uid 11918,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,177000,115750,178000"
st "sim_packet_decode"
blo "107250,177800"
tm "CptNameMgr"
)
*181 (Text
uid 11919,0
va (VaSet
font "helvetica,8,1"
)
xt "107250,178000,112950,179000"
st "Usimpktdec1"
blo "107250,178800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11920,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11921,0
text (MLText
uid 11922,0
va (VaSet
font "clean,8,0"
)
xt "107000,161400,128500,163000"
st "OC_HEADER_ONLY = 0           ( integer )  
OPCODE_CATCH   = 16#0050#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "OC_HEADER_ONLY"
type "integer"
value "0"
)
(GiElement
name "OPCODE_CATCH"
type "integer"
value "16#0050#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*182 (Net
uid 11931,0
decl (Decl
n "opcode_catch0"
t "std_logic"
o 74
suid 309,0
)
declText (MLText
uid 11932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*183 (Net
uid 11941,0
decl (Decl
n "opcode_catch1"
t "std_logic"
o 75
suid 311,0
)
declText (MLText
uid 11942,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*184 (Net
uid 14443,0
decl (Decl
n "tx_lls"
t "t_llsrc"
o 124
suid 326,0
)
declText (MLText
uid 14444,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*185 (Net
uid 14476,0
decl (Decl
n "LO"
t "std_logic"
o 4
suid 327,0
)
declText (MLText
uid 14477,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-125000,82000,-110500,83200"
st "signal lo                  : std_logic"
)
)
*186 (SaComponent
uid 14914,0
optionalChildren [
*187 (CptPort
uid 14818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,71625,138750,72375"
)
tg (CPTG
uid 14820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14821,0
va (VaSet
)
xt "132300,71500,137000,72500"
st "clk125_out"
ju 2
blo "137000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk125_out"
t "std_logic"
o 16
suid 1,0
)
)
)
*188 (CptPort
uid 14822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14823,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,72625,138750,73375"
)
tg (CPTG
uid 14824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14825,0
va (VaSet
)
xt "132300,72500,137000,73500"
st "clk156_out"
ju 2
blo "137000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk156_out"
t "std_logic"
o 17
suid 2,0
)
)
)
*189 (CptPort
uid 14826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,78625,138750,79375"
)
tg (CPTG
uid 14828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14829,0
va (VaSet
)
xt "136000,78500,137000,79500"
st "rst"
ju 2
blo "137000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst"
t "std_logic"
o 25
suid 8,0
)
)
)
*190 (CptPort
uid 14830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14831,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,100625,138750,101375"
)
tg (CPTG
uid 14832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14833,0
va (VaSet
)
xt "132300,100500,137000,101500"
st "rx_dst_rdy"
ju 2
blo "137000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 1
suid 10,0
)
)
)
*191 (CptPort
uid 14834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,99625,138750,100375"
)
tg (CPTG
uid 14836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14837,0
va (VaSet
)
xt "134500,99500,137000,100500"
st "rx_eof"
ju 2
blo "137000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof"
t "std_logic"
o 3
suid 11,0
)
)
)
*192 (CptPort
uid 14838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,98625,138750,99375"
)
tg (CPTG
uid 14840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14841,0
va (VaSet
)
xt "134500,98500,137000,99500"
st "rx_sof"
ju 2
blo "137000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof"
t "std_logic"
o 4
suid 12,0
)
)
)
*193 (CptPort
uid 14842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14843,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,97625,138750,98375"
)
tg (CPTG
uid 14844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14845,0
va (VaSet
)
xt "132400,97500,137000,98500"
st "rx_src_rdy"
ju 2
blo "137000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 5
suid 13,0
)
)
)
*194 (CptPort
uid 14846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14847,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,122625,138750,123375"
)
tg (CPTG
uid 14848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14849,0
va (VaSet
)
xt "130000,122500,137000,123500"
st "tx_data_i : (15:0)"
ju 2
blo "137000,123300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 7
suid 16,0
)
)
)
*195 (CptPort
uid 14850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,121625,138750,122375"
)
tg (CPTG
uid 14852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14853,0
va (VaSet
)
xt "131300,121500,137000,122500"
st "tx_dst_rdy_o"
ju 2
blo "137000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic"
o 6
suid 17,0
)
)
)
*196 (CptPort
uid 14854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14855,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,120625,138750,121375"
)
tg (CPTG
uid 14856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14857,0
va (VaSet
)
xt "133800,120500,137000,121500"
st "tx_eof_i"
ju 2
blo "137000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic"
o 8
suid 18,0
)
)
)
*197 (CptPort
uid 14858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,119625,138750,120375"
)
tg (CPTG
uid 14860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14861,0
va (VaSet
)
xt "133800,119500,137000,120500"
st "tx_sof_i"
ju 2
blo "137000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic"
o 9
suid 19,0
)
)
)
*198 (CptPort
uid 14862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14863,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,118625,138750,119375"
)
tg (CPTG
uid 14864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14865,0
va (VaSet
)
xt "131700,118500,137000,119500"
st "tx_src_rdy_i"
ju 2
blo "137000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic"
o 10
suid 20,0
)
)
)
*199 (CptPort
uid 14866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,74625,138750,75375"
)
tg (CPTG
uid 14868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14869,0
va (VaSet
)
xt "133300,74500,137000,75500"
st "clk40_out"
ju 2
blo "137000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_out"
t "std_logic"
o 11
suid 24,0
)
)
)
*200 (CptPort
uid 14870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,71625,118000,72375"
)
tg (CPTG
uid 14872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14873,0
va (VaSet
)
xt "119000,71500,122200,72500"
st "clk80_in"
blo "119000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80_in"
t "std_logic"
o 13
suid 25,0
)
)
)
*201 (CptPort
uid 14874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,73625,138750,74375"
)
tg (CPTG
uid 14876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14877,0
va (VaSet
)
xt "133300,73500,137000,74500"
st "clk80_out"
ju 2
blo "137000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_out"
t "std_logic"
o 12
suid 26,0
)
)
)
*202 (CptPort
uid 14878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,73625,118000,74375"
)
tg (CPTG
uid 14880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14881,0
va (VaSet
)
xt "119000,73500,126300,74500"
st "clks_main_ready_i"
blo "119000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "clks_main_ready_i"
t "std_logic"
o 15
suid 27,0
)
)
)
*203 (CptPort
uid 14882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,80625,138750,81375"
)
tg (CPTG
uid 14884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14885,0
va (VaSet
)
xt "129800,80500,137000,81500"
st "clks_top_ready_o"
ju 2
blo "137000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clks_top_ready_o"
t "std_logic"
o 14
suid 28,0
)
)
)
*204 (CptPort
uid 14886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,129625,138750,130375"
)
tg (CPTG
uid 14888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14889,0
va (VaSet
)
xt "131300,129500,137000,130500"
st "pattern_go_o"
ju 2
blo "137000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pattern_go_o"
t "std_logic"
o 19
suid 29,0
)
)
)
*205 (CptPort
uid 14890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,75625,138750,76375"
)
tg (CPTG
uid 14892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14893,0
va (VaSet
)
xt "135700,75500,137000,76500"
st "por"
ju 2
blo "137000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "por"
t "std_logic"
o 24
suid 30,0
)
)
)
*206 (CptPort
uid 14894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,101625,138750,102375"
)
tg (CPTG
uid 14896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14897,0
va (VaSet
)
xt "129700,101500,137000,102500"
st "rx_data_o : (15:0)"
ju 2
blo "137000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 2
suid 31,0
)
)
)
*207 (CptPort
uid 14898,0
ps "OnEdgeStrategy"
shape (Diamond
uid 14899,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,116625,118000,117375"
)
tg (CPTG
uid 14900,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14901,0
va (VaSet
)
xt "119000,116500,121400,117500"
st "sck_io"
blo "119000,117300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sck_io"
t "std_logic"
o 22
suid 32,0
)
)
)
*208 (CptPort
uid 14902,0
ps "OnEdgeStrategy"
shape (Diamond
uid 14903,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "117250,117625,118000,118375"
)
tg (CPTG
uid 14904,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14905,0
va (VaSet
)
xt "119000,117500,121500,118500"
st "sda_io"
blo "119000,118300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_io"
t "std_logic"
o 21
suid 33,0
)
)
)
*209 (CptPort
uid 14906,0
ps "OnEdgeStrategy"
shape (Diamond
uid 14907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,112625,138750,113375"
)
tg (CPTG
uid 14908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14909,0
va (VaSet
)
xt "131500,112500,137000,113500"
st "sma_io : (8:1)"
ju 2
blo "137000,113300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
o 23
suid 34,0
)
)
)
*210 (CptPort
uid 14910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,113625,138750,114375"
)
tg (CPTG
uid 14912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14913,0
va (VaSet
)
xt "127900,113500,137000,114500"
st "st_hyb_data_o : (23:0)"
ju 2
blo "137000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "st_hyb_data_o"
t "std_logic_vector"
b "(23 downto 0)"
o 18
suid 35,0
)
)
)
*211 (CptPort
uid 23912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,130625,138750,131375"
)
tg (CPTG
uid 23914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23915,0
va (VaSet
)
xt "133700,130500,137000,131500"
st "sq_ctl_o"
ju 2
blo "137000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sq_ctl_o"
t "slv16"
o 20
suid 37,0
)
)
)
]
shape (Rectangle
uid 14915,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "118000,71000,138000,132000"
)
oxt "15000,-27000,35000,33000"
ttg (MlTextGroup
uid 14916,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*212 (Text
uid 14917,0
va (VaSet
font "helvetica,8,1"
)
xt "119900,90000,121600,91000"
st "hsio"
blo "119900,90800"
tm "BdLibraryNameMgr"
)
*213 (Text
uid 14918,0
va (VaSet
font "helvetica,8,1"
)
xt "119900,91000,131100,92000"
st "rx_packet_decoder_tester"
blo "119900,91800"
tm "CptNameMgr"
)
*214 (Text
uid 14919,0
va (VaSet
font "helvetica,8,1"
)
xt "119900,92000,121900,93000"
st "Utstr"
blo "119900,92800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14920,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14921,0
text (MLText
uid 14922,0
va (VaSet
font "clean,8,0"
)
xt "121000,70200,141000,71000"
st "USE_EXTERNAL_CLK80 = 1    ( integer )  "
)
header ""
)
elements [
(GiElement
name "USE_EXTERNAL_CLK80"
type "integer"
value "1"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*215 (Net
uid 14931,0
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 89
suid 335,0
)
declText (MLText
uid 14932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*216 (Net
uid 15200,0
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 78
suid 337,0
)
declText (MLText
uid 15201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*217 (SaComponent
uid 15989,0
optionalChildren [
*218 (CptPort
uid 15999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,17625,330000,18375"
)
tg (CPTG
uid 16001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16002,0
va (VaSet
)
xt "331000,17500,332800,18500"
st "ser_i"
blo "331000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
)
)
)
*219 (CptPort
uid 16003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "346000,18625,346750,19375"
)
tg (CPTG
uid 16005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16006,0
va (VaSet
)
xt "334200,18500,345000,19500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "345000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
)
)
)
*220 (CptPort
uid 16007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,14625,330000,15375"
)
tg (CPTG
uid 16009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16010,0
va (VaSet
)
xt "331000,14500,332000,15500"
st "rst"
blo "331000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*221 (CptPort
uid 16011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,13625,330000,14375"
)
tg (CPTG
uid 16013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16014,0
va (VaSet
)
xt "331000,13500,332000,14500"
st "clk"
blo "331000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 15990,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "330000,13000,346000,21000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 15991,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 15992,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,13000,337450,14000"
st "utils"
blo "335750,13800"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 15993,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,14000,340250,15000"
st "deser_msg"
blo "335750,14800"
tm "CptNameMgr"
)
*224 (Text
uid 15994,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,15000,341350,16000"
st "Udesermsg0"
blo "335750,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 15995,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 15996,0
text (MLText
uid 15997,0
va (VaSet
font "clean,8,0"
)
xt "331000,11400,347000,13000"
st "LEN       = 58    ( integer )  
HEXDIGITS = 16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "58"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "16"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*225 (SaComponent
uid 16041,0
optionalChildren [
*226 (CptPort
uid 16051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,41625,330000,42375"
)
tg (CPTG
uid 16053,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16054,0
va (VaSet
)
xt "331000,41500,332800,42500"
st "ser_i"
blo "331000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
)
)
)
*227 (CptPort
uid 16055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "346000,42625,346750,43375"
)
tg (CPTG
uid 16057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16058,0
va (VaSet
)
xt "334200,42500,345000,43500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "345000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
)
)
)
*228 (CptPort
uid 16059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,38625,330000,39375"
)
tg (CPTG
uid 16061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16062,0
va (VaSet
)
xt "331000,38500,332000,39500"
st "rst"
blo "331000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
)
)
)
*229 (CptPort
uid 16063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,37625,330000,38375"
)
tg (CPTG
uid 16065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16066,0
va (VaSet
)
xt "331000,37500,332000,38500"
st "clk"
blo "331000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 16042,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "330000,37000,346000,45000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16043,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
uid 16044,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,37000,337450,38000"
st "utils"
blo "335750,37800"
tm "BdLibraryNameMgr"
)
*231 (Text
uid 16045,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,38000,340250,39000"
st "deser_msg"
blo "335750,38800"
tm "CptNameMgr"
)
*232 (Text
uid 16046,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,39000,341350,40000"
st "Udesermsg2"
blo "335750,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16047,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16048,0
text (MLText
uid 16049,0
va (VaSet
font "clean,8,0"
)
xt "331000,35400,347000,37000"
st "LEN       = 12    ( integer )  
HEXDIGITS = 4     ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "12"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "4"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*233 (Net
uid 16147,0
decl (Decl
n "hex_com_long"
t "std_logic_vector"
b "(63 downto 0)"
o 26
suid 348,0
)
declText (MLText
uid 16148,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*234 (Net
uid 16149,0
decl (Decl
n "hex_l1"
t "std_logic_vector"
b "(15 downto 0)"
o 28
suid 349,0
)
declText (MLText
uid 16150,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*235 (Net
uid 16151,0
decl (Decl
n "hex_com_short"
t "std_logic_vector"
b "(7 downto 0)"
o 27
suid 350,0
)
declText (MLText
uid 16152,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*236 (Net
uid 16277,0
decl (Decl
n "strobe40"
t "std_logic"
o 112
suid 357,0
)
declText (MLText
uid 16278,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*237 (SaComponent
uid 16293,0
optionalChildren [
*238 (CptPort
uid 16303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,-3375,330000,-2625"
)
tg (CPTG
uid 16305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16306,0
va (VaSet
)
xt "331000,-3500,332800,-2500"
st "ser_i"
blo "331000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "sl"
o 1
)
)
)
*239 (CptPort
uid 16307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,-4375,343750,-3625"
)
tg (CPTG
uid 16309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16310,0
va (VaSet
)
xt "338600,-4500,342000,-3500"
st "packet_o"
ju 2
blo "342000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "packet_o"
t "slv64"
o 2
)
)
)
*240 (CptPort
uid 16311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,-3375,343750,-2625"
)
tg (CPTG
uid 16313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16314,0
va (VaSet
)
xt "337000,-3500,342000,-2500"
st "pkt_valid_o"
ju 2
blo "342000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_valid_o"
t "std_logic"
o 3
)
)
)
*241 (CptPort
uid 16315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,-1375,343750,-625"
)
tg (CPTG
uid 16317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16318,0
va (VaSet
)
xt "337900,-1500,342000,-500"
st "pkt_a13_o"
ju 2
blo "342000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_a13_o"
t "t_pkt_a13"
o 4
)
)
)
*242 (CptPort
uid 16319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,-7375,330000,-6625"
)
tg (CPTG
uid 16321,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16322,0
va (VaSet
)
xt "331000,-7500,332000,-6500"
st "clk"
blo "331000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*243 (CptPort
uid 16323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,-6375,330000,-5625"
)
tg (CPTG
uid 16325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16326,0
va (VaSet
)
xt "331000,-6500,332000,-5500"
st "rst"
blo "331000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
)
)
)
*244 (CptPort
uid 16327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,2625,343750,3375"
)
tg (CPTG
uid 16329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16330,0
va (VaSet
)
xt "335200,2500,342000,3500"
st "datawd_l11bc_o"
ju 2
blo "342000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l11bc_o"
t "t_datawd_l11bc"
o 5
)
)
)
*245 (CptPort
uid 16331,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16332,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,6625,343750,7375"
)
tg (CPTG
uid 16333,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16334,0
va (VaSet
)
xt "335100,6500,342000,7500"
st "datawd_reg32_o"
ju 2
blo "342000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_reg32_o"
t "slv32"
o 8
)
)
)
*246 (CptPort
uid 16335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,3625,343750,4375"
)
tg (CPTG
uid 16337,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16338,0
va (VaSet
)
xt "335200,3500,342000,4500"
st "datawd_l13bc_o"
ju 2
blo "342000,4300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l13bc_o"
t "t_datawd_l13bc"
o 6
)
)
)
*247 (CptPort
uid 16339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "343000,4625,343750,5375"
)
tg (CPTG
uid 16341,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16342,0
va (VaSet
)
xt "336500,4500,342000,5500"
st "datawd_r3_o"
ju 2
blo "342000,5300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_r3_o"
t "t_datawd_r3"
o 7
)
)
)
]
shape (Rectangle
uid 16294,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "330000,-8000,343000,9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
uid 16296,0
va (VaSet
font "helvetica,8,1"
)
xt "334400,-8000,338000,-7000"
st "abc_emu"
blo "334400,-7200"
tm "BdLibraryNameMgr"
)
*249 (Text
uid 16297,0
va (VaSet
font "helvetica,8,1"
)
xt "334400,-7000,339600,-6000"
st "pkt_decode"
blo "334400,-6200"
tm "CptNameMgr"
)
*250 (Text
uid 16298,0
va (VaSet
font "helvetica,8,1"
)
xt "334400,-6000,337700,-5000"
st "Upktdec"
blo "334400,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16300,0
text (MLText
uid 16301,0
va (VaSet
font "clean,8,0"
)
xt "330000,-8800,349500,-8000"
st "PKT_TYPE = 0    ( integer ) -- unused "
)
header ""
)
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*251 (Net
uid 16403,0
decl (Decl
n "datawd_reg32"
t "slv32"
o 24
suid 359,0
)
declText (MLText
uid 16404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*252 (Net
uid 16405,0
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 22
suid 360,0
)
declText (MLText
uid 16406,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*253 (Net
uid 16407,0
decl (Decl
n "rx_packet"
t "slv64"
o 91
suid 361,0
)
declText (MLText
uid 16408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*254 (Net
uid 16411,0
decl (Decl
n "rx_pkt_valid"
t "std_logic"
o 93
suid 363,0
)
declText (MLText
uid 16412,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*255 (Net
uid 16417,0
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 23
suid 366,0
)
declText (MLText
uid 16418,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*256 (Net
uid 16419,0
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 21
suid 367,0
)
declText (MLText
uid 16420,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*257 (Net
uid 16421,0
decl (Decl
n "rx_pkt_a13"
t "t_pkt_a13"
o 92
suid 368,0
)
declText (MLText
uid 16422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*258 (SaComponent
uid 16525,0
optionalChildren [
*259 (CptPort
uid 16505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,25625,330000,26375"
)
tg (CPTG
uid 16507,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16508,0
va (VaSet
)
xt "331000,25500,332000,26500"
st "clk"
blo "331000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 1,0
)
)
)
*260 (CptPort
uid 16509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "346000,30625,346750,31375"
)
tg (CPTG
uid 16511,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16512,0
va (VaSet
)
xt "334200,30500,345000,31500"
st "hex_o : (HEXDIGITS*4-1:0)"
ju 2
blo "345000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hex_o"
t "std_logic_vector"
b "(HEXDIGITS*4-1 downto 0)"
o 2
suid 2,0
)
)
)
*261 (CptPort
uid 16513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,26625,330000,27375"
)
tg (CPTG
uid 16515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16516,0
va (VaSet
)
xt "331000,26500,332000,27500"
st "rst"
blo "331000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 3,0
)
)
)
*262 (CptPort
uid 16517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "329250,29625,330000,30375"
)
tg (CPTG
uid 16519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16520,0
va (VaSet
)
xt "331000,29500,332800,30500"
st "ser_i"
blo "331000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "std_logic"
o 1
suid 4,0
)
)
)
]
shape (Rectangle
uid 16526,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "330000,25000,346000,33000"
)
oxt "15000,18000,31000,26000"
ttg (MlTextGroup
uid 16527,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
uid 16528,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,25000,337450,26000"
st "utils"
blo "335750,25800"
tm "BdLibraryNameMgr"
)
*264 (Text
uid 16529,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,26000,340250,27000"
st "deser_msg"
blo "335750,26800"
tm "CptNameMgr"
)
*265 (Text
uid 16530,0
va (VaSet
font "helvetica,8,1"
)
xt "335750,27000,341350,28000"
st "Udesermsg1"
blo "335750,27800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16531,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16532,0
text (MLText
uid 16533,0
va (VaSet
font "clean,8,0"
)
xt "331000,23400,346500,25000"
st "LEN       = 8    ( integer )  
HEXDIGITS = 2    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LEN"
type "integer"
value "8"
)
(GiElement
name "HEXDIGITS"
type "integer"
value "2"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*266 (Net
uid 19655,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 79
suid 398,0
)
declText (MLText
uid 19656,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,-1200,14700,1200"
st "-- registers
signal reg                : t_reg_bus"
)
)
*267 (PortIoOut
uid 19851,0
shape (CompositeShape
uid 19852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 19853,0
sl 0
ro 270
xt "274500,75625,276000,76375"
)
(Line
uid 19854,0
sl 0
ro 270
xt "274000,76000,274500,76000"
pts [
"274000,76000"
"274500,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 19855,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19856,0
va (VaSet
isHidden 1
)
xt "277000,75500,282300,76500"
st "led_status_o"
blo "277000,76300"
tm "WireNameMgr"
)
)
)
*268 (SaComponent
uid 20014,0
optionalChildren [
*269 (CptPort
uid 20023,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,210625,264750,211375"
)
tg (CPTG
uid 20025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20026,0
va (VaSet
)
xt "253700,210400,260900,211400"
st "idc_p3_io : (31:0)"
ju 2
blo "260900,211200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 1
)
)
)
*270 (CptPort
uid 20027,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,211625,264750,212375"
)
tg (CPTG
uid 20029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20030,0
va (VaSet
)
xt "253700,211400,260900,212400"
st "idc_p4_io : (31:0)"
ju 2
blo "260900,212200"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 3
)
)
)
*271 (CptPort
uid 20031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,212625,264750,213375"
)
tg (CPTG
uid 20033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20034,0
va (VaSet
)
xt "253700,212400,260900,213400"
st "idc_p5_io : (31:0)"
ju 2
blo "260900,213200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 4
)
)
)
*272 (CptPort
uid 20035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,75625,264750,76375"
)
tg (CPTG
uid 20037,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20038,0
va (VaSet
)
xt "257700,75500,263000,76500"
st "led_status_o"
ju 2
blo "263000,76300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 5
)
)
)
*273 (CptPort
uid 20039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,202625,264750,203375"
)
tg (CPTG
uid 20041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20042,0
va (VaSet
)
xt "257400,202400,262000,203400"
st "disp_clk_o"
ju 2
blo "262000,203200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_clk_o"
t "std_logic"
prec "-- DISPLAY"
eolc "--DISP_CLK"
preAdd 0
posAdd 0
o 6
)
)
)
*274 (CptPort
uid 20043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,203625,264750,204375"
)
tg (CPTG
uid 20045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20046,0
va (VaSet
)
xt "257300,203400,262100,204400"
st "disp_dat_o"
ju 2
blo "262100,204200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_dat_o"
t "std_logic"
eolc "--DISP_DAT"
preAdd 0
posAdd 0
o 7
)
)
)
*275 (CptPort
uid 20047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,205625,264750,206375"
)
tg (CPTG
uid 20049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20050,0
va (VaSet
)
xt "256850,205400,261950,206400"
st "disp_rst_no"
ju 2
blo "261950,206200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_rst_no"
t "std_logic"
eolc "--DISP_RST_N"
preAdd 0
posAdd 0
o 8
)
)
)
*276 (CptPort
uid 20051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,204625,264750,205375"
)
tg (CPTG
uid 20053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20054,0
va (VaSet
)
xt "254900,204400,263000,205400"
st "disp_load_no : (1:0)"
ju 2
blo "263000,205200"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "disp_load_no"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--DISP_LOAD1_N"
preAdd 0
posAdd 0
o 9
)
)
)
*277 (CptPort
uid 20055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,145625,229000,146375"
)
tg (CPTG
uid 20057,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20058,0
va (VaSet
)
xt "230000,145400,239000,146400"
st "stat_word_usb : (63:0)"
blo "230000,146200"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 26
)
)
)
*278 (CptPort
uid 20059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,144625,229000,145375"
)
tg (CPTG
uid 20061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20062,0
va (VaSet
)
xt "230000,144400,238500,145400"
st "stat_word_cu : (63:0)"
blo "230000,145200"
)
)
thePort (LogicalPort
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 25
)
)
)
*279 (CptPort
uid 20063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20064,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,116625,229000,117375"
)
tg (CPTG
uid 20065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20066,0
va (VaSet
)
xt "230000,116400,235600,117400"
st "tx_fifo_rst_o"
blo "230000,117200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_rst_o"
t "std_logic"
o 10
)
)
)
*280 (CptPort
uid 20067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20068,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,95625,229000,96375"
)
tg (CPTG
uid 20069,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20070,0
va (VaSet
)
xt "230000,95400,235600,96400"
st "rx_fifo_rst_o"
blo "230000,96200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifo_rst_o"
t "std_logic"
o 11
)
)
)
*281 (CptPort
uid 20071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,160625,229000,161375"
)
tg (CPTG
uid 20073,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20074,0
va (VaSet
)
xt "230000,160400,237000,161400"
st "sw_hex_ni : (3:0)"
blo "230000,161200"
)
)
thePort (LogicalPort
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 13
)
)
)
*282 (CptPort
uid 20075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,193625,264750,194375"
)
tg (CPTG
uid 20077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20078,0
va (VaSet
)
xt "254800,193400,263000,194400"
st "ti2c_cvstt_no : (2:0)"
ju 2
blo "263000,194200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 28
)
)
)
*283 (CptPort
uid 20083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,83625,229000,84375"
)
tg (CPTG
uid 20085,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20086,0
va (VaSet
)
xt "230000,83400,236900,84400"
st "clks_top_ready_i"
blo "230000,84200"
)
)
thePort (LogicalPort
decl (Decl
n "clks_top_ready_i"
t "std_logic"
o 15
)
)
)
*284 (CptPort
uid 20091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,77625,229000,78375"
)
tg (CPTG
uid 20093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20094,0
va (VaSet
)
xt "230000,77500,231000,78500"
st "clk"
blo "230000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 16
)
)
)
*285 (CptPort
uid 20095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,163625,264750,164375"
)
tg (CPTG
uid 20097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20098,0
va (VaSet
)
xt "257800,163500,263000,164500"
st "spiser_clk_o"
ju 2
blo "263000,164300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_clk_o"
t "std_logic"
o 18
)
)
)
*286 (CptPort
uid 20099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,166625,264750,167375"
)
tg (CPTG
uid 20101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20102,0
va (VaSet
)
xt "257300,166500,263000,167500"
st "spiser_com_o"
ju 2
blo "263000,167300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spiser_com_o"
t "std_logic"
prec "-- payload output"
preAdd 0
o 19
)
)
)
*287 (CptPort
uid 20103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,79625,229000,80375"
)
tg (CPTG
uid 20105,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20106,0
va (VaSet
)
xt "230000,79500,232000,80500"
st "clk40"
blo "230000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 17
)
)
)
*288 (CptPort
uid 20107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,142625,229000,143375"
)
tg (CPTG
uid 20109,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20110,0
va (VaSet
)
xt "230000,142500,238600,143500"
st "sf_stat_word_i : (1:0)"
blo "230000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_stat_word_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 20
)
)
)
*289 (CptPort
uid 20111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,143625,229000,144375"
)
tg (CPTG
uid 20113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20114,0
va (VaSet
)
xt "230000,143500,238100,144500"
st "sf_mac_stat_i : (1:0)"
blo "230000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_mac_stat_i"
t "slv64_array"
b "(1 DOWNTO 0)"
o 23
)
)
)
*290 (CptPort
uid 20115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,138625,229000,139375"
)
tg (CPTG
uid 20117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20118,0
va (VaSet
)
xt "230000,138500,237800,139500"
st "sf_syncacq_i : (1:0)"
blo "230000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "sf_syncacq_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 24
)
)
)
*291 (CptPort
uid 20119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,140625,229000,141375"
)
tg (CPTG
uid 20121,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20122,0
va (VaSet
)
xt "230000,140500,232900,141500"
st "rx_ok_i"
blo "230000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ok_i"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 22
)
)
)
*292 (CptPort
uid 20123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,139625,229000,140375"
)
tg (CPTG
uid 20125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20126,0
va (VaSet
)
xt "230000,139500,232900,140500"
st "tx_ok_i"
blo "230000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ok_i"
t "std_logic"
o 21
)
)
)
*293 (CptPort
uid 20127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,194625,264750,195375"
)
tg (CPTG
uid 20129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20130,0
va (VaSet
)
xt "255100,194500,263000,195500"
st "ti2c_cvst_no : (2:0)"
ju 2
blo "263000,195300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ti2c_cvst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 27
)
)
)
*294 (CptPort
uid 20139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,186625,264750,187375"
)
tg (CPTG
uid 20141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20142,0
va (VaSet
)
xt "260800,186500,263000,187500"
st "sck_o"
ju 2
blo "263000,187300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_o"
t "slv16"
o 30
)
)
)
*295 (CptPort
uid 20143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,187625,264750,188375"
)
tg (CPTG
uid 20145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20146,0
va (VaSet
)
xt "260500,187500,263000,188500"
st "sck_to"
ju 2
blo "263000,188300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_to"
t "slv16"
o 31
)
)
)
*296 (CptPort
uid 20147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20148,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,190625,264750,191375"
)
tg (CPTG
uid 20149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20150,0
va (VaSet
)
xt "261000,190500,263000,191500"
st "sda_i"
ju 2
blo "263000,191300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "slv16"
o 34
)
)
)
*297 (CptPort
uid 20151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,189625,264750,190375"
)
tg (CPTG
uid 20153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20154,0
va (VaSet
)
xt "260700,189500,263000,190500"
st "sda_o"
ju 2
blo "263000,190300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "slv16"
o 32
)
)
)
*298 (CptPort
uid 20155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,191625,264750,192375"
)
tg (CPTG
uid 20157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20158,0
va (VaSet
)
xt "260400,191500,263000,192500"
st "sda_to"
ju 2
blo "263000,192300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_to"
t "slv16"
o 33
)
)
)
*299 (CptPort
uid 20159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,124625,229000,125375"
)
tg (CPTG
uid 20161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20162,0
va (VaSet
)
xt "230000,124500,232900,125500"
st "tx_lld_i"
blo "230000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_lld_i"
t "std_logic"
o 36
)
)
)
*300 (CptPort
uid 20163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,118625,229000,119375"
)
tg (CPTG
uid 20165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20166,0
va (VaSet
)
xt "230000,118500,233100,119500"
st "tx_lls_o"
blo "230000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_lls_o"
t "t_llsrc"
o 29
)
)
)
*301 (CptPort
uid 20167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20168,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,102625,229000,103375"
)
tg (CPTG
uid 20169,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20170,0
va (VaSet
)
xt "230000,102500,233200,103500"
st "rx_lld_o"
blo "230000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_lld_o"
t "std_logic"
o 37
)
)
)
*302 (CptPort
uid 20171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,97625,229000,98375"
)
tg (CPTG
uid 20173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20174,0
va (VaSet
)
xt "230000,97500,232800,98500"
st "rx_lls_i"
blo "230000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_lls_i"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 38
)
)
)
*303 (CptPort
uid 20195,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20196,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,214625,264750,215375"
)
tg (CPTG
uid 20197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20198,0
va (VaSet
)
xt "257500,214500,263000,215500"
st "sma_io : (8:1)"
ju 2
blo "263000,215300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 12
)
)
)
*304 (CptPort
uid 20199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,67625,264750,68375"
)
tg (CPTG
uid 20201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20202,0
va (VaSet
)
xt "255800,67500,263000,68500"
st "rawsigs_o : (15:0)"
ju 2
blo "263000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rawsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 39
)
)
)
*305 (CptPort
uid 20203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,68625,264750,69375"
)
tg (CPTG
uid 20205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20206,0
va (VaSet
)
xt "261800,68500,263000,69500"
st "reg"
ju 2
blo "263000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 40
)
)
)
*306 (CptPort
uid 20219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20220,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,85625,229000,86375"
)
tg (CPTG
uid 20221,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20222,0
va (VaSet
)
xt "230000,85500,234600,86500"
st "strobe40_i"
blo "230000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 42
)
)
)
*307 (CptPort
uid 21733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21734,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,218625,264750,219375"
)
tg (CPTG
uid 21735,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21736,0
va (VaSet
)
xt "253600,218500,263000,219500"
st "sim_dat_lvds_o : (31:0)"
ju 2
blo "263000,219300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sim_dat_lvds_o"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 459,0
)
)
)
*308 (CptPort
uid 22128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22129,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,132625,264750,133375"
)
tg (CPTG
uid 22130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22131,0
va (VaSet
)
xt "254200,132500,263000,133500"
st "dbg_outsigs_i : (15:0)"
ju 2
blo "263000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "dbg_outsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 44
suid 462,0
)
)
)
*309 (CptPort
uid 22132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,131625,264750,132375"
)
tg (CPTG
uid 22134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22135,0
va (VaSet
)
xt "255900,131500,263000,132500"
st "outsigs_o : (15:0)"
ju 2
blo "263000,132300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outsigs_o"
t "std_logic_vector"
b "(15 downto 0)"
o 43
suid 461,0
)
)
)
*310 (CptPort
uid 23836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,161625,229000,162375"
)
tg (CPTG
uid 23838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23839,0
va (VaSet
)
xt "230000,161500,235400,162500"
st "clk_ext_on_i"
blo "230000,162300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_ext_on_i"
t "std_logic"
o 45
suid 464,0
)
)
)
*311 (CptPort
uid 24402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,94625,264750,95375"
)
tg (CPTG
uid 24404,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24405,0
va (VaSet
)
xt "258000,94500,263000,95500"
st "idelay_ctl_o"
ju 2
blo "263000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay_ctl_o"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 47
suid 471,0
)
)
)
*312 (CptPort
uid 24406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24407,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,99625,264750,100375"
)
tg (CPTG
uid 24408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24409,0
va (VaSet
)
xt "255800,99500,263000,100500"
st "link_idly_i : (67:0)"
ju 2
blo "263000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "link_idly_i"
t "std_logic_vector"
b "(67 downto 0)"
o 48
suid 476,0
)
)
)
*313 (CptPort
uid 24410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,78625,229000,79375"
)
tg (CPTG
uid 24412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24413,0
va (VaSet
)
xt "230000,78500,232200,79500"
st "rst_in"
blo "230000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_in"
t "std_logic"
o 35
suid 475,0
)
)
)
*314 (CptPort
uid 24414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24415,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,98625,264750,99375"
)
tg (CPTG
uid 24416,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24417,0
va (VaSet
)
xt "256800,98500,263000,99500"
st "strm_i : (135:0)"
ju 2
blo "263000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "strm_i"
t "std_logic_vector"
b "(135 DOWNTO 0)"
o 46
suid 469,0
)
)
)
*315 (CptPort
uid 26234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,82625,264750,83375"
)
tg (CPTG
uid 26236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26237,0
va (VaSet
)
xt "259200,82500,263000,83500"
st "rst_drv_o"
ju 2
blo "263000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_drv_o"
t "std_logic"
o 49
suid 477,0
)
)
)
*316 (CptPort
uid 26701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,68625,229000,69375"
)
tg (CPTG
uid 26703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26704,0
va (VaSet
)
xt "230000,68500,235100,69500"
st "clk_p2_pll_i"
blo "230000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_p2_pll_i"
t "std_logic"
o 53
suid 481,0
)
)
)
*317 (CptPort
uid 26705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,219625,264750,220375"
)
tg (CPTG
uid 26707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26708,0
va (VaSet
)
xt "254800,219500,263000,220500"
st "clocky_leds_o : (7:0)"
ju 2
blo "263000,220300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clocky_leds_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 51
suid 479,0
)
)
)
*318 (CptPort
uid 26709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,220625,264750,221375"
)
tg (CPTG
uid 26711,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26712,0
va (VaSet
)
xt "255000,220500,263000,221500"
st "dbg_count_o : (7:0)"
ju 2
blo "263000,221300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_count_o"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 50
suid 478,0
)
)
)
*319 (CptPort
uid 26713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,221625,264750,222375"
)
tg (CPTG
uid 26715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26716,0
va (VaSet
)
xt "258300,221500,263000,222500"
st "lemo_clk_o"
ju 2
blo "263000,222300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lemo_clk_o"
t "std_logic"
o 52
suid 480,0
)
)
)
*320 (CptPort
uid 26717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,69625,229000,70375"
)
tg (CPTG
uid 26719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26720,0
va (VaSet
)
xt "230000,69500,238700,70500"
st "stat_clks_top_i : (7:0)"
blo "230000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 54
suid 482,0
)
)
)
*321 (CptPort
uid 29997,0
ps "OnEdgeStrategy"
shape (Triangle
uid 29998,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,73625,229000,74375"
)
tg (CPTG
uid 29999,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30000,0
va (VaSet
)
xt "230000,73500,232500,74500"
st "clk125"
blo "230000,74300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125"
t "std_logic"
o 14
suid 483,0
)
)
)
*322 (CptPort
uid 30001,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30002,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,75625,229000,76375"
)
tg (CPTG
uid 30003,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30004,0
va (VaSet
)
xt "230000,75500,232500,76500"
st "clk156"
blo "230000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "clk156"
t "std_logic"
o 55
suid 486,0
)
)
)
*323 (CptPort
uid 30005,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30006,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,74625,229000,75375"
)
tg (CPTG
uid 30007,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30008,0
va (VaSet
)
xt "230000,74500,232500,75500"
st "rst125"
blo "230000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "rst125"
t "std_logic"
o 41
suid 484,0
)
)
)
*324 (CptPort
uid 30009,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30010,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,81625,229000,82375"
)
tg (CPTG
uid 30011,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30012,0
va (VaSet
)
xt "230000,81500,232500,82500"
st "rst156"
blo "230000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "rst156"
t "std_logic"
o 56
suid 487,0
)
)
)
*325 (CptPort
uid 30416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,222625,264750,223375"
)
tg (CPTG
uid 30418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30419,0
va (VaSet
)
xt "259900,222500,263000,223500"
st "tlu_busy"
ju 2
blo "263000,223300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_busy"
t "std_logic"
o 57
suid 490,0
)
)
)
*326 (CptPort
uid 30420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "264000,223625,264750,224375"
)
tg (CPTG
uid 30422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30423,0
va (VaSet
)
xt "260300,223500,263000,224500"
st "tlu_tclk"
ju 2
blo "263000,224300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tlu_tclk"
t "std_logic"
o 58
suid 489,0
)
)
)
*327 (CptPort
uid 30424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,88625,229000,89375"
)
tg (CPTG
uid 30426,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30427,0
va (VaSet
)
xt "230000,88500,232700,89500"
st "tlu_trig"
blo "230000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "tlu_trig"
t "std_logic"
o 59
suid 488,0
)
)
)
]
shape (Rectangle
uid 20015,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "229000,67000,264000,225000"
)
oxt "79000,-9000,114000,166000"
ttg (MlTextGroup
uid 20016,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*328 (Text
uid 20017,0
va (VaSet
font "helvetica,8,1"
)
xt "243350,122000,245050,123000"
st "hsio"
blo "243350,122800"
tm "BdLibraryNameMgr"
)
*329 (Text
uid 20018,0
va (VaSet
font "helvetica,8,1"
)
xt "243350,123000,247050,124000"
st "main_top"
blo "243350,123800"
tm "CptNameMgr"
)
*330 (Text
uid 20019,0
va (VaSet
font "helvetica,8,1"
)
xt "243350,124000,245850,125000"
st "Umain"
blo "243350,124800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20020,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20021,0
text (MLText
uid 20022,0
va (VaSet
font "clean,8,0"
)
xt "238000,65400,256500,67000"
st "SIM_MODE = SIM_MODE    ( integer )  
TOP_ID   = 16#0C02#    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "SIM_MODE"
)
(GiElement
name "TOP_ID"
type "integer"
value "16#0C02#"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archType 1
archFileType "UNKNOWN"
)
*331 (SaComponent
uid 20334,0
optionalChildren [
*332 (CptPort
uid 20343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,180625,327750,181375"
)
tg (CPTG
uid 20345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20346,0
va (VaSet
)
xt "325400,180500,326000,181500"
st "O"
ju 2
blo "326000,181300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20335,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,180000,327000,182000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20336,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*333 (Text
uid 20337,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,180000,325900,181000"
st "unisim"
blo "323300,180800"
tm "BdLibraryNameMgr"
)
*334 (Text
uid 20338,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,181000,326700,182000"
st "PULLUP"
blo "323300,181800"
tm "CptNameMgr"
)
*335 (Text
uid 20339,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,182000,326800,183000"
st "Upullup5"
blo "323300,182800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20340,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20341,0
text (MLText
uid 20342,0
va (VaSet
font "clean,8,0"
)
xt "323000,180000,323000,180000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*336 (SaComponent
uid 20347,0
optionalChildren [
*337 (CptPort
uid 20356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,179625,311000,180375"
)
tg (CPTG
uid 20358,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20359,0
va (VaSet
)
xt "312000,179500,313900,180500"
st "sck_i"
blo "312000,180300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*338 (CptPort
uid 20360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,180625,311000,181375"
)
tg (CPTG
uid 20362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20363,0
va (VaSet
)
xt "312000,180500,314200,181500"
st "sck_ti"
blo "312000,181300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*339 (CptPort
uid 20364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,179625,321750,180375"
)
tg (CPTG
uid 20366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20367,0
va (VaSet
)
xt "317100,179500,320000,180500"
st "sck_pin"
ju 2
blo "320000,180300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*340 (CptPort
uid 20368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,182625,311000,183375"
)
tg (CPTG
uid 20370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20371,0
va (VaSet
)
xt "312000,182500,314000,183500"
st "sda_i"
blo "312000,183300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*341 (CptPort
uid 20372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20373,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,183625,311000,184375"
)
tg (CPTG
uid 20374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20375,0
va (VaSet
)
xt "312000,183500,314300,184500"
st "sda_o"
blo "312000,184300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*342 (CptPort
uid 20376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,184625,311000,185375"
)
tg (CPTG
uid 20378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20379,0
va (VaSet
)
xt "312000,184500,314300,185500"
st "sda_ti"
blo "312000,185300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*343 (CptPort
uid 20380,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,182625,321750,183375"
)
tg (CPTG
uid 20382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20383,0
va (VaSet
)
xt "317000,182500,320000,183500"
st "sda_pin"
ju 2
blo "320000,183300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 20348,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "311000,179000,321000,186000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20349,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*344 (Text
uid 20350,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,183000,316300,184000"
st "utils"
blo "314600,183800"
tm "BdLibraryNameMgr"
)
*345 (Text
uid 20351,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,184000,319400,185000"
st "twowire_tri"
blo "314600,184800"
tm "CptNameMgr"
)
*346 (Text
uid 20352,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,185000,320000,186000"
st "Utwowiretri0"
blo "314600,185800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20353,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20354,0
text (MLText
uid 20355,0
va (VaSet
font "clean,8,0"
)
xt "316000,179000,316000,179000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*347 (SaComponent
uid 20384,0
optionalChildren [
*348 (CptPort
uid 20393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,184625,327750,185375"
)
tg (CPTG
uid 20395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20396,0
va (VaSet
)
xt "325400,184500,326000,185500"
st "O"
ju 2
blo "326000,185300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20385,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,184000,327000,186000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20386,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*349 (Text
uid 20387,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,184000,325900,185000"
st "unisim"
blo "323300,184800"
tm "BdLibraryNameMgr"
)
*350 (Text
uid 20388,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,185000,326700,186000"
st "PULLUP"
blo "323300,185800"
tm "CptNameMgr"
)
*351 (Text
uid 20389,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,186000,326800,187000"
st "Upullup4"
blo "323300,186800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20390,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20391,0
text (MLText
uid 20392,0
va (VaSet
font "clean,8,0"
)
xt "323000,184000,323000,184000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*352 (SaComponent
uid 20397,0
optionalChildren [
*353 (CptPort
uid 20406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,192625,327750,193375"
)
tg (CPTG
uid 20408,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20409,0
va (VaSet
)
xt "325400,192500,326000,193500"
st "O"
ju 2
blo "326000,193300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20398,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,192000,327000,194000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20399,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*354 (Text
uid 20400,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,192000,325900,193000"
st "unisim"
blo "323300,192800"
tm "BdLibraryNameMgr"
)
*355 (Text
uid 20401,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,193000,326700,194000"
st "PULLUP"
blo "323300,193800"
tm "CptNameMgr"
)
*356 (Text
uid 20402,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,194000,326800,195000"
st "Upullup1"
blo "323300,194800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20403,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20404,0
text (MLText
uid 20405,0
va (VaSet
font "clean,8,0"
)
xt "323000,192000,323000,192000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*357 (SaComponent
uid 20416,0
optionalChildren [
*358 (CptPort
uid 20425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,191625,311000,192375"
)
tg (CPTG
uid 20427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20428,0
va (VaSet
)
xt "312000,191500,313900,192500"
st "sck_i"
blo "312000,192300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*359 (CptPort
uid 20429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,192625,311000,193375"
)
tg (CPTG
uid 20431,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20432,0
va (VaSet
)
xt "312000,192500,314200,193500"
st "sck_ti"
blo "312000,193300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*360 (CptPort
uid 20433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,191625,321750,192375"
)
tg (CPTG
uid 20435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20436,0
va (VaSet
)
xt "317100,191500,320000,192500"
st "sck_pin"
ju 2
blo "320000,192300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*361 (CptPort
uid 20437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,194625,311000,195375"
)
tg (CPTG
uid 20439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20440,0
va (VaSet
)
xt "312000,194500,314000,195500"
st "sda_i"
blo "312000,195300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*362 (CptPort
uid 20441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20442,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,195625,311000,196375"
)
tg (CPTG
uid 20443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20444,0
va (VaSet
)
xt "312000,195500,314300,196500"
st "sda_o"
blo "312000,196300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*363 (CptPort
uid 20445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,196625,311000,197375"
)
tg (CPTG
uid 20447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20448,0
va (VaSet
)
xt "312000,196500,314300,197500"
st "sda_ti"
blo "312000,197300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*364 (CptPort
uid 20449,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,194625,321750,195375"
)
tg (CPTG
uid 20451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20452,0
va (VaSet
)
xt "317000,194500,320000,195500"
st "sda_pin"
ju 2
blo "320000,195300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 20417,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "311000,191000,321000,198000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20418,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 20419,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,195000,316300,196000"
st "utils"
blo "314600,195800"
tm "BdLibraryNameMgr"
)
*366 (Text
uid 20420,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,196000,319400,197000"
st "twowire_tri"
blo "314600,196800"
tm "CptNameMgr"
)
*367 (Text
uid 20421,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,197000,320000,198000"
st "Utwowiretri1"
blo "314600,197800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20422,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20423,0
text (MLText
uid 20424,0
va (VaSet
font "clean,8,0"
)
xt "316000,191000,316000,191000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*368 (SaComponent
uid 20459,0
optionalChildren [
*369 (CptPort
uid 20468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,196625,327750,197375"
)
tg (CPTG
uid 20470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20471,0
va (VaSet
)
xt "325400,196500,326000,197500"
st "O"
ju 2
blo "326000,197300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20460,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,196000,327000,198000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20461,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*370 (Text
uid 20462,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,196000,325900,197000"
st "unisim"
blo "323300,196800"
tm "BdLibraryNameMgr"
)
*371 (Text
uid 20463,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,197000,326700,198000"
st "PULLUP"
blo "323300,197800"
tm "CptNameMgr"
)
*372 (Text
uid 20464,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,198000,326800,199000"
st "Upullup0"
blo "323300,198800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20465,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20466,0
text (MLText
uid 20467,0
va (VaSet
font "clean,8,0"
)
xt "323000,196000,323000,196000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*373 (SaComponent
uid 20484,0
optionalChildren [
*374 (CptPort
uid 20493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,204625,327750,205375"
)
tg (CPTG
uid 20495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20496,0
va (VaSet
)
xt "325400,204500,326000,205500"
st "O"
ju 2
blo "326000,205300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20485,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,204000,327000,206000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20486,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*375 (Text
uid 20487,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,204000,325900,205000"
st "unisim"
blo "323300,204800"
tm "BdLibraryNameMgr"
)
*376 (Text
uid 20488,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,205000,326700,206000"
st "PULLUP"
blo "323300,205800"
tm "CptNameMgr"
)
*377 (Text
uid 20489,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,206000,326800,207000"
st "Upullup2"
blo "323300,206800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20490,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20491,0
text (MLText
uid 20492,0
va (VaSet
font "clean,8,0"
)
xt "323000,204000,323000,204000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*378 (SaComponent
uid 20509,0
optionalChildren [
*379 (CptPort
uid 20518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,203625,311000,204375"
)
tg (CPTG
uid 20520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20521,0
va (VaSet
)
xt "312000,203500,313900,204500"
st "sck_i"
blo "312000,204300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_i"
t "std_logic"
o 1
)
)
)
*380 (CptPort
uid 20522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,204625,311000,205375"
)
tg (CPTG
uid 20524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20525,0
va (VaSet
)
xt "312000,204500,314200,205500"
st "sck_ti"
blo "312000,205300"
)
)
thePort (LogicalPort
decl (Decl
n "sck_ti"
t "std_logic"
o 2
)
)
)
*381 (CptPort
uid 20526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,203625,321750,204375"
)
tg (CPTG
uid 20528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20529,0
va (VaSet
)
xt "317100,203500,320000,204500"
st "sck_pin"
ju 2
blo "320000,204300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sck_pin"
t "std_logic"
o 3
)
)
)
*382 (CptPort
uid 20530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,206625,311000,207375"
)
tg (CPTG
uid 20532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20533,0
va (VaSet
)
xt "312000,206500,314000,207500"
st "sda_i"
blo "312000,207300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_i"
t "std_logic"
o 4
)
)
)
*383 (CptPort
uid 20534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,207625,311000,208375"
)
tg (CPTG
uid 20536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20537,0
va (VaSet
)
xt "312000,207500,314300,208500"
st "sda_o"
blo "312000,208300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 5
)
)
)
*384 (CptPort
uid 20538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "310250,208625,311000,209375"
)
tg (CPTG
uid 20540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20541,0
va (VaSet
)
xt "312000,208500,314300,209500"
st "sda_ti"
blo "312000,209300"
)
)
thePort (LogicalPort
decl (Decl
n "sda_ti"
t "std_logic"
o 6
)
)
)
*385 (CptPort
uid 20542,0
ps "OnEdgeStrategy"
shape (Diamond
uid 20543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "321000,206625,321750,207375"
)
tg (CPTG
uid 20544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20545,0
va (VaSet
)
xt "317000,206500,320000,207500"
st "sda_pin"
ju 2
blo "320000,207300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda_pin"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 20510,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "311000,203000,321000,210000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20511,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*386 (Text
uid 20512,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,207000,316300,208000"
st "utils"
blo "314600,207800"
tm "BdLibraryNameMgr"
)
*387 (Text
uid 20513,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,208000,319400,209000"
st "twowire_tri"
blo "314600,208800"
tm "CptNameMgr"
)
*388 (Text
uid 20514,0
va (VaSet
font "helvetica,8,1"
)
xt "314600,209000,320000,210000"
st "Utwowiretri2"
blo "314600,209800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20515,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20516,0
text (MLText
uid 20517,0
va (VaSet
font "clean,8,0"
)
xt "316000,203000,316000,203000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*389 (SaComponent
uid 20546,0
optionalChildren [
*390 (CptPort
uid 20555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "327000,208625,327750,209375"
)
tg (CPTG
uid 20557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20558,0
va (VaSet
)
xt "325400,208500,326000,209500"
st "O"
ju 2
blo "326000,209300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
i "'H'"
)
)
)
]
shape (Rectangle
uid 20547,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "324000,208000,327000,210000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20548,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*391 (Text
uid 20549,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,208000,325900,209000"
st "unisim"
blo "323300,208800"
tm "BdLibraryNameMgr"
)
*392 (Text
uid 20550,0
va (VaSet
font "helvetica,8,1"
)
xt "323300,209000,326700,210000"
st "PULLUP"
blo "323300,209800"
tm "CptNameMgr"
)
*393 (Text
uid 20551,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "323300,210000,326800,211000"
st "Upullup3"
blo "323300,210800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 20552,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 20553,0
text (MLText
uid 20554,0
va (VaSet
font "clean,8,0"
)
xt "323000,208000,323000,208000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*394 (Frame
uid 20600,0
shape (RectFrame
uid 20601,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "299000,178000,331000,187000"
)
title (TextAssociate
uid 20602,0
ps "TopLeftStrategy"
text (MLText
uid 20603,0
va (VaSet
font "charter,10,0"
)
xt "299300,176400,314700,177600"
st "g1: FOR t IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 20604,0
ps "TopLeftStrategy"
shape (Rectangle
uid 20605,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "299500,178200,300500,179800"
)
num (Text
uid 20606,0
va (VaSet
font "charter,10,0"
)
xt "299700,178400,300300,179600"
st "2"
blo "299700,179400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 20607,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*395 (Text
uid 20608,0
va (VaSet
font "charter,10,1"
)
xt "322000,187000,333200,188300"
st "Frame Declarations"
blo "322000,188000"
)
*396 (MLText
uid 20609,0
va (VaSet
font "charter,10,0"
)
xt "322000,188300,322000,188300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*397 (Frame
uid 20610,0
shape (RectFrame
uid 20611,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "299000,190000,331000,199000"
)
title (TextAssociate
uid 20612,0
ps "TopLeftStrategy"
text (MLText
uid 20613,0
va (VaSet
font "charter,10,0"
)
xt "299150,188400,314850,189600"
st "g2: FOR b IN 0 TO 2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 20614,0
ps "TopLeftStrategy"
shape (Rectangle
uid 20615,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "299500,190200,300500,191800"
)
num (Text
uid 20616,0
va (VaSet
font "charter,10,0"
)
xt "299700,190400,300300,191600"
st "3"
blo "299700,191400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 20617,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
uid 20618,0
va (VaSet
font "charter,10,1"
)
xt "322000,199000,333200,200300"
st "Frame Declarations"
blo "322000,200000"
)
*399 (MLText
uid 20619,0
va (VaSet
font "charter,10,0"
)
xt "322000,200300,322000,200300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*400 (Frame
uid 20620,0
shape (RectFrame
uid 20621,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "299000,202000,331000,211000"
)
title (TextAssociate
uid 20622,0
ps "TopLeftStrategy"
text (MLText
uid 20623,0
va (VaSet
font "charter,10,0"
)
xt "299200,200400,314800,201600"
st "g4: FOR a IN 0 TO 3 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 20624,0
ps "TopLeftStrategy"
shape (Rectangle
uid 20625,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "299500,202200,300500,203800"
)
num (Text
uid 20626,0
va (VaSet
font "charter,10,0"
)
xt "299700,202400,300300,203600"
st "7"
blo "299700,203400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 20627,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*401 (Text
uid 20628,0
va (VaSet
font "charter,10,1"
)
xt "322000,211000,333200,212300"
st "Frame Declarations"
blo "322000,212000"
)
*402 (MLText
uid 20629,0
va (VaSet
font "charter,10,0"
)
xt "322000,212300,322000,212300"
tm "BdFrameDeclTextMgr"
)
]
)
)
*403 (Net
uid 21084,0
decl (Decl
n "ibemon_convstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 34
suid 426,0
)
declText (MLText
uid 21085,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-128700,-73775"
st "ibemon_convstt_no  : std_logic_vector(2 DOWNTO 0)"
)
)
*404 (Net
uid 21096,0
lang 2
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 1
suid 432,0
)
declText (MLText
uid 21097,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-137000,168600,-113700,169800"
st "led_status_o       : std_logic --LED_FPGA_STATUS"
)
)
*405 (Net
uid 21098,0
lang 2
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 57
suid 433,0
)
declText (MLText
uid 21099,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-126600,-73775"
st "idc_p3_io          : std_logic_vector(31 downto 0) --IDC_P3"
)
)
*406 (Net
uid 21100,0
lang 2
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 58
suid 434,0
)
declText (MLText
uid 21101,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-126600,-73775"
st "idc_p4_io          : std_logic_vector(31 downto 0) --IDC_P4"
)
)
*407 (Net
uid 21102,0
lang 2
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 59
suid 435,0
)
declText (MLText
uid 21103,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-137000,160200,-109600,161400"
st "idc_p5_io          : std_logic_vector(31 downto 0) --IDC_P5"
)
)
*408 (Net
uid 21122,0
decl (Decl
n "ibemon_convst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 33
suid 445,0
)
declText (MLText
uid 21123,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-58700,-9000"
st "ibemon_convst_no   : std_logic_vector(2 DOWNTO 0)"
)
)
*409 (Net
uid 21126,0
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 101
suid 447,0
)
declText (MLText
uid 21127,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-58100,-9000"
st "signal sda_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*410 (Net
uid 21128,0
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 98
suid 448,0
)
declText (MLText
uid 21129,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-58300,-9000"
st "signal sck_t              : std_logic_vector(15 DOWNTO 0)"
)
)
*411 (Net
uid 21130,0
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 99
suid 449,0
)
declText (MLText
uid 21131,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-57800,-9000"
st "signal sda_in             : std_logic_vector(15 DOWNTO 0)"
)
)
*412 (Net
uid 21132,0
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 100
suid 450,0
)
declText (MLText
uid 21133,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-57400,-9000"
st "signal sda_out            : std_logic_vector(15 DOWNTO 0)"
)
)
*413 (Net
uid 21134,0
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 97
suid 451,0
)
declText (MLText
uid 21135,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-58500,-9000"
st "signal sck                : std_logic_vector(15 DOWNTO 0)"
)
)
*414 (Net
uid 21136,0
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 452,0
)
declText (MLText
uid 21137,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-129800,-73775"
st "ibemon_sclt_o      : std_logic_vector(2 DOWNTO 0)"
)
)
*415 (Net
uid 21138,0
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 453,0
)
declText (MLText
uid 21139,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-129400,-73775"
st "ibemon_sdat_io     : std_logic_vector(2 DOWNTO 0)"
)
)
*416 (Net
uid 21140,0
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 37
suid 454,0
)
declText (MLText
uid 21141,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-59400,-9000"
st "ibemon_sda_io      : std_logic_vector(2 DOWNTO 0)"
)
)
*417 (Net
uid 21142,0
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 455,0
)
declText (MLText
uid 21143,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-84000,-10200,-59800,-9000"
st "ibemon_scl_o       : std_logic_vector(2 DOWNTO 0)"
)
)
*418 (Net
uid 21148,0
lang 2
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 56
suid 458,0
)
declText (MLText
uid 21149,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-126600,-72575"
st "-- IDC CONNECTORS (P2-5)
idc_p2_io          : std_logic_vector(31 downto 0) --IDC_P2"
)
)
*419 (Net
uid 21158,0
decl (Decl
n "clk80"
t "std_logic"
o 14
suid 463,0
)
declText (MLText
uid 21159,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-138400,-73775"
st "signal clk80              : std_ulogic"
)
)
*420 (Net
uid 21160,0
decl (Decl
n "rst_top"
t "std_logic"
o 80
suid 464,0
)
declText (MLText
uid 21161,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-154000,-74975,-139100,-73775"
st "signal rst_top            : std_logic"
)
)
*421 (Net
uid 21162,0
decl (Decl
n "com_abc"
t "std_logic"
o 20
suid 465,0
)
declText (MLText
uid 21163,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,-1200,15900,0"
st "signal com_abc            : std_logic"
)
)
*422 (HdlText
uid 21294,0
optionalChildren [
*423 (EmbeddedText
uid 21299,0
commentText (CommentText
uid 21300,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 21301,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "178000,139000,198000,151000"
)
oxt "0,0,18000,5000"
text (MLText
uid 21302,0
va (VaSet
font "clean,8,0"
)
xt "178200,139200,198200,148000"
st "
-- eb1 1
mac_source <= x\"505152535455\";
--mac_dest   <= x\"d0d1d2d3d4d5\";
sf_syncacq(0) <= '0';
sf_stat_word(0) <= x\"0000000000000000\";
sf_syncacq(1) <= '0';
sf_stat_word(1) <= x\"0000000000000000\";
stat_word_cu  <= x\"0000000000000000\";
stat_word_usb <= x\"0000000000000000\";
sw_hex_ni <= \"1111\";
                                      

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 20000
)
)
)
]
shape (Rectangle
uid 21295,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "176000,138000,199000,146000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 21296,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*424 (Text
uid 21297,0
va (VaSet
font "charter,8,0"
)
xt "176300,138000,177700,139000"
st "eb3"
blo "176300,138800"
tm "HdlTextNameMgr"
)
*425 (Text
uid 21298,0
va (VaSet
font "charter,8,0"
)
xt "176300,139000,176800,140000"
st "3"
blo "176300,139800"
tm "HdlTextNumberMgr"
)
]
)
)
*426 (SaComponent
uid 21331,0
optionalChildren [
*427 (CptPort
uid 21340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,237625,123750,238375"
)
tg (CPTG
uid 21342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21343,0
va (VaSet
)
xt "121300,237500,122000,238500"
st "hi"
ju 2
blo "122000,238300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*428 (CptPort
uid 21344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 21345,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "123000,238625,123750,239375"
)
tg (CPTG
uid 21346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21347,0
va (VaSet
)
xt "121300,238500,122000,239500"
st "lo"
ju 2
blo "122000,239300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Rectangle
uid 21332,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "117000,237000,123000,240000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 21333,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*429 (Text
uid 21334,0
va (VaSet
font "helvetica,8,1"
)
xt "118600,240000,120300,241000"
st "utils"
blo "118600,240800"
tm "BdLibraryNameMgr"
)
*430 (Text
uid 21335,0
va (VaSet
font "helvetica,8,1"
)
xt "118600,241000,122200,242000"
st "m_power"
blo "118600,241800"
tm "CptNameMgr"
)
*431 (Text
uid 21336,0
va (VaSet
font "helvetica,8,1"
)
xt "118600,242000,122300,243000"
st "Umpower"
blo "118600,242800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21337,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21338,0
text (MLText
uid 21339,0
va (VaSet
font "clean,8,0"
)
xt "119500,229000,119500,229000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*432 (Net
uid 21745,0
decl (Decl
n "rst125"
t "std_logic"
o 128
suid 483,0
)
declText (MLText
uid 21746,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*433 (Net
uid 22176,0
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 128
suid 485,0
)
declText (MLText
uid 22177,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*434 (Net
uid 22188,0
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 129
suid 488,0
)
declText (MLText
uid 22189,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*435 (SaComponent
uid 24418,0
optionalChildren [
*436 (CptPort
uid 24427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,79625,360000,80375"
)
tg (CPTG
uid 24429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24430,0
va (VaSet
)
xt "361000,79500,362000,80500"
st "clk"
blo "361000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*437 (CptPort
uid 24431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,80625,360000,81375"
)
tg (CPTG
uid 24433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24434,0
va (VaSet
)
xt "361000,80500,362000,81500"
st "rst"
blo "361000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*438 (CptPort
uid 24435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,82625,384750,83375"
)
tg (CPTG
uid 24437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24438,0
va (VaSet
)
xt "380100,82500,383000,83500"
st "bco_po"
ju 2
blo "383000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 12
)
)
)
*439 (CptPort
uid 24439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,83625,384750,84375"
)
tg (CPTG
uid 24441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24442,0
va (VaSet
)
xt "380100,83500,383000,84500"
st "bco_no"
ju 2
blo "383000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 11
)
)
)
*440 (CptPort
uid 24443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,81625,360000,82375"
)
tg (CPTG
uid 24445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24446,0
va (VaSet
)
xt "361000,81500,365600,82500"
st "strobe40_i"
blo "361000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
)
)
)
*441 (CptPort
uid 24447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,89625,384750,90375"
)
tg (CPTG
uid 24449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24450,0
va (VaSet
)
xt "380000,89500,383000,90500"
st "l1r3_po"
ju 2
blo "383000,90300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 19
)
)
)
*442 (CptPort
uid 24451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,90625,384750,91375"
)
tg (CPTG
uid 24453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24454,0
va (VaSet
)
xt "380000,90500,383000,91500"
st "l1r3_no"
ju 2
blo "383000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1r3_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 18
)
)
)
*443 (CptPort
uid 24455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,93625,384750,94375"
)
tg (CPTG
uid 24457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24458,0
va (VaSet
)
xt "379500,93500,383000,94500"
st "spare_po"
ju 2
blo "383000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 23
)
)
)
*444 (CptPort
uid 24459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,94625,384750,95375"
)
tg (CPTG
uid 24461,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24462,0
va (VaSet
)
xt "379500,94500,383000,95500"
st "spare_no"
ju 2
blo "383000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 22
)
)
)
*445 (CptPort
uid 24463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,86625,360000,87375"
)
tg (CPTG
uid 24465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24466,0
va (VaSet
)
xt "361000,86500,367900,87500"
st "rawsigs_i : (15:0)"
blo "361000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
)
)
)
*446 (CptPort
uid 24467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,89625,360000,90375"
)
tg (CPTG
uid 24469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24470,0
va (VaSet
)
xt "361000,89500,363200,90500"
st "l1r3_i"
blo "361000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
)
)
)
*447 (CptPort
uid 24471,0
ps "OnEdgeStrategy"
shape (Diamond
uid 24472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,97625,384750,98375"
)
tg (CPTG
uid 24473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24474,0
va (VaSet
)
xt "376700,97500,383000,98500"
st "dat_pio : (23:0)"
ju 2
blo "383000,98300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_pio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 25
)
)
)
*448 (CptPort
uid 24475,0
ps "OnEdgeStrategy"
shape (Diamond
uid 24476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,98625,384750,99375"
)
tg (CPTG
uid 24477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24478,0
va (VaSet
)
xt "376700,98500,383000,99500"
st "dat_nio : (23:0)"
ju 2
blo "383000,99300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "dat_nio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 24
)
)
)
*449 (CptPort
uid 24479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,90625,360000,91375"
)
tg (CPTG
uid 24481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24482,0
va (VaSet
)
xt "361000,90500,363700,91500"
st "noise_i"
blo "361000,91300"
)
)
thePort (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
)
)
)
*450 (CptPort
uid 24483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,95625,384750,96375"
)
tg (CPTG
uid 24485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24486,0
va (VaSet
)
xt "377500,95500,383000,96500"
st "dbg_spare_o"
ju 2
blo "383000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
)
)
)
*451 (CptPort
uid 24487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,91625,384750,92375"
)
tg (CPTG
uid 24489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24490,0
va (VaSet
)
xt "378000,91500,383000,92500"
st "dbg_l1r3_o"
ju 2
blo "383000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
)
)
)
*452 (CptPort
uid 24491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24492,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,97625,360000,98375"
)
tg (CPTG
uid 24493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24494,0
va (VaSet
)
xt "361000,97500,368300,98500"
st "rx_strm_o : (47:0)"
blo "361000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 21
)
)
)
*453 (CptPort
uid 24495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,94625,360000,95375"
)
tg (CPTG
uid 24497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24498,0
va (VaSet
)
xt "361000,94500,365700,95500"
st "idelay_ctl_i"
blo "361000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*454 (CptPort
uid 24503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,83625,360000,84375"
)
tg (CPTG
uid 24505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24506,0
va (VaSet
)
xt "361000,83500,362200,84500"
st "reg"
blo "361000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
)
)
)
*455 (CptPort
uid 24507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,88625,360000,89375"
)
tg (CPTG
uid 24509,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24510,0
va (VaSet
)
xt "361000,88500,363900,89500"
st "coml0_i"
blo "361000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
)
)
)
*456 (CptPort
uid 24511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,86625,384750,87375"
)
tg (CPTG
uid 24513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24514,0
va (VaSet
)
xt "379300,86500,383000,87500"
st "coml0_no"
ju 2
blo "383000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 13
)
)
)
*457 (CptPort
uid 24515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,85625,384750,86375"
)
tg (CPTG
uid 24517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24518,0
va (VaSet
)
xt "379300,85500,383000,86500"
st "coml0_po"
ju 2
blo "383000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coml0_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 14
)
)
)
*458 (CptPort
uid 24519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "384000,87625,384750,88375"
)
tg (CPTG
uid 24521,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24522,0
va (VaSet
)
xt "377300,87500,383000,88500"
st "dbg_coml0_o"
ju 2
blo "383000,88300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
)
)
)
*459 (CptPort
uid 26246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,82625,360000,83375"
)
tg (CPTG
uid 26248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26249,0
va (VaSet
)
xt "361000,82500,364500,83500"
st "rst_drv_i"
blo "361000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 170,0
)
)
)
*460 (CptPort
uid 26250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26251,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "359250,99625,360000,100375"
)
tg (CPTG
uid 26252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26253,0
va (VaSet
)
xt "361000,99500,369800,100500"
st "rx_link_idly_o : (23:0)"
blo "361000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 20
suid 168,0
)
)
)
]
shape (Rectangle
uid 24419,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "360000,79000,384000,105000"
)
oxt "15000,-28000,31000,-1000"
ttg (MlTextGroup
uid 24420,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*461 (Text
uid 24421,0
va (VaSet
font "helvetica,8,1"
)
xt "366850,79000,368550,80000"
st "hsio"
blo "366850,79800"
tm "BdLibraryNameMgr"
)
*462 (Text
uid 24422,0
va (VaSet
font "helvetica,8,1"
)
xt "366850,80000,373050,81000"
st "dio_ibeos_drv"
blo "366850,80800"
tm "CptNameMgr"
)
*463 (Text
uid 24423,0
va (VaSet
font "helvetica,8,1"
)
xt "366850,81000,370250,82000"
st "Udiosttd"
blo "366850,81800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24424,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24425,0
text (MLText
uid 24426,0
va (VaSet
font "clean,8,0"
)
xt "362000,78200,378500,79000"
st "LINK_ID_MIN = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*464 (Net
uid 24667,0
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 121
suid 493,0
)
declText (MLText
uid 24668,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,11800,173800,13000"
st "ibe_cmdt_po        : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*465 (Net
uid 24669,0
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 122
suid 494,0
)
declText (MLText
uid 24670,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,5800,174700,7000"
st "ibe_bcot_mo        : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*466 (Net
uid 24671,0
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 123
suid 495,0
)
declText (MLText
uid 24672,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,-8600,180600,-7400"
st "ibe_dot_mi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*467 (Net
uid 24673,0
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 124
suid 496,0
)
declText (MLText
uid 24674,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,7000,173300,8200"
st "ibe_bcot_po        : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*468 (Net
uid 24675,0
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 125
suid 497,0
)
declText (MLText
uid 24676,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,20200,174300,21400"
st "ibe_noiset_mo      : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*469 (Net
uid 24677,0
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 126
suid 498,0
)
declText (MLText
uid 24678,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,21400,173500,22600"
st "ibe_noiset_po      : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*470 (Net
uid 24679,0
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 127
suid 499,0
)
declText (MLText
uid 24680,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,15400,172400,16600"
st "ibe_l1rt_mo        : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*471 (Net
uid 24681,0
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 128
suid 500,0
)
declText (MLText
uid 24682,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,-7400,180300,-6200"
st "ibe_dot_pi         : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*472 (Net
uid 24683,0
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 129
suid 501,0
)
declText (MLText
uid 24684,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,10600,174600,11800"
st "ibe_cmdt_mo        : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*473 (Net
uid 24685,0
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 130
suid 502,0
)
declText (MLText
uid 24686,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "138000,16600,170300,17800"
st "ibe_l1rt_po        : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*474 (Net
uid 24687,0
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 131
suid 503,0
)
declText (MLText
uid 24688,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23900,-14800"
st "signal rx_strm            : std_logic_vector(135 downto 0)"
)
)
*475 (Net
uid 24689,0
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 132
suid 504,0
)
declText (MLText
uid 24690,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-11200"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
signal idelay_ctl         : t_idelay_ctl"
)
)
*476 (Net
uid 24691,0
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 133
suid 505,0
)
declText (MLText
uid 24692,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23800,-14800"
st "signal rx_link_idly       : std_logic_vector(67 downto 0)"
)
)
*477 (HdlText
uid 24701,0
optionalChildren [
*478 (EmbeddedText
uid 24706,0
commentText (CommentText
uid 24707,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 24708,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "292000,97000,324000,116000"
)
oxt "0,0,18000,5000"
text (MLText
uid 24709,0
va (VaSet
font "clean,8,0"
)
xt "292200,97200,320700,114800"
st "
-- eb6 6 -- set non-build streams to zero
gen_strms_filter  : for m in 0 to 33 generate

  gen_if_present : if (C_MOD_PRES(m) = '1') generate
    strm(m*4+0) <= rx_strm(m*4+0);
    strm(m*4+1) <= rx_strm(m*4+1);
    strm(m*4+2) <= rx_strm(m*4+2);
    strm(m*4+3) <= rx_strm(m*4+3);
    link_idly(m*2+0) <= rx_link_idly(m*2+0);
    link_idly(m*2+1) <= rx_link_idly(m*2+1);
  end generate;

  gen_if_not_present : if (C_MOD_PRES(m) = '0') generate
    strm(m*4+0) <= '0';
    strm(m*4+1) <= '0';
    strm(m*4+2) <= '0';
    strm(m*4+3) <= '0';
    link_idly(m*2+0) <= '0';
    link_idly(m*2+1) <= '0';
   end generate;

end generate;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 19000
visibleWidth 32000
)
)
)
]
shape (Rectangle
uid 24702,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "291000,96000,325000,109000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24703,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*479 (Text
uid 24704,0
va (VaSet
font "charter,8,0"
)
xt "291300,96000,292700,97000"
st "eb7"
blo "291300,96800"
tm "HdlTextNameMgr"
)
*480 (Text
uid 24705,0
va (VaSet
font "charter,8,0"
)
xt "291300,97000,291800,98000"
st "7"
blo "291300,97800"
tm "HdlTextNumberMgr"
)
]
)
)
*481 (Net
uid 24742,0
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 134
suid 507,0
)
declText (MLText
uid 24743,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25400,1200"
st "signal strm               : std_logic_vector(135 downto 0)"
)
)
*482 (Net
uid 24744,0
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 135
suid 508,0
)
declText (MLText
uid 24745,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,25300,1200"
st "signal link_idly          : std_logic_vector(67 downto 0)"
)
)
*483 (SaComponent
uid 25313,0
optionalChildren [
*484 (CptPort
uid 25277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,12625,201000,13375"
)
tg (CPTG
uid 25279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25280,0
va (VaSet
)
xt "202000,12500,208500,13500"
st "rst_poweron_ni"
blo "202000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_poweron_ni"
t "std_logic"
eolc "--PORESET_N"
preAdd 0
posAdd 0
o 8
suid 1,0
)
)
)
*485 (CptPort
uid 25281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,14625,201000,15375"
)
tg (CPTG
uid 25283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25284,0
va (VaSet
)
xt "202000,14500,204000,15500"
st "clk40"
blo "202000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 2
suid 2,0
)
)
)
*486 (CptPort
uid 25289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,13625,201000,14375"
)
tg (CPTG
uid 25291,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25292,0
va (VaSet
)
xt "202000,13500,204000,14500"
st "clk80"
blo "202000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*487 (CptPort
uid 25293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,18625,201000,19375"
)
tg (CPTG
uid 25295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25296,0
va (VaSet
)
xt "202000,18500,208200,19500"
st "rawsigs : (15:0)"
blo "202000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 5
suid 5,0
)
)
)
*488 (CptPort
uid 25301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,20625,201000,21375"
)
tg (CPTG
uid 25303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25304,0
va (VaSet
)
xt "202000,20500,203200,21500"
st "reg"
blo "202000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 6
suid 7,0
)
)
)
*489 (CptPort
uid 25305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,14625,226750,15375"
)
tg (CPTG
uid 25307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25308,0
va (VaSet
)
xt "220100,14500,225000,15500"
st "a13_datr_o"
ju 2
blo "225000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "a13_datr_o"
t "std_logic"
o 10
suid 8,0
)
)
)
*490 (CptPort
uid 25309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,18625,226750,19375"
)
tg (CPTG
uid 25311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25312,0
va (VaSet
)
xt "220200,18500,225000,19500"
st "a13_datl_o"
ju 2
blo "225000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "a13_datl_o"
t "std_logic"
o 9
suid 9,0
)
)
)
*491 (CptPort
uid 25334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,19625,226750,20375"
)
tg (CPTG
uid 25336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25337,0
va (VaSet
)
xt "219100,19500,225000,20500"
st "ddr_l_o : (1:0)"
ju 2
blo "225000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_l_o"
t "std_logic_vector"
b "(1 downto 0)"
o 11
suid 11,0
)
)
)
*492 (CptPort
uid 25338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "226000,15625,226750,16375"
)
tg (CPTG
uid 25340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 25341,0
va (VaSet
)
xt "219000,15500,225000,16500"
st "ddr_r_o : (1:0)"
ju 2
blo "225000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_r_o"
t "std_logic_vector"
b "(1 downto 0)"
o 12
suid 10,0
)
)
)
*493 (CptPort
uid 25763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,15625,201000,16375"
)
tg (CPTG
uid 25765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25766,0
va (VaSet
)
xt "202000,15500,204500,16500"
st "clk160"
blo "202000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 1
suid 13,0
)
)
)
*494 (CptPort
uid 25767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 25768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,19625,201000,20375"
)
tg (CPTG
uid 25769,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 25770,0
va (VaSet
)
xt "202000,19500,208100,20500"
st "outsigs : (15:0)"
blo "202000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 12,0
)
)
)
*495 (CptPort
uid 26230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "200250,16625,201000,17375"
)
tg (CPTG
uid 26232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26233,0
va (VaSet
)
xt "202000,16500,203000,17500"
st "rst"
blo "202000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
suid 14,0
)
)
)
]
shape (Rectangle
uid 25314,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "201000,12000,226000,23000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 25315,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
uid 25316,0
va (VaSet
font "helvetica,8,1"
)
xt "209850,13000,213450,14000"
st "abc_emu"
blo "209850,13800"
tm "BdLibraryNameMgr"
)
*497 (Text
uid 25317,0
va (VaSet
font "helvetica,8,1"
)
xt "209850,14000,217650,15000"
st "a13_drv_hsio_top"
blo "209850,14800"
tm "CptNameMgr"
)
*498 (Text
uid 25318,0
va (VaSet
font "helvetica,8,1"
)
xt "209850,15000,213250,16000"
st "Ua13drv"
blo "209850,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 25319,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 25320,0
text (MLText
uid 25321,0
va (VaSet
)
xt "192000,18000,192000,18000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*499 (Net
uid 25771,0
decl (Decl
n "clk160"
t "std_logic"
o 128
suid 510,0
)
declText (MLText
uid 25772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*500 (Net
uid 25785,0
decl (Decl
n "ddr_r_o"
t "std_logic_vector"
b "(1 downto 0)"
o 129
suid 511,0
)
declText (MLText
uid 25786,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*501 (Net
uid 25793,0
decl (Decl
n "ddr_l_o"
t "std_logic_vector"
b "(1 downto 0)"
o 130
suid 512,0
)
declText (MLText
uid 25794,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*502 (Net
uid 26282,0
decl (Decl
n "rst_drv"
t "std_logic"
o 131
suid 514,0
)
declText (MLText
uid 26283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*503 (Net
uid 26284,0
decl (Decl
n "sck_i"
t "std_logic"
o 132
suid 515,0
)
declText (MLText
uid 26285,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*504 (Net
uid 26292,0
decl (Decl
n "sck_ti"
t "std_logic"
o 133
suid 516,0
)
declText (MLText
uid 26293,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*505 (Net
uid 26300,0
decl (Decl
n "sda_ti"
t "std_logic"
o 134
suid 517,0
)
declText (MLText
uid 26301,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*506 (Net
uid 26308,0
decl (Decl
n "sda_tx_i"
t "std_logic"
o 135
suid 518,0
)
declText (MLText
uid 26309,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*507 (Net
uid 26729,0
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 125
suid 520,0
)
declText (MLText
uid 26730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*508 (SaComponent
uid 27954,0
optionalChildren [
*509 (CptPort
uid 27934,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27935,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "209000,97625,209750,98375"
)
tg (CPTG
uid 27936,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27937,0
va (VaSet
)
xt "207200,97500,208000,98500"
st "lls"
ju 2
blo "208000,98300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lls"
t "t_llsrc"
o 1
)
)
)
*510 (CptPort
uid 27938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27939,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "198250,97625,199000,98375"
)
tg (CPTG
uid 27940,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27941,0
va (VaSet
)
xt "200000,97500,203500,98500"
st "src_rdy_i"
blo "200000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "src_rdy_i"
t "std_logic"
o 2
)
)
)
*511 (CptPort
uid 27942,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27943,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "198250,98625,199000,99375"
)
tg (CPTG
uid 27944,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27945,0
va (VaSet
)
xt "200000,98500,201900,99500"
st "sof_i"
blo "200000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "sof_i"
t "std_logic"
o 3
)
)
)
*512 (CptPort
uid 27946,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "198250,99625,199000,100375"
)
tg (CPTG
uid 27948,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27949,0
va (VaSet
)
xt "200000,99500,201900,100500"
st "eof_i"
blo "200000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "eof_i"
t "std_logic"
o 4
)
)
)
*513 (CptPort
uid 27950,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27951,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "198250,100625,199000,101375"
)
tg (CPTG
uid 27952,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27953,0
va (VaSet
)
xt "200000,100500,205700,101500"
st "data_i : (15:0)"
blo "200000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "data_i"
t "std_logic_vector"
b "(15 downto 0)"
o 5
)
)
)
]
shape (Rectangle
uid 27955,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "199000,97000,209000,102000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27956,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*514 (Text
uid 27957,0
va (VaSet
font "helvetica,8,1"
)
xt "205200,99000,208400,100000"
st "locallink"
blo "205200,99800"
tm "BdLibraryNameMgr"
)
*515 (Text
uid 27958,0
va (VaSet
font "helvetica,8,1"
)
xt "205200,100000,208800,101000"
st "lls_make"
blo "205200,100800"
tm "CptNameMgr"
)
*516 (Text
uid 27959,0
va (VaSet
font "helvetica,8,1"
)
xt "205200,101000,208900,102000"
st "Ullsmake"
blo "205200,101800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27960,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27961,0
text (MLText
uid 27962,0
va (VaSet
font "clean,8,0"
)
xt "204000,97000,204000,97000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*517 (SaComponent
uid 27983,0
optionalChildren [
*518 (CptPort
uid 27963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27964,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "203250,121625,204000,122375"
)
tg (CPTG
uid 27965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27966,0
va (VaSet
)
xt "205000,121500,211000,122500"
st "data_o : (15:0)"
blo "205000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_o"
t "std_logic_vector"
b "(15 downto 0)"
o 1
)
)
)
*519 (CptPort
uid 27967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27968,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "203250,120625,204000,121375"
)
tg (CPTG
uid 27969,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27970,0
va (VaSet
)
xt "205000,120500,207200,121500"
st "eof_o"
blo "205000,121300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "eof_o"
t "std_logic"
o 2
)
)
)
*520 (CptPort
uid 27971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27972,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "203250,119625,204000,120375"
)
tg (CPTG
uid 27973,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27974,0
va (VaSet
)
xt "205000,119500,207200,120500"
st "sof_o"
blo "205000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sof_o"
t "std_logic"
o 3
)
)
)
*521 (CptPort
uid 27975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27976,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "203250,118625,204000,119375"
)
tg (CPTG
uid 27977,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27978,0
va (VaSet
)
xt "205000,118500,208800,119500"
st "src_rdy_o"
blo "205000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "src_rdy_o"
t "std_logic"
o 4
)
)
)
*522 (CptPort
uid 27979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27980,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,118625,215750,119375"
)
tg (CPTG
uid 27981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27982,0
va (VaSet
)
xt "212500,118500,214000,119500"
st "lls_i"
ju 2
blo "214000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "lls_i"
t "t_llsrc"
o 5
)
)
)
]
shape (Rectangle
uid 27984,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "204000,118000,215000,123000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27985,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
uid 27986,0
va (VaSet
font "helvetica,8,1"
)
xt "210650,120000,213850,121000"
st "locallink"
blo "210650,120800"
tm "BdLibraryNameMgr"
)
*524 (Text
uid 27987,0
va (VaSet
font "helvetica,8,1"
)
xt "210650,121000,214350,122000"
st "lls_break"
blo "210650,121800"
tm "CptNameMgr"
)
*525 (Text
uid 27988,0
va (VaSet
font "helvetica,8,1"
)
xt "210650,122000,214450,123000"
st "Ullsbreak"
blo "210650,122800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27989,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27990,0
text (MLText
uid 27991,0
va (VaSet
font "clean,8,0"
)
xt "209500,118000,209500,118000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*526 (Net
uid 30013,0
decl (Decl
n "rst156"
t "std_logic"
o 16
suid 523,0
)
declText (MLText
uid 30014,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*527 (Net
uid 30428,0
decl (Decl
n "tlu_trig"
t "std_logic"
o 125
suid 524,0
)
declText (MLText
uid 30429,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*528 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,146000,228250,146000"
pts [
"217000,146000"
"228250,146000"
]
)
end &277
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "218000,145000,224100,146000"
st "stat_word_usb"
blo "218000,145800"
tm "WireNameMgr"
)
)
on &1
)
*529 (Wire
uid 496,0
shape (OrthoPolyLine
uid 497,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,145000,228250,145000"
pts [
"217000,145000"
"228250,145000"
]
)
end &278
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "218000,144000,223600,145000"
st "stat_word_cu"
blo "218000,144800"
tm "WireNameMgr"
)
)
on &2
)
*530 (Wire
uid 520,0
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "189750,119000,203250,119000"
pts [
"203250,119000"
"189750,119000"
]
)
start &521
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "191000,118000,195600,119000"
st "tx_src_rdy"
blo "191000,118800"
tm "WireNameMgr"
)
)
on &45
)
*531 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "189750,120000,203250,120000"
pts [
"203250,120000"
"189750,120000"
]
)
start &520
end &124
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "191000,119000,193500,120000"
st "tx_sof"
blo "191000,119800"
tm "WireNameMgr"
)
)
on &46
)
*532 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
)
xt "189750,121000,203250,121000"
pts [
"203250,121000"
"189750,121000"
]
)
start &519
end &115
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "191000,120000,193500,121000"
st "tx_eof"
blo "191000,120800"
tm "WireNameMgr"
)
)
on &47
)
*533 (Wire
uid 560,0
shape (OrthoPolyLine
uid 561,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,122000,203250,122000"
pts [
"203250,122000"
"189750,122000"
]
)
start &518
end &113
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "191000,121000,193900,122000"
st "tx_data"
blo "191000,121800"
tm "WireNameMgr"
)
)
on &49
)
*534 (Wire
uid 576,0
shape (OrthoPolyLine
uid 577,0
va (VaSet
vasetType 3
)
xt "189750,125000,228250,125000"
pts [
"189750,125000"
"228250,125000"
]
)
start &114
end &299
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "191000,124000,195700,125000"
st "tx_dst_rdy"
blo "191000,124800"
tm "WireNameMgr"
)
)
on &48
)
*535 (Wire
uid 640,0
shape (OrthoPolyLine
uid 641,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,161000,228250,161000"
pts [
"217000,161000"
"228250,161000"
]
)
end &281
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 645,0
va (VaSet
)
xt "218000,160000,222100,161000"
st "sw_hex_ni"
blo "218000,160800"
tm "WireNameMgr"
)
)
on &3
)
*536 (Wire
uid 648,0
shape (OrthoPolyLine
uid 649,0
va (VaSet
vasetType 3
)
xt "138750,72000,168250,72000"
pts [
"138750,72000"
"168250,72000"
]
)
start &187
end &17
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
)
xt "156000,71000,158500,72000"
st "clk125"
blo "156000,71800"
tm "WireNameMgr"
)
)
on &4
)
*537 (Wire
uid 2046,0
shape (OrthoPolyLine
uid 2047,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158000,126000,168250,126000"
pts [
"158000,126000"
"168250,126000"
]
)
end &122
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2051,0
va (VaSet
)
xt "159000,125000,163800,126000"
st "mac_source"
blo "159000,125800"
tm "WireNameMgr"
)
)
on &50
)
*538 (Wire
uid 2170,0
shape (OrthoPolyLine
uid 2171,0
va (VaSet
vasetType 3
)
xt "138750,76000,144000,76000"
pts [
"138750,76000"
"144000,76000"
]
)
start &205
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2175,0
va (VaSet
)
xt "150000,75000,151300,76000"
st "por"
blo "150000,75800"
tm "WireNameMgr"
)
)
on &39
)
*539 (Wire
uid 2382,0
shape (OrthoPolyLine
uid 2383,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,123000,168250,123000"
pts [
"168250,123000"
"138750,123000"
]
)
start &116
end &194
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2386,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2387,0
va (VaSet
)
xt "141000,122000,145300,123000"
st "tx_ll_data"
blo "141000,122800"
tm "WireNameMgr"
)
)
on &44
)
*540 (Wire
uid 2390,0
shape (OrthoPolyLine
uid 2391,0
va (VaSet
vasetType 3
)
xt "138750,122000,168250,122000"
pts [
"138750,122000"
"168250,122000"
]
)
start &195
end &117
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2395,0
va (VaSet
)
xt "141000,121000,146600,122000"
st "tx_ll_dst_rdy"
blo "141000,121800"
tm "WireNameMgr"
)
)
on &43
)
*541 (Wire
uid 2398,0
shape (OrthoPolyLine
uid 2399,0
va (VaSet
vasetType 3
)
xt "138750,121000,168250,121000"
pts [
"168250,121000"
"138750,121000"
]
)
start &118
end &196
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2403,0
va (VaSet
)
xt "141000,120000,144400,121000"
st "tx_ll_eof"
blo "141000,120800"
tm "WireNameMgr"
)
)
on &42
)
*542 (Wire
uid 2406,0
shape (OrthoPolyLine
uid 2407,0
va (VaSet
vasetType 3
)
xt "138750,120000,168250,120000"
pts [
"168250,120000"
"138750,120000"
]
)
start &119
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2411,0
va (VaSet
)
xt "141000,119000,144400,120000"
st "tx_ll_sof"
blo "141000,119800"
tm "WireNameMgr"
)
)
on &41
)
*543 (Wire
uid 2414,0
shape (OrthoPolyLine
uid 2415,0
va (VaSet
vasetType 3
)
xt "138750,119000,168250,119000"
pts [
"168250,119000"
"138750,119000"
]
)
start &120
end &198
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2418,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2419,0
va (VaSet
)
xt "141000,118000,146500,119000"
st "tx_ll_src_rdy"
blo "141000,118800"
tm "WireNameMgr"
)
)
on &40
)
*544 (Wire
uid 2726,0
shape (OrthoPolyLine
uid 2727,0
va (VaSet
vasetType 3
)
xt "189750,103000,228250,103000"
pts [
"228250,103000"
"189750,103000"
]
)
start &301
end &97
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2731,0
va (VaSet
)
xt "191000,102000,195700,103000"
st "rx_dst_rdy"
blo "191000,102800"
tm "WireNameMgr"
)
)
on &60
)
*545 (Wire
uid 2732,0
shape (OrthoPolyLine
uid 2733,0
va (VaSet
vasetType 3
)
xt "189750,100000,198250,100000"
pts [
"189750,100000"
"198250,100000"
]
)
start &98
end &512
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2737,0
va (VaSet
)
xt "191000,99000,193500,100000"
st "rx_eof"
blo "191000,99800"
tm "WireNameMgr"
)
)
on &59
)
*546 (Wire
uid 2774,0
shape (OrthoPolyLine
uid 2775,0
va (VaSet
vasetType 3
)
xt "189750,99000,198250,99000"
pts [
"189750,99000"
"198250,99000"
]
)
start &99
end &511
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2779,0
va (VaSet
)
xt "191000,98000,193500,99000"
st "rx_sof"
blo "191000,98800"
tm "WireNameMgr"
)
)
on &58
)
*547 (Wire
uid 2780,0
shape (OrthoPolyLine
uid 2781,0
va (VaSet
vasetType 3
)
xt "189750,98000,198250,98000"
pts [
"189750,98000"
"198250,98000"
]
)
start &100
end &510
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2784,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2785,0
va (VaSet
)
xt "191000,97000,195600,98000"
st "rx_src_rdy"
blo "191000,97800"
tm "WireNameMgr"
)
)
on &57
)
*548 (Wire
uid 2786,0
shape (OrthoPolyLine
uid 2787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,101000,198250,101000"
pts [
"189750,101000"
"198250,101000"
]
)
start &96
end &513
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2791,0
va (VaSet
)
xt "191000,100000,193900,101000"
st "rx_data"
blo "191000,100800"
tm "WireNameMgr"
)
)
on &61
)
*549 (Wire
uid 2840,0
shape (OrthoPolyLine
uid 2841,0
va (VaSet
vasetType 3
)
xt "138750,98000,168250,98000"
pts [
"138750,98000"
"168250,98000"
]
)
start &193
end &105
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2847,0
va (VaSet
)
xt "140000,97000,145500,98000"
st "rx_ll_src_rdy"
blo "140000,97800"
tm "WireNameMgr"
)
)
on &52
)
*550 (Wire
uid 2848,0
shape (OrthoPolyLine
uid 2849,0
va (VaSet
vasetType 3
)
xt "138750,99000,168250,99000"
pts [
"138750,99000"
"168250,99000"
]
)
start &192
end &104
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2855,0
va (VaSet
)
xt "140000,98000,143400,99000"
st "rx_ll_sof"
blo "140000,98800"
tm "WireNameMgr"
)
)
on &53
)
*551 (Wire
uid 2856,0
shape (OrthoPolyLine
uid 2857,0
va (VaSet
vasetType 3
)
xt "138750,100000,168250,100000"
pts [
"138750,100000"
"168250,100000"
]
)
start &191
end &103
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2863,0
va (VaSet
)
xt "140000,99000,143400,100000"
st "rx_ll_eof"
blo "140000,99800"
tm "WireNameMgr"
)
)
on &54
)
*552 (Wire
uid 2864,0
shape (OrthoPolyLine
uid 2865,0
va (VaSet
vasetType 3
)
xt "138750,101000,168250,101000"
pts [
"168250,101000"
"138750,101000"
]
)
start &102
end &190
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2871,0
va (VaSet
)
xt "140000,100000,145600,101000"
st "rx_ll_dst_rdy"
blo "140000,100800"
tm "WireNameMgr"
)
)
on &55
)
*553 (Wire
uid 2872,0
shape (OrthoPolyLine
uid 2873,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,102000,168250,102000"
pts [
"138750,102000"
"168250,102000"
]
)
start &206
end &101
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2879,0
va (VaSet
)
xt "140000,101000,144300,102000"
st "rx_ll_data"
blo "140000,101800"
tm "WireNameMgr"
)
)
on &56
)
*554 (Wire
uid 2958,0
shape (OrthoPolyLine
uid 2959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "158000,127000,168250,127000"
pts [
"158000,127000"
"168250,127000"
]
)
end &121
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2965,0
va (VaSet
)
xt "159000,126000,163800,127000"
st "rx_src_mac"
blo "159000,126800"
tm "WireNameMgr"
)
)
on &51
)
*555 (Wire
uid 3018,0
shape (OrthoPolyLine
uid 3019,0
va (VaSet
vasetType 3
)
xt "221000,74000,228250,74000"
pts [
"221000,74000"
"228250,74000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3023,0
va (VaSet
)
xt "222000,73000,224500,74000"
st "clk125"
blo "222000,73800"
tm "WireNameMgr"
)
)
on &4
)
*556 (Wire
uid 3266,0
shape (OrthoPolyLine
uid 3267,0
va (VaSet
vasetType 3
)
xt "189750,84000,228250,84000"
pts [
"189750,84000"
"228250,84000"
]
)
start &18
end &283
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3271,0
va (VaSet
)
xt "191000,83000,197200,84000"
st "clks_top_ready"
blo "191000,83800"
tm "WireNameMgr"
)
)
on &62
)
*557 (Wire
uid 3304,0
shape (OrthoPolyLine
uid 3305,0
va (VaSet
vasetType 3
)
xt "160000,88000,168250,88000"
pts [
"160000,88000"
"168250,88000"
]
)
end &19
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3308,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3309,0
va (VaSet
)
xt "161000,87000,161800,88000"
st "HI"
blo "161000,87800"
tm "WireNameMgr"
)
)
on &38
)
*558 (Wire
uid 3441,0
shape (OrthoPolyLine
uid 3442,0
va (VaSet
vasetType 3
)
xt "108000,74000,117250,74000"
pts [
"108000,74000"
"117250,74000"
]
)
end &202
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3446,0
va (VaSet
)
xt "109000,73000,115600,74000"
st "clks_main_ready"
blo "109000,73800"
tm "WireNameMgr"
)
)
on &63
)
*559 (Wire
uid 5550,0
shape (OrthoPolyLine
uid 5551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140000,127000,150000,127000"
pts [
"140000,127000"
"150000,127000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5557,0
va (VaSet
)
xt "141000,126000,146200,127000"
st "ti2c_sdat_io"
blo "141000,126800"
tm "WireNameMgr"
)
)
on &64
)
*560 (Wire
uid 5578,0
shape (OrthoPolyLine
uid 5579,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105750,128000,116000,128000"
pts [
"105750,128000"
"116000,128000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5585,0
va (VaSet
)
xt "107000,127000,111700,128000"
st "dbg_SDAoe"
blo "107000,127800"
tm "WireNameMgr"
)
)
on &65
)
*561 (Wire
uid 5972,0
shape (OrthoPolyLine
uid 5973,0
va (VaSet
vasetType 3
)
xt "149000,76000,168250,76000"
pts [
"149000,76000"
"168250,76000"
]
)
start &69
end &20
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5977,0
va (VaSet
)
xt "150000,75000,153800,76000"
st "por_sw_n"
blo "150000,75800"
tm "WireNameMgr"
)
)
on &76
)
*562 (Wire
uid 5996,0
shape (OrthoPolyLine
uid 5997,0
va (VaSet
vasetType 3
)
xt "162000,83000,168250,83000"
pts [
"162000,83000"
"168250,83000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6001,0
va (VaSet
)
xt "163000,82000,164100,83000"
st "LO"
blo "163000,82800"
tm "WireNameMgr"
)
)
on &185
)
*563 (Wire
uid 6279,0
shape (OrthoPolyLine
uid 6280,0
va (VaSet
vasetType 3
)
xt "189750,78000,228250,78000"
pts [
"189750,78000"
"228250,78000"
]
)
start &25
end &284
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6284,0
va (VaSet
)
xt "191000,77000,193000,78000"
st "clk80"
blo "191000,77800"
tm "WireNameMgr"
)
)
on &419
)
*564 (Wire
uid 6295,0
shape (OrthoPolyLine
uid 6296,0
va (VaSet
vasetType 3
)
xt "189750,79000,228250,79000"
pts [
"189750,79000"
"228250,79000"
]
)
start &26
end &313
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6300,0
va (VaSet
)
xt "191000,78000,193800,79000"
st "rst_top"
blo "191000,78800"
tm "WireNameMgr"
)
)
on &420
)
*565 (Wire
uid 6303,0
shape (OrthoPolyLine
uid 6304,0
va (VaSet
vasetType 3
)
xt "189750,82000,228250,82000"
pts [
"189750,82000"
"228250,82000"
]
)
start &34
end &324
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6308,0
va (VaSet
)
xt "191000,81000,193500,82000"
st "rst156"
blo "191000,81800"
tm "WireNameMgr"
)
)
on &526
)
*566 (Wire
uid 6409,0
shape (OrthoPolyLine
uid 6410,0
va (VaSet
vasetType 3
)
xt "138750,73000,168250,73000"
pts [
"138750,73000"
"168250,73000"
]
)
start &188
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6414,0
va (VaSet
)
xt "156000,72000,158500,73000"
st "clk156"
blo "156000,72800"
tm "WireNameMgr"
)
)
on &77
)
*567 (Wire
uid 6417,0
shape (OrthoPolyLine
uid 6418,0
va (VaSet
vasetType 3
)
xt "109000,72000,117250,72000"
pts [
"109000,72000"
"117250,72000"
]
)
end &200
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6422,0
va (VaSet
)
xt "110000,71000,112000,72000"
st "clk80"
blo "110000,71800"
tm "WireNameMgr"
)
)
on &419
)
*568 (Wire
uid 6427,0
shape (OrthoPolyLine
uid 6428,0
va (VaSet
vasetType 3
)
xt "161000,117000,168250,117000"
pts [
"161000,117000"
"168250,117000"
]
)
end &112
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6432,0
va (VaSet
)
xt "163000,116000,165000,117000"
st "clk80"
blo "163000,116800"
tm "WireNameMgr"
)
)
on &419
)
*569 (Wire
uid 7583,0
shape (OrthoPolyLine
uid 7584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "189750,95000,200000,95000"
pts [
"189750,95000"
"200000,95000"
]
)
start &107
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7588,0
va (VaSet
)
xt "191000,94000,195800,95000"
st "rx_src_mac"
blo "191000,94800"
tm "WireNameMgr"
)
)
on &51
)
*570 (Wire
uid 7641,0
shape (OrthoPolyLine
uid 7642,0
va (VaSet
vasetType 3
)
xt "165000,94000,168250,94000"
pts [
"165000,94000"
"168250,94000"
]
)
end &95
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7646,0
va (VaSet
)
xt "166000,93000,168000,94000"
st "clk80"
blo "166000,93800"
tm "WireNameMgr"
)
)
on &419
)
*571 (Wire
uid 7647,0
shape (OrthoPolyLine
uid 7648,0
va (VaSet
vasetType 3
)
xt "165000,95000,168250,95000"
pts [
"165000,95000"
"168250,95000"
]
)
end &106
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7652,0
va (VaSet
)
xt "166000,94000,168800,95000"
st "rst_top"
blo "166000,94800"
tm "WireNameMgr"
)
)
on &420
)
*572 (Wire
uid 7695,0
shape (OrthoPolyLine
uid 7696,0
va (VaSet
vasetType 3
)
xt "189750,80000,228250,80000"
pts [
"189750,80000"
"228250,80000"
]
)
start &24
end &287
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7700,0
va (VaSet
)
xt "191000,79000,193000,80000"
st "clk40"
blo "191000,79800"
tm "WireNameMgr"
)
)
on &80
)
*573 (Wire
uid 7941,0
shape (OrthoPolyLine
uid 7942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,152000,106250,152000"
pts [
"91750,152000"
"106250,152000"
]
)
end &145
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7948,0
va (VaSet
)
xt "93000,151000,95900,152000"
st "tx_data"
blo "93000,151800"
tm "WireNameMgr"
)
)
on &49
)
*574 (Wire
uid 7949,0
shape (OrthoPolyLine
uid 7950,0
va (VaSet
vasetType 3
)
xt "91750,149000,106250,149000"
pts [
"91750,149000"
"106250,149000"
]
)
end &155
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7956,0
va (VaSet
)
xt "93000,148000,95500,149000"
st "tx_sof"
blo "93000,148800"
tm "WireNameMgr"
)
)
on &46
)
*575 (Wire
uid 7957,0
shape (OrthoPolyLine
uid 7958,0
va (VaSet
vasetType 3
)
xt "91750,148000,106250,148000"
pts [
"91750,148000"
"106250,148000"
]
)
end &156
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7964,0
va (VaSet
)
xt "93000,147000,97600,148000"
st "tx_src_rdy"
blo "93000,147800"
tm "WireNameMgr"
)
)
on &45
)
*576 (Wire
uid 7965,0
shape (OrthoPolyLine
uid 7966,0
va (VaSet
vasetType 3
)
xt "91750,151000,106250,151000"
pts [
"91750,151000"
"106250,151000"
]
)
end &146
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7972,0
va (VaSet
)
xt "93000,150000,97700,151000"
st "tx_dst_rdy"
blo "93000,150800"
tm "WireNameMgr"
)
)
on &48
)
*577 (Wire
uid 7973,0
shape (OrthoPolyLine
uid 7974,0
va (VaSet
vasetType 3
)
xt "91750,150000,106250,150000"
pts [
"91750,150000"
"106250,150000"
]
)
end &147
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7980,0
va (VaSet
)
xt "93000,149000,95500,150000"
st "tx_eof"
blo "93000,149800"
tm "WireNameMgr"
)
)
on &47
)
*578 (Wire
uid 7983,0
shape (OrthoPolyLine
uid 7984,0
va (VaSet
vasetType 3
)
xt "116750,148000,122000,148000"
pts [
"116750,148000"
"122000,148000"
]
)
start &149
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7988,0
va (VaSet
)
xt "118000,147000,120600,148000"
st "magicn"
blo "118000,147800"
tm "WireNameMgr"
)
)
on &81
)
*579 (Wire
uid 7991,0
shape (OrthoPolyLine
uid 7992,0
va (VaSet
vasetType 3
)
xt "116750,149000,122000,149000"
pts [
"116750,149000"
"122000,149000"
]
)
start &153
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7996,0
va (VaSet
)
xt "118000,148000,119300,149000"
st "seq"
blo "118000,148800"
tm "WireNameMgr"
)
)
on &82
)
*580 (Wire
uid 7999,0
shape (OrthoPolyLine
uid 8000,0
va (VaSet
vasetType 3
)
xt "116750,150000,122000,150000"
pts [
"116750,150000"
"122000,150000"
]
)
start &148
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8004,0
va (VaSet
)
xt "118000,149000,119100,150000"
st "len"
blo "118000,149800"
tm "WireNameMgr"
)
)
on &83
)
*581 (Wire
uid 8007,0
shape (OrthoPolyLine
uid 8008,0
va (VaSet
vasetType 3
)
xt "116750,151000,122000,151000"
pts [
"116750,151000"
"122000,151000"
]
)
start &143
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8012,0
va (VaSet
)
xt "118000,150000,120100,151000"
st "cbcnt"
blo "118000,150800"
tm "WireNameMgr"
)
)
on &84
)
*582 (Wire
uid 8015,0
shape (OrthoPolyLine
uid 8016,0
va (VaSet
vasetType 3
)
xt "116750,152000,122000,152000"
pts [
"116750,152000"
"122000,152000"
]
)
start &151
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8020,0
va (VaSet
)
xt "118000,151000,120800,152000"
st "opcode"
blo "118000,151800"
tm "WireNameMgr"
)
)
on &85
)
*583 (Wire
uid 8023,0
shape (OrthoPolyLine
uid 8024,0
va (VaSet
vasetType 3
)
xt "116750,153000,122000,153000"
pts [
"116750,153000"
"122000,153000"
]
)
start &150
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8028,0
va (VaSet
)
xt "118000,152000,120200,153000"
st "ocseq"
blo "118000,152800"
tm "WireNameMgr"
)
)
on &86
)
*584 (Wire
uid 8031,0
shape (OrthoPolyLine
uid 8032,0
va (VaSet
vasetType 3
)
xt "116750,154000,122000,154000"
pts [
"116750,154000"
"122000,154000"
]
)
start &154
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8036,0
va (VaSet
)
xt "118000,153000,119400,154000"
st "size"
blo "118000,153800"
tm "WireNameMgr"
)
)
on &87
)
*585 (Wire
uid 8039,0
shape (OrthoPolyLine
uid 8040,0
va (VaSet
vasetType 3
)
xt "116750,155000,122000,155000"
pts [
"116750,155000"
"122000,155000"
]
)
start &157
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8044,0
va (VaSet
)
xt "118000,154000,120300,155000"
st "words"
blo "118000,154800"
tm "WireNameMgr"
)
)
on &88
)
*586 (Wire
uid 8061,0
shape (OrthoPolyLine
uid 8062,0
va (VaSet
vasetType 3
)
xt "103000,145000,106250,145000"
pts [
"103000,145000"
"106250,145000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8066,0
va (VaSet
)
xt "104000,144000,106000,145000"
st "clk80"
blo "104000,144800"
tm "WireNameMgr"
)
)
on &419
)
*587 (Wire
uid 8067,0
shape (OrthoPolyLine
uid 8068,0
va (VaSet
vasetType 3
)
xt "103000,146000,106250,146000"
pts [
"103000,146000"
"106250,146000"
]
)
end &152
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8072,0
va (VaSet
)
xt "104000,145000,106800,146000"
st "rst_top"
blo "104000,145800"
tm "WireNameMgr"
)
)
on &420
)
*588 (Wire
uid 8921,0
shape (OrthoPolyLine
uid 8922,0
va (VaSet
vasetType 3
)
xt "223000,141000,228250,141000"
pts [
"223000,141000"
"228250,141000"
]
)
end &291
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8926,0
va (VaSet
)
xt "224000,140000,226200,141000"
st "rx_ok"
blo "224000,140800"
tm "WireNameMgr"
)
)
on &93
)
*589 (Wire
uid 8929,0
shape (OrthoPolyLine
uid 8930,0
va (VaSet
vasetType 3
)
xt "223000,140000,228250,140000"
pts [
"223000,140000"
"228250,140000"
]
)
end &292
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8934,0
va (VaSet
)
xt "224000,139000,226200,140000"
st "tx_ok"
blo "224000,139800"
tm "WireNameMgr"
)
)
on &92
)
*590 (Wire
uid 8937,0
shape (OrthoPolyLine
uid 8938,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,144000,228250,144000"
pts [
"217000,144000"
"228250,144000"
]
)
end &289
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8942,0
va (VaSet
)
xt "218000,143000,223000,144000"
st "sf_mac_stat"
blo "218000,143800"
tm "WireNameMgr"
)
)
on &89
)
*591 (Wire
uid 8945,0
shape (OrthoPolyLine
uid 8946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,143000,228250,143000"
pts [
"217000,143000"
"228250,143000"
]
)
end &288
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8950,0
va (VaSet
)
xt "218000,142000,223500,143000"
st "sf_stat_word"
blo "218000,142800"
tm "WireNameMgr"
)
)
on &90
)
*592 (Wire
uid 8953,0
shape (OrthoPolyLine
uid 8954,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,139000,228250,139000"
pts [
"217000,139000"
"228250,139000"
]
)
end &290
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8958,0
va (VaSet
)
xt "218000,138000,222700,139000"
st "sf_syncacq"
blo "218000,138800"
tm "WireNameMgr"
)
)
on &91
)
*593 (Wire
uid 10706,0
shape (OrthoPolyLine
uid 10707,0
va (VaSet
vasetType 3
)
xt "161000,116000,168250,116000"
pts [
"161000,116000"
"168250,116000"
]
)
end &123
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10711,0
va (VaSet
)
xt "162000,115000,164800,116000"
st "rst_top"
blo "162000,115800"
tm "WireNameMgr"
)
)
on &420
)
*594 (Wire
uid 11346,0
shape (OrthoPolyLine
uid 11347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140000,114000,150000,114000"
pts [
"150000,114000"
"140000,114000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11353,0
va (VaSet
)
xt "141000,113000,146200,114000"
st "st_hyb_data"
blo "141000,113800"
tm "WireNameMgr"
)
)
on &78
)
*595 (Wire
uid 11634,0
shape (OrthoPolyLine
uid 11635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,171000,106250,171000"
pts [
"106250,171000"
"91000,171000"
]
)
start &165
end &137
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11639,0
va (VaSet
)
xt "93000,170000,101100,171000"
st "tx_ll_data_swapped"
blo "93000,170800"
tm "WireNameMgr"
)
)
on &141
)
*596 (Wire
uid 11640,0
shape (OrthoPolyLine
uid 11641,0
va (VaSet
vasetType 3
)
xt "91750,169000,106250,169000"
pts [
"91750,169000"
"106250,169000"
]
)
end &167
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11645,0
va (VaSet
)
xt "93000,168000,96400,169000"
st "tx_ll_eof"
blo "93000,168800"
tm "WireNameMgr"
)
)
on &42
)
*597 (Wire
uid 11646,0
shape (OrthoPolyLine
uid 11647,0
va (VaSet
vasetType 3
)
xt "116750,174000,122000,174000"
pts [
"116750,174000"
"122000,174000"
]
)
start &177
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11651,0
va (VaSet
)
xt "118000,173000,121200,174000"
st "ll_words"
blo "118000,173800"
tm "WireNameMgr"
)
)
on &136
)
*598 (Wire
uid 11652,0
shape (OrthoPolyLine
uid 11653,0
va (VaSet
vasetType 3
)
xt "116750,172000,122000,172000"
pts [
"116750,172000"
"122000,172000"
]
)
start &170
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11656,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11657,0
va (VaSet
)
xt "118000,171000,121100,172000"
st "ll_ocseq"
blo "118000,171800"
tm "WireNameMgr"
)
)
on &134
)
*599 (Wire
uid 11658,0
shape (OrthoPolyLine
uid 11659,0
va (VaSet
vasetType 3
)
xt "103000,164000,106250,164000"
pts [
"103000,164000"
"106250,164000"
]
)
end &164
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11662,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11663,0
va (VaSet
)
xt "104000,163000,106000,164000"
st "clk80"
blo "104000,163800"
tm "WireNameMgr"
)
)
on &419
)
*600 (Wire
uid 11664,0
shape (OrthoPolyLine
uid 11665,0
va (VaSet
vasetType 3
)
xt "91750,168000,106250,168000"
pts [
"91750,168000"
"106250,168000"
]
)
end &175
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11669,0
va (VaSet
)
xt "93000,167000,96400,168000"
st "tx_ll_sof"
blo "93000,167800"
tm "WireNameMgr"
)
)
on &41
)
*601 (Wire
uid 11670,0
shape (OrthoPolyLine
uid 11671,0
va (VaSet
vasetType 3
)
xt "116750,170000,122000,170000"
pts [
"116750,170000"
"122000,170000"
]
)
start &163
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11674,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11675,0
va (VaSet
)
xt "118000,169000,121000,170000"
st "ll_cbcnt"
blo "118000,169800"
tm "WireNameMgr"
)
)
on &132
)
*602 (Wire
uid 11676,0
shape (OrthoPolyLine
uid 11677,0
va (VaSet
vasetType 3
)
xt "91750,170000,106250,170000"
pts [
"91750,170000"
"106250,170000"
]
)
end &166
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11681,0
va (VaSet
)
xt "93000,169000,98600,170000"
st "tx_ll_dst_rdy"
blo "93000,169800"
tm "WireNameMgr"
)
)
on &43
)
*603 (Wire
uid 11682,0
shape (OrthoPolyLine
uid 11683,0
va (VaSet
vasetType 3
)
xt "116750,171000,122000,171000"
pts [
"116750,171000"
"122000,171000"
]
)
start &171
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11687,0
va (VaSet
)
xt "118000,170000,121700,171000"
st "ll_opcode"
blo "118000,170800"
tm "WireNameMgr"
)
)
on &133
)
*604 (Wire
uid 11688,0
shape (OrthoPolyLine
uid 11689,0
va (VaSet
vasetType 3
)
xt "116750,167000,122000,167000"
pts [
"116750,167000"
"122000,167000"
]
)
start &169
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11693,0
va (VaSet
)
xt "118000,166000,121500,167000"
st "ll_magicn"
blo "118000,166800"
tm "WireNameMgr"
)
)
on &129
)
*605 (Wire
uid 11694,0
shape (OrthoPolyLine
uid 11695,0
va (VaSet
vasetType 3
)
xt "116750,168000,122000,168000"
pts [
"116750,168000"
"122000,168000"
]
)
start &173
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11699,0
va (VaSet
)
xt "118000,167000,120200,168000"
st "ll_seq"
blo "118000,167800"
tm "WireNameMgr"
)
)
on &130
)
*606 (Wire
uid 11700,0
shape (OrthoPolyLine
uid 11701,0
va (VaSet
vasetType 3
)
xt "91750,167000,106250,167000"
pts [
"91750,167000"
"106250,167000"
]
)
end &176
ss 0
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11705,0
va (VaSet
)
xt "93000,166000,98500,167000"
st "tx_ll_src_rdy"
blo "93000,166800"
tm "WireNameMgr"
)
)
on &40
)
*607 (Wire
uid 11706,0
shape (OrthoPolyLine
uid 11707,0
va (VaSet
vasetType 3
)
xt "103000,165000,106250,165000"
pts [
"103000,165000"
"106250,165000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11711,0
va (VaSet
)
xt "104000,164000,106800,165000"
st "rst_top"
blo "104000,164800"
tm "WireNameMgr"
)
)
on &420
)
*608 (Wire
uid 11712,0
shape (OrthoPolyLine
uid 11713,0
va (VaSet
vasetType 3
)
xt "116750,173000,122000,173000"
pts [
"116750,173000"
"122000,173000"
]
)
start &174
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11717,0
va (VaSet
)
xt "118000,172000,120300,173000"
st "ll_size"
blo "118000,172800"
tm "WireNameMgr"
)
)
on &135
)
*609 (Wire
uid 11718,0
shape (OrthoPolyLine
uid 11719,0
va (VaSet
vasetType 3
)
xt "116750,169000,122000,169000"
pts [
"116750,169000"
"122000,169000"
]
)
start &168
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11723,0
va (VaSet
)
xt "118000,168000,120000,169000"
st "ll_len"
blo "118000,168800"
tm "WireNameMgr"
)
)
on &131
)
*610 (Wire
uid 11763,0
shape (OrthoPolyLine
uid 11764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70000,171000,83000,171000"
pts [
"70000,171000"
"83000,171000"
]
)
end &137
ss 0
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11770,0
va (VaSet
)
xt "84000,170000,88300,171000"
st "tx_ll_data"
blo "84000,170800"
tm "WireNameMgr"
)
)
on &44
)
*611 (Wire
uid 11925,0
shape (OrthoPolyLine
uid 11926,0
va (VaSet
vasetType 3
)
xt "116750,157000,126000,157000"
pts [
"116750,157000"
"126000,157000"
]
)
start &158
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11930,0
va (VaSet
)
xt "118000,156000,124300,157000"
st "opcode_catch0"
blo "118000,156800"
tm "WireNameMgr"
)
)
on &182
)
*612 (Wire
uid 11935,0
shape (OrthoPolyLine
uid 11936,0
va (VaSet
vasetType 3
)
xt "116750,176000,126000,176000"
pts [
"116750,176000"
"126000,176000"
]
)
start &178
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11940,0
va (VaSet
)
xt "118000,175000,124300,176000"
st "opcode_catch1"
blo "118000,175800"
tm "WireNameMgr"
)
)
on &183
)
*613 (Wire
uid 13808,0
shape (OrthoPolyLine
uid 13809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "138750,113000,147000,113000"
pts [
"138750,113000"
"147000,113000"
]
)
start &209
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13813,0
va (VaSet
)
xt "140000,112000,142600,113000"
st "sma_io"
blo "140000,112800"
tm "WireNameMgr"
)
)
on &79
)
*614 (Wire
uid 14433,0
shape (OrthoPolyLine
uid 14434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,119000,228250,119000"
pts [
"228250,119000"
"215750,119000"
]
)
start &300
end &522
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14438,0
va (VaSet
)
xt "217000,118000,219100,119000"
st "tx_lls"
blo "217000,118800"
tm "WireNameMgr"
)
)
on &184
)
*615 (Wire
uid 14925,0
shape (OrthoPolyLine
uid 14926,0
va (VaSet
vasetType 3
)
xt "209750,98000,228250,98000"
pts [
"209750,98000"
"228250,98000"
]
)
start &509
end &302
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14930,0
va (VaSet
)
xt "211000,97000,213100,98000"
st "rx_lls"
blo "211000,97800"
tm "WireNameMgr"
)
)
on &215
)
*616 (Wire
uid 15369,0
shape (OrthoPolyLine
uid 15370,0
va (VaSet
vasetType 3
)
xt "194000,13000,200250,13000"
pts [
"194000,13000"
"200250,13000"
]
)
end &484
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15374,0
va (VaSet
)
xt "195000,12000,198800,13000"
st "por_sw_n"
blo "195000,12800"
tm "WireNameMgr"
)
)
on &76
)
*617 (Wire
uid 15375,0
shape (OrthoPolyLine
uid 15376,0
va (VaSet
vasetType 3
)
xt "194000,17000,200250,17000"
pts [
"194000,17000"
"200250,17000"
]
)
end &495
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15380,0
va (VaSet
)
xt "195000,16000,197800,17000"
st "rst_top"
blo "195000,16800"
tm "WireNameMgr"
)
)
on &420
)
*618 (Wire
uid 15381,0
shape (OrthoPolyLine
uid 15382,0
va (VaSet
vasetType 3
)
xt "194000,14000,200250,14000"
pts [
"194000,14000"
"200250,14000"
]
)
end &486
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15386,0
va (VaSet
)
xt "195000,13000,197000,14000"
st "clk80"
blo "195000,13800"
tm "WireNameMgr"
)
)
on &419
)
*619 (Wire
uid 15387,0
shape (OrthoPolyLine
uid 15388,0
va (VaSet
vasetType 3
)
xt "194000,15000,200250,15000"
pts [
"194000,15000"
"200250,15000"
]
)
end &485
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15392,0
va (VaSet
)
xt "195000,14000,197000,15000"
st "clk40"
blo "195000,14800"
tm "WireNameMgr"
)
)
on &80
)
*620 (Wire
uid 16067,0
shape (OrthoPolyLine
uid 16068,0
va (VaSet
vasetType 3
)
xt "323000,14000,329250,14000"
pts [
"323000,14000"
"329250,14000"
]
)
end &221
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16072,0
va (VaSet
)
xt "324000,13000,326000,14000"
st "clk40"
blo "324000,13800"
tm "WireNameMgr"
)
)
on &80
)
*621 (Wire
uid 16079,0
shape (OrthoPolyLine
uid 16080,0
va (VaSet
vasetType 3
)
xt "323000,15000,329250,15000"
pts [
"323000,15000"
"329250,15000"
]
)
end &220
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16084,0
va (VaSet
)
xt "324000,14000,326800,15000"
st "rst_top"
blo "324000,14800"
tm "WireNameMgr"
)
)
on &420
)
*622 (Wire
uid 16085,0
shape (OrthoPolyLine
uid 16086,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "346750,19000,357000,19000"
pts [
"346750,19000"
"357000,19000"
]
)
start &219
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16090,0
va (VaSet
)
xt "347000,18000,353100,19000"
st "hex_com_long"
blo "347000,18800"
tm "WireNameMgr"
)
)
on &233
)
*623 (Wire
uid 16115,0
shape (OrthoPolyLine
uid 16116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "346750,31000,357000,31000"
pts [
"346750,31000"
"357000,31000"
]
)
start &260
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16120,0
va (VaSet
)
xt "347000,30000,353400,31000"
st "hex_com_short"
blo "347000,30800"
tm "WireNameMgr"
)
)
on &235
)
*624 (Wire
uid 16127,0
shape (OrthoPolyLine
uid 16128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "346750,43000,357000,43000"
pts [
"346750,43000"
"357000,43000"
]
)
start &227
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16132,0
va (VaSet
)
xt "347000,42000,349600,43000"
st "hex_l1"
blo "347000,42800"
tm "WireNameMgr"
)
)
on &234
)
*625 (Wire
uid 16189,0
shape (OrthoPolyLine
uid 16190,0
va (VaSet
vasetType 3
)
xt "323000,27000,329250,27000"
pts [
"323000,27000"
"329250,27000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16196,0
va (VaSet
)
xt "324000,26000,326800,27000"
st "rst_top"
blo "324000,26800"
tm "WireNameMgr"
)
)
on &420
)
*626 (Wire
uid 16197,0
shape (OrthoPolyLine
uid 16198,0
va (VaSet
vasetType 3
)
xt "323000,26000,329250,26000"
pts [
"323000,26000"
"329250,26000"
]
)
end &259
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16204,0
va (VaSet
)
xt "324000,25000,326000,26000"
st "clk40"
blo "324000,25800"
tm "WireNameMgr"
)
)
on &80
)
*627 (Wire
uid 16205,0
shape (OrthoPolyLine
uid 16206,0
va (VaSet
vasetType 3
)
xt "323000,39000,329250,39000"
pts [
"323000,39000"
"329250,39000"
]
)
end &228
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16212,0
va (VaSet
)
xt "324000,38000,326800,39000"
st "rst_top"
blo "324000,38800"
tm "WireNameMgr"
)
)
on &420
)
*628 (Wire
uid 16213,0
shape (OrthoPolyLine
uid 16214,0
va (VaSet
vasetType 3
)
xt "323000,38000,329250,38000"
pts [
"323000,38000"
"329250,38000"
]
)
end &229
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16220,0
va (VaSet
)
xt "324000,37000,326000,38000"
st "clk40"
blo "324000,37800"
tm "WireNameMgr"
)
)
on &80
)
*629 (Wire
uid 16343,0
shape (OrthoPolyLine
uid 16344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,7000,353000,7000"
pts [
"343750,7000"
"353000,7000"
]
)
start &245
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16347,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16348,0
va (VaSet
)
xt "345000,6000,350900,7000"
st "datawd_reg32"
blo "345000,6800"
tm "WireNameMgr"
)
)
on &251
)
*630 (Wire
uid 16349,0
shape (OrthoPolyLine
uid 16350,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,-4000,353000,-4000"
pts [
"343750,-4000"
"353000,-4000"
]
)
start &239
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16354,0
va (VaSet
)
xt "345000,-5000,348700,-4000"
st "rx_packet"
blo "345000,-4200"
tm "WireNameMgr"
)
)
on &253
)
*631 (Wire
uid 16361,0
shape (OrthoPolyLine
uid 16362,0
va (VaSet
vasetType 3
)
xt "343750,-3000,353000,-3000"
pts [
"343750,-3000"
"353000,-3000"
]
)
start &240
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16366,0
va (VaSet
)
xt "345000,-4000,350300,-3000"
st "rx_pkt_valid"
blo "345000,-3200"
tm "WireNameMgr"
)
)
on &254
)
*632 (Wire
uid 16373,0
shape (OrthoPolyLine
uid 16374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,4000,353000,4000"
pts [
"343750,4000"
"353000,4000"
]
)
start &246
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16378,0
va (VaSet
)
xt "345000,3000,350800,4000"
st "datawd_l13bc"
blo "345000,3800"
tm "WireNameMgr"
)
)
on &252
)
*633 (Wire
uid 16379,0
shape (OrthoPolyLine
uid 16380,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,5000,352000,5000"
pts [
"343750,5000"
"352000,5000"
]
)
start &247
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16384,0
va (VaSet
)
xt "345000,4000,349000,5000"
st "datawd_r3"
blo "345000,4800"
tm "WireNameMgr"
)
)
on &255
)
*634 (Wire
uid 16385,0
shape (OrthoPolyLine
uid 16386,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,3000,353000,3000"
pts [
"343750,3000"
"353000,3000"
]
)
start &244
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16390,0
va (VaSet
)
xt "345000,2000,350800,3000"
st "datawd_l11bc"
blo "345000,2800"
tm "WireNameMgr"
)
)
on &256
)
*635 (Wire
uid 16397,0
shape (OrthoPolyLine
uid 16398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343750,-1000,353000,-1000"
pts [
"343750,-1000"
"353000,-1000"
]
)
start &241
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16402,0
va (VaSet
)
xt "345000,-2000,349900,-1000"
st "rx_pkt_a13"
blo "345000,-1200"
tm "WireNameMgr"
)
)
on &257
)
*636 (Wire
uid 16423,0
shape (OrthoPolyLine
uid 16424,0
va (VaSet
vasetType 3
)
xt "326000,-7000,329250,-7000"
pts [
"326000,-7000"
"329250,-7000"
]
)
end &242
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16428,0
va (VaSet
)
xt "327000,-8000,329000,-7000"
st "clk80"
blo "327000,-7200"
tm "WireNameMgr"
)
)
on &419
)
*637 (Wire
uid 16429,0
shape (OrthoPolyLine
uid 16430,0
va (VaSet
vasetType 3
)
xt "326000,-6000,329250,-6000"
pts [
"326000,-6000"
"329250,-6000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16434,0
va (VaSet
)
xt "327000,-7000,329800,-6000"
st "rst_top"
blo "327000,-6200"
tm "WireNameMgr"
)
)
on &420
)
*638 (Wire
uid 16483,0
shape (OrthoPolyLine
uid 16484,0
va (VaSet
vasetType 3
)
xt "323000,16000,329250,16000"
pts [
"323000,16000"
"329250,16000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16488,0
va (VaSet
)
xt "324000,15000,327400,16000"
st "strobe40"
blo "324000,15800"
tm "WireNameMgr"
)
)
on &236
)
*639 (Wire
uid 16491,0
shape (OrthoPolyLine
uid 16492,0
va (VaSet
vasetType 3
)
xt "323000,28000,329250,28000"
pts [
"323000,28000"
"329250,28000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16496,0
va (VaSet
)
xt "324000,27000,327400,28000"
st "strobe40"
blo "324000,27800"
tm "WireNameMgr"
)
)
on &236
)
*640 (Wire
uid 16499,0
shape (OrthoPolyLine
uid 16500,0
va (VaSet
vasetType 3
)
xt "323000,40000,329250,40000"
pts [
"323000,40000"
"329250,40000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16503,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16504,0
va (VaSet
)
xt "324000,39000,327400,40000"
st "strobe40"
blo "324000,39800"
tm "WireNameMgr"
)
)
on &236
)
*641 (Wire
uid 18835,0
shape (OrthoPolyLine
uid 18836,0
va (VaSet
vasetType 3
)
xt "189750,86000,228250,86000"
pts [
"189750,86000"
"228250,86000"
]
)
start &27
end &306
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 18839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 18840,0
va (VaSet
)
xt "191000,85000,194400,86000"
st "strobe40"
blo "191000,85800"
tm "WireNameMgr"
)
)
on &236
)
*642 (Wire
uid 20630,0
optionalChildren [
*643 (BdJunction
uid 20636,0
ps "OnConnectorStrategy"
shape (Circle
uid 20637,0
va (VaSet
vasetType 1
)
xt "328600,179600,329400,180400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20631,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,180000,330000,180000"
pts [
"321750,180000"
"330000,180000"
]
)
start &339
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20634,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20635,0
va (VaSet
)
xt "323000,179000,329900,180000"
st "ibemon_sclt_o(t)"
blo "323000,179800"
tm "WireNameMgr"
)
)
on &414
)
*644 (Wire
uid 20638,0
shape (OrthoPolyLine
uid 20639,0
va (VaSet
vasetType 3
)
xt "327750,180000,329000,181000"
pts [
"327750,181000"
"329000,181000"
"329000,180000"
]
)
start &332
end &643
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20640,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20641,0
va (VaSet
isHidden 1
)
xt "329750,180000,336650,181000"
st "ibemon_sclt_o(t)"
blo "329750,180800"
tm "WireNameMgr"
)
)
on &414
)
*645 (Wire
uid 20642,0
optionalChildren [
*646 (BdJunction
uid 20648,0
ps "OnConnectorStrategy"
shape (Circle
uid 20649,0
va (VaSet
vasetType 1
)
xt "328600,182600,329400,183400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,183000,330000,183000"
pts [
"321750,183000"
"330000,183000"
]
)
start &343
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20647,0
va (VaSet
)
xt "323000,182000,330400,183000"
st "ibemon_sdat_io(t)"
blo "323000,182800"
tm "WireNameMgr"
)
)
on &415
)
*647 (Wire
uid 20650,0
shape (OrthoPolyLine
uid 20651,0
va (VaSet
vasetType 3
)
xt "327750,183000,329000,185000"
pts [
"327750,185000"
"329000,185000"
"329000,183000"
]
)
start &348
end &646
sat 32
eat 32
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20653,0
va (VaSet
isHidden 1
)
xt "329750,184000,337150,185000"
st "ibemon_sdat_io(t)"
blo "329750,184800"
tm "WireNameMgr"
)
)
on &415
)
*648 (Wire
uid 20654,0
optionalChildren [
*649 (BdJunction
uid 20660,0
ps "OnConnectorStrategy"
shape (Circle
uid 20661,0
va (VaSet
vasetType 1
)
xt "328600,194600,329400,195400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20655,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,195000,330000,195000"
pts [
"321750,195000"
"330000,195000"
]
)
start &364
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20659,0
va (VaSet
)
xt "323000,194000,330300,195000"
st "ibemon_sda_io(b)"
blo "323000,194800"
tm "WireNameMgr"
)
)
on &416
)
*650 (Wire
uid 20662,0
shape (OrthoPolyLine
uid 20663,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327750,195000,329000,197000"
pts [
"329000,195000"
"329000,197000"
"327750,197000"
]
)
start &649
end &369
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20664,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20665,0
va (VaSet
isHidden 1
)
xt "329750,196000,337050,197000"
st "ibemon_sda_io(b)"
blo "329750,196800"
tm "WireNameMgr"
)
)
on &416
)
*651 (Wire
uid 20666,0
optionalChildren [
*652 (BdJunction
uid 20672,0
ps "OnConnectorStrategy"
shape (Circle
uid 20673,0
va (VaSet
vasetType 1
)
xt "328600,191600,329400,192400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20667,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,192000,330000,192000"
pts [
"321750,192000"
"330000,192000"
]
)
start &360
sat 32
eat 16
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20670,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20671,0
va (VaSet
)
xt "323000,191000,329800,192000"
st "ibemon_scl_o(b)"
blo "323000,191800"
tm "WireNameMgr"
)
)
on &417
)
*653 (Wire
uid 20674,0
shape (OrthoPolyLine
uid 20675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "327750,192000,329000,193000"
pts [
"329000,192000"
"329000,193000"
"327750,193000"
]
)
start &652
end &353
sat 32
eat 32
sty 1
sl "(b)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20677,0
va (VaSet
isHidden 1
)
xt "329750,192000,336550,193000"
st "ibemon_scl_o(b)"
blo "329750,192800"
tm "WireNameMgr"
)
)
on &417
)
*654 (Wire
uid 20678,0
optionalChildren [
*655 (BdJunction
uid 20684,0
ps "OnConnectorStrategy"
shape (Circle
uid 20685,0
va (VaSet
vasetType 1
)
xt "328600,203600,329400,204400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20679,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,204000,330000,204000"
pts [
"321750,204000"
"330000,204000"
]
)
start &381
sat 32
eat 16
sty 1
sl "(a*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20682,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20683,0
va (VaSet
)
xt "323000,203000,329100,204000"
st "idc_p2_io(a*2)"
blo "323000,203800"
tm "WireNameMgr"
)
)
on &418
)
*656 (Wire
uid 20686,0
shape (OrthoPolyLine
uid 20687,0
va (VaSet
vasetType 3
)
xt "327750,204000,329000,205000"
pts [
"327750,205000"
"329000,205000"
"329000,204000"
]
)
start &374
end &655
sat 32
eat 32
sl "(a*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20689,0
va (VaSet
isHidden 1
)
xt "329750,204000,335850,205000"
st "idc_p2_io(a*2)"
blo "329750,204800"
tm "WireNameMgr"
)
)
on &418
)
*657 (Wire
uid 20690,0
optionalChildren [
*658 (BdJunction
uid 20696,0
ps "OnConnectorStrategy"
shape (Circle
uid 20697,0
va (VaSet
vasetType 1
)
xt "328600,206600,329400,207400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 20691,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "321750,207000,330000,207000"
pts [
"321750,207000"
"330000,207000"
]
)
start &385
sat 32
eat 16
sty 1
sl "((a*2)+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20695,0
va (VaSet
)
xt "323000,206000,330700,207000"
st "idc_p2_io((a*2)+1)"
blo "323000,206800"
tm "WireNameMgr"
)
)
on &418
)
*659 (Wire
uid 20698,0
shape (OrthoPolyLine
uid 20699,0
va (VaSet
vasetType 3
)
xt "327750,207000,329000,209000"
pts [
"327750,209000"
"329000,209000"
"329000,207000"
]
)
start &390
end &658
sat 32
eat 32
sl "((a*2)+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20701,0
va (VaSet
isHidden 1
)
xt "329750,208000,337450,209000"
st "idc_p2_io((a*2)+1)"
blo "329750,208800"
tm "WireNameMgr"
)
)
on &418
)
*660 (Wire
uid 20722,0
shape (OrthoPolyLine
uid 20723,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,194000,285000,194000"
pts [
"264750,194000"
"285000,194000"
]
)
start &282
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20725,0
va (VaSet
)
xt "266000,193000,274100,194000"
st "ibemon_convstt_no"
blo "266000,193800"
tm "WireNameMgr"
)
)
on &403
)
*661 (Wire
uid 20742,0
shape (OrthoPolyLine
uid 20743,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,215000,285000,215000"
pts [
"264750,215000"
"285000,215000"
]
)
start &303
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20745,0
va (VaSet
)
xt "266000,214000,268600,215000"
st "sma_io"
blo "266000,214800"
tm "WireNameMgr"
)
)
on &79
)
*662 (Wire
uid 20746,0
shape (OrthoPolyLine
uid 20747,0
va (VaSet
vasetType 3
)
xt "264750,76000,274000,76000"
pts [
"264750,76000"
"274000,76000"
]
)
start &272
end &267
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20749,0
va (VaSet
)
xt "266000,75000,271300,76000"
st "led_status_o"
blo "266000,75800"
tm "WireNameMgr"
)
)
on &404
)
*663 (Wire
uid 20750,0
shape (OrthoPolyLine
uid 20751,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,211000,285000,211000"
pts [
"264750,211000"
"285000,211000"
]
)
start &269
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20753,0
va (VaSet
)
xt "266000,210000,269800,211000"
st "idc_p3_io"
blo "266000,210800"
tm "WireNameMgr"
)
)
on &405
)
*664 (Wire
uid 20754,0
shape (OrthoPolyLine
uid 20755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,212000,285000,212000"
pts [
"264750,212000"
"285000,212000"
]
)
start &270
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20757,0
va (VaSet
)
xt "266000,211000,269800,212000"
st "idc_p4_io"
blo "266000,211800"
tm "WireNameMgr"
)
)
on &406
)
*665 (Wire
uid 20758,0
shape (OrthoPolyLine
uid 20759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,213000,285000,213000"
pts [
"264750,213000"
"285000,213000"
]
)
start &271
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20761,0
va (VaSet
)
xt "266000,212000,269800,213000"
st "idc_p5_io"
blo "266000,212800"
tm "WireNameMgr"
)
)
on &407
)
*666 (Wire
uid 20800,0
shape (OrthoPolyLine
uid 20801,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,195000,285000,195000"
pts [
"264750,195000"
"285000,195000"
]
)
start &293
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20803,0
va (VaSet
)
xt "266000,194000,273800,195000"
st "ibemon_convst_no"
blo "266000,194800"
tm "WireNameMgr"
)
)
on &408
)
*667 (Wire
uid 20816,0
shape (OrthoPolyLine
uid 20817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,185000,310250,185000"
pts [
"301000,185000"
"310250,185000"
]
)
end &342
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20821,0
va (VaSet
)
xt "302000,184000,305000,185000"
st "sda_t(t)"
blo "302000,184800"
tm "WireNameMgr"
)
)
on &409
)
*668 (Wire
uid 20822,0
shape (OrthoPolyLine
uid 20823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,181000,310250,181000"
pts [
"301000,181000"
"310250,181000"
]
)
end &338
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20827,0
va (VaSet
)
xt "302000,180000,304900,181000"
st "sck_t(t)"
blo "302000,180800"
tm "WireNameMgr"
)
)
on &410
)
*669 (Wire
uid 20828,0
shape (OrthoPolyLine
uid 20829,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,184000,310250,184000"
pts [
"310250,184000"
"301000,184000"
]
)
start &341
ss 0
es 0
sat 32
eat 16
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20833,0
va (VaSet
)
xt "302000,183000,305400,184000"
st "sda_in(t)"
blo "302000,183800"
tm "WireNameMgr"
)
)
on &411
)
*670 (Wire
uid 20834,0
shape (OrthoPolyLine
uid 20835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,183000,310250,183000"
pts [
"301000,183000"
"310250,183000"
]
)
end &340
es 0
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20839,0
va (VaSet
)
xt "302000,182000,306400,183000"
st "sda_out(t)"
blo "302000,182800"
tm "WireNameMgr"
)
)
on &412
)
*671 (Wire
uid 20840,0
shape (OrthoPolyLine
uid 20841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,180000,310250,180000"
pts [
"301000,180000"
"310250,180000"
]
)
end &337
sat 16
eat 32
sty 1
sl "(t)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20845,0
va (VaSet
)
xt "302000,179000,304100,180000"
st "sck(t)"
blo "302000,179800"
tm "WireNameMgr"
)
)
on &413
)
*672 (Wire
uid 20846,0
shape (OrthoPolyLine
uid 20847,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,196000,310250,196000"
pts [
"310250,196000"
"301000,196000"
]
)
start &362
ss 0
es 0
sat 32
eat 16
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20851,0
va (VaSet
)
xt "302000,195000,307100,196000"
st "sda_in(b+4)"
blo "302000,195800"
tm "WireNameMgr"
)
)
on &411
)
*673 (Wire
uid 20852,0
shape (OrthoPolyLine
uid 20853,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,197000,310250,197000"
pts [
"301000,197000"
"310250,197000"
]
)
end &363
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20857,0
va (VaSet
)
xt "302000,196000,306700,197000"
st "sda_t(b+4)"
blo "302000,196800"
tm "WireNameMgr"
)
)
on &409
)
*674 (Wire
uid 20858,0
shape (OrthoPolyLine
uid 20859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,192000,310250,192000"
pts [
"301000,192000"
"310250,192000"
]
)
end &358
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20863,0
va (VaSet
)
xt "302000,191000,305300,192000"
st "sck(b+4)"
blo "302000,191800"
tm "WireNameMgr"
)
)
on &413
)
*675 (Wire
uid 20864,0
shape (OrthoPolyLine
uid 20865,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,195000,310250,195000"
pts [
"301000,195000"
"310250,195000"
]
)
end &361
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20869,0
va (VaSet
)
xt "302000,194000,307600,195000"
st "sda_out(b+4)"
blo "302000,194800"
tm "WireNameMgr"
)
)
on &412
)
*676 (Wire
uid 20870,0
shape (OrthoPolyLine
uid 20871,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,193000,310250,193000"
pts [
"301000,193000"
"310250,193000"
]
)
end &359
sat 16
eat 32
sty 1
sl "(b+4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20875,0
va (VaSet
)
xt "302000,192000,306600,193000"
st "sck_t(b+4)"
blo "302000,192800"
tm "WireNameMgr"
)
)
on &410
)
*677 (Wire
uid 20876,0
shape (OrthoPolyLine
uid 20877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,187000,274000,187000"
pts [
"264750,187000"
"274000,187000"
]
)
start &294
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20880,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20881,0
va (VaSet
)
xt "266000,186000,267200,187000"
st "sck"
blo "266000,186800"
tm "WireNameMgr"
)
)
on &413
)
*678 (Wire
uid 20882,0
shape (OrthoPolyLine
uid 20883,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,188000,274000,188000"
pts [
"264750,188000"
"274000,188000"
]
)
start &295
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20887,0
va (VaSet
)
xt "266000,187000,268000,188000"
st "sck_t"
blo "266000,187800"
tm "WireNameMgr"
)
)
on &410
)
*679 (Wire
uid 20888,0
shape (OrthoPolyLine
uid 20889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,191000,274000,191000"
pts [
"274000,191000"
"264750,191000"
]
)
end &296
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20893,0
va (VaSet
)
xt "266000,190000,268500,191000"
st "sda_in"
blo "266000,190800"
tm "WireNameMgr"
)
)
on &411
)
*680 (Wire
uid 20894,0
shape (OrthoPolyLine
uid 20895,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,190000,274000,190000"
pts [
"264750,190000"
"274000,190000"
]
)
start &297
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20899,0
va (VaSet
)
xt "266000,189000,269000,190000"
st "sda_out"
blo "266000,189800"
tm "WireNameMgr"
)
)
on &412
)
*681 (Wire
uid 20900,0
shape (OrthoPolyLine
uid 20901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,192000,274000,192000"
pts [
"264750,192000"
"274000,192000"
]
)
start &298
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20905,0
va (VaSet
)
xt "266000,191000,268100,192000"
st "sda_t"
blo "266000,191800"
tm "WireNameMgr"
)
)
on &409
)
*682 (Wire
uid 20918,0
shape (OrthoPolyLine
uid 20919,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,208000,310250,208000"
pts [
"310250,208000"
"301000,208000"
]
)
start &383
ss 0
es 0
sat 32
eat 16
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20923,0
va (VaSet
)
xt "302000,207000,307500,208000"
st "sda_in(a+12)"
blo "302000,207800"
tm "WireNameMgr"
)
)
on &411
)
*683 (Wire
uid 20924,0
shape (OrthoPolyLine
uid 20925,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,209000,310250,209000"
pts [
"301000,209000"
"310250,209000"
]
)
end &384
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20929,0
va (VaSet
)
xt "302000,208000,307100,209000"
st "sda_t(a+12)"
blo "302000,208800"
tm "WireNameMgr"
)
)
on &409
)
*684 (Wire
uid 20930,0
shape (OrthoPolyLine
uid 20931,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,204000,310250,204000"
pts [
"301000,204000"
"310250,204000"
]
)
end &379
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20935,0
va (VaSet
)
xt "302000,203000,305700,204000"
st "sck(a+12)"
blo "302000,203800"
tm "WireNameMgr"
)
)
on &413
)
*685 (Wire
uid 20936,0
shape (OrthoPolyLine
uid 20937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,207000,310250,207000"
pts [
"301000,207000"
"310250,207000"
]
)
end &382
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20941,0
va (VaSet
)
xt "302000,206000,308000,207000"
st "sda_out(a+12)"
blo "302000,206800"
tm "WireNameMgr"
)
)
on &412
)
*686 (Wire
uid 20942,0
shape (OrthoPolyLine
uid 20943,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "301000,205000,310250,205000"
pts [
"301000,205000"
"310250,205000"
]
)
end &380
sat 16
eat 32
sty 1
sl "(a+12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20947,0
va (VaSet
)
xt "302000,204000,307000,205000"
st "sck_t(a+12)"
blo "302000,204800"
tm "WireNameMgr"
)
)
on &410
)
*687 (Wire
uid 20948,0
shape (OrthoPolyLine
uid 20949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,68000,275000,68000"
pts [
"264750,68000"
"275000,68000"
]
)
start &304
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 20952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20953,0
va (VaSet
)
xt "266000,67000,268800,68000"
st "rawsigs"
blo "266000,67800"
tm "WireNameMgr"
)
)
on &216
)
*688 (Wire
uid 21000,0
shape (OrthoPolyLine
uid 21001,0
va (VaSet
vasetType 3
)
xt "264750,131000,297250,131000"
pts [
"264750,131000"
"297250,131000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21003,0
va (VaSet
)
xt "266000,130000,269300,131000"
st "com_abc"
blo "266000,130800"
tm "WireNameMgr"
)
)
on &421
)
*689 (Wire
uid 21020,0
shape (OrthoPolyLine
uid 21021,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,69000,275000,69000"
pts [
"264750,69000"
"275000,69000"
]
)
start &305
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21025,0
va (VaSet
)
xt "266000,68000,267200,69000"
st "reg"
blo "266000,68800"
tm "WireNameMgr"
)
)
on &266
)
*690 (Wire
uid 21348,0
shape (OrthoPolyLine
uid 21349,0
va (VaSet
vasetType 3
)
xt "123750,239000,127000,239000"
pts [
"123750,239000"
"127000,239000"
]
)
start &428
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21353,0
va (VaSet
)
xt "125000,238000,126100,239000"
st "LO"
blo "125000,238800"
tm "WireNameMgr"
)
)
on &185
)
*691 (Wire
uid 21354,0
shape (OrthoPolyLine
uid 21355,0
va (VaSet
vasetType 3
)
xt "123750,238000,127000,238000"
pts [
"123750,238000"
"127000,238000"
]
)
start &427
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 21358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21359,0
va (VaSet
)
xt "125000,237000,125800,238000"
st "HI"
blo "125000,237800"
tm "WireNameMgr"
)
)
on &38
)
*692 (Wire
uid 21739,0
shape (OrthoPolyLine
uid 21740,0
va (VaSet
vasetType 3
)
xt "221000,75000,228250,75000"
pts [
"221000,75000"
"228250,75000"
]
)
end &323
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 21743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21744,0
va (VaSet
)
xt "222000,74000,224500,75000"
st "rst125"
blo "222000,74800"
tm "WireNameMgr"
)
)
on &432
)
*693 (Wire
uid 21747,0
shape (OrthoPolyLine
uid 21748,0
va (VaSet
vasetType 3
)
xt "189750,87000,195000,87000"
pts [
"189750,87000"
"195000,87000"
]
)
start &23
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 21751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21752,0
va (VaSet
)
xt "191000,86000,193500,87000"
st "rst125"
blo "191000,86800"
tm "WireNameMgr"
)
)
on &432
)
*694 (Wire
uid 22170,0
shape (OrthoPolyLine
uid 22171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,132000,297250,132000"
pts [
"264750,132000"
"297250,132000"
]
)
start &309
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 22174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22175,0
va (VaSet
)
xt "266000,131000,272100,132000"
st "outsigs : (15:0)"
blo "266000,131800"
tm "WireNameMgr"
)
)
on &433
)
*695 (Wire
uid 22180,0
shape (OrthoPolyLine
uid 22181,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,133000,297250,133000"
pts [
"297250,133000"
"264750,133000"
]
)
end &308
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 22184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22185,0
va (VaSet
)
xt "266000,132000,274100,133000"
st "dbg_outsigs : (15:0)"
blo "266000,132800"
tm "WireNameMgr"
)
)
on &434
)
*696 (Wire
uid 22234,0
shape (OrthoPolyLine
uid 22235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "313000,42000,329250,42000"
pts [
"313000,42000"
"329250,42000"
]
)
end &226
es 0
sat 16
eat 32
sty 1
sl "(RS_STB_L1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22241,0
va (VaSet
)
xt "314000,41000,322700,42000"
st "rawsigs(RS_STB_L1)"
blo "314000,41800"
tm "WireNameMgr"
)
)
on &216
)
*697 (Wire
uid 22242,0
shape (OrthoPolyLine
uid 22243,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "312000,18000,329250,18000"
pts [
"312000,18000"
"329250,18000"
]
)
end &218
es 0
sat 16
eat 32
sty 1
sl "(RS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22249,0
va (VaSet
)
xt "313000,17000,322600,18000"
st "rawsigs(RS_STB_COM)"
blo "313000,17800"
tm "WireNameMgr"
)
)
on &216
)
*698 (Wire
uid 22266,0
shape (OrthoPolyLine
uid 22267,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "313750,-3000,329250,-3000"
pts [
"313750,-3000"
"329250,-3000"
]
)
end &238
ss 0
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22273,0
va (VaSet
)
xt "315000,-4000,317700,-3000"
st "strm(0)"
blo "315000,-3200"
tm "WireNameMgr"
)
)
on &481
)
*699 (Wire
uid 22274,0
shape (OrthoPolyLine
uid 22275,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "313000,30000,329250,30000"
pts [
"313000,30000"
"329250,30000"
]
)
end &262
es 0
sat 16
eat 32
sty 1
sl "(RS_STB_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22281,0
va (VaSet
)
xt "314000,29000,323600,30000"
st "rawsigs(RS_STB_COM)"
blo "314000,29800"
tm "WireNameMgr"
)
)
on &216
)
*700 (Wire
uid 23842,0
shape (OrthoPolyLine
uid 23843,0
va (VaSet
vasetType 3
)
xt "221000,162000,228250,162000"
pts [
"221000,162000"
"228250,162000"
]
)
end &310
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23847,0
va (VaSet
)
xt "222000,161000,223100,162000"
st "LO"
blo "222000,161800"
tm "WireNameMgr"
)
)
on &185
)
*701 (Wire
uid 23906,0
shape (OrthoPolyLine
uid 23907,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "161000,90000,168250,90000"
pts [
"161000,90000"
"168250,90000"
]
)
end &30
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 23910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23911,0
va (VaSet
)
xt "162000,89000,163200,90000"
st "reg"
blo "162000,89800"
tm "WireNameMgr"
)
)
on &266
)
*702 (Wire
uid 24523,0
shape (OrthoPolyLine
uid 24524,0
va (VaSet
vasetType 3
)
xt "384750,86000,400000,86000"
pts [
"384750,86000"
"400000,86000"
]
)
start &457
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24528,0
va (VaSet
)
xt "386000,85000,391400,86000"
st "ibe_cmdt_po"
blo "386000,85800"
tm "WireNameMgr"
)
)
on &464
)
*703 (Wire
uid 24529,0
shape (OrthoPolyLine
uid 24530,0
va (VaSet
vasetType 3
)
xt "354000,81000,359250,81000"
pts [
"354000,81000"
"359250,81000"
]
)
end &437
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24534,0
va (VaSet
)
xt "355000,80000,357800,81000"
st "rst_top"
blo "355000,80800"
tm "WireNameMgr"
)
)
on &420
)
*704 (Wire
uid 24535,0
shape (OrthoPolyLine
uid 24536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,91000,359250,91000"
pts [
"343000,91000"
"359250,91000"
]
)
end &449
sat 16
eat 32
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24540,0
va (VaSet
)
xt "344000,90000,353200,91000"
st "outsigs(OS_STT_NOS)"
blo "344000,90800"
tm "WireNameMgr"
)
)
on &433
)
*705 (Wire
uid 24541,0
shape (OrthoPolyLine
uid 24542,0
va (VaSet
vasetType 3
)
xt "384750,84000,400000,84000"
pts [
"384750,84000"
"400000,84000"
]
)
start &439
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24546,0
va (VaSet
)
xt "386000,83000,391400,84000"
st "ibe_bcot_mo"
blo "386000,83800"
tm "WireNameMgr"
)
)
on &465
)
*706 (Wire
uid 24547,0
shape (OrthoPolyLine
uid 24548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384750,92000,400000,92000"
pts [
"384750,92000"
"400000,92000"
]
)
start &451
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24552,0
va (VaSet
)
xt "386000,91000,397000,92000"
st "dbg_outsigs(OS_STT_L1R)"
blo "386000,91800"
tm "WireNameMgr"
)
)
on &434
)
*707 (Wire
uid 24553,0
shape (OrthoPolyLine
uid 24554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,89000,359250,89000"
pts [
"343000,89000"
"359250,89000"
]
)
end &455
sat 16
eat 32
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24558,0
va (VaSet
)
xt "344000,88000,353300,89000"
st "outsigs(OS_STT_COM)"
blo "344000,88800"
tm "WireNameMgr"
)
)
on &433
)
*708 (Wire
uid 24559,0
shape (OrthoPolyLine
uid 24560,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384750,99000,400000,99000"
pts [
"400000,99000"
"384750,99000"
]
)
end &448
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24564,0
va (VaSet
)
xt "386000,98000,390700,99000"
st "ibe_dot_mi"
blo "386000,98800"
tm "WireNameMgr"
)
)
on &466
)
*709 (Wire
uid 24565,0
shape (OrthoPolyLine
uid 24566,0
va (VaSet
vasetType 3
)
xt "354000,80000,359250,80000"
pts [
"354000,80000"
"359250,80000"
]
)
end &436
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24569,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24570,0
va (VaSet
)
xt "355000,79000,357000,80000"
st "clk80"
blo "355000,79800"
tm "WireNameMgr"
)
)
on &419
)
*710 (Wire
uid 24571,0
shape (OrthoPolyLine
uid 24572,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384750,96000,401000,96000"
pts [
"384750,96000"
"401000,96000"
]
)
start &450
sat 32
eat 16
sty 1
sl "(OS_STT_NOS)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24576,0
va (VaSet
)
xt "386000,95000,397200,96000"
st "dbg_outsigs(OS_STT_NOS)"
blo "386000,95800"
tm "WireNameMgr"
)
)
on &434
)
*711 (Wire
uid 24577,0
shape (OrthoPolyLine
uid 24578,0
va (VaSet
vasetType 3
)
xt "384750,83000,400000,83000"
pts [
"384750,83000"
"400000,83000"
]
)
start &438
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24582,0
va (VaSet
)
xt "386000,82000,391300,83000"
st "ibe_bcot_po"
blo "386000,82800"
tm "WireNameMgr"
)
)
on &467
)
*712 (Wire
uid 24583,0
shape (OrthoPolyLine
uid 24584,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384750,88000,400000,88000"
pts [
"384750,88000"
"400000,88000"
]
)
start &458
es 0
sat 32
eat 16
sty 1
sl "(OS_STT_COM)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24588,0
va (VaSet
)
xt "386000,87000,397300,88000"
st "dbg_outsigs(OS_STT_COM)"
blo "386000,87800"
tm "WireNameMgr"
)
)
on &434
)
*713 (Wire
uid 24589,0
shape (OrthoPolyLine
uid 24590,0
va (VaSet
vasetType 3
)
xt "384750,95000,400000,95000"
pts [
"384750,95000"
"400000,95000"
]
)
start &444
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24594,0
va (VaSet
)
xt "386000,94000,392000,95000"
st "ibe_noiset_mo"
blo "386000,94800"
tm "WireNameMgr"
)
)
on &468
)
*714 (Wire
uid 24595,0
shape (OrthoPolyLine
uid 24596,0
va (VaSet
vasetType 3
)
xt "384750,94000,400000,94000"
pts [
"384750,94000"
"400000,94000"
]
)
start &443
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24600,0
va (VaSet
)
xt "386000,93000,391900,94000"
st "ibe_noiset_po"
blo "386000,93800"
tm "WireNameMgr"
)
)
on &469
)
*715 (Wire
uid 24601,0
shape (OrthoPolyLine
uid 24602,0
va (VaSet
vasetType 3
)
xt "384750,91000,400000,91000"
pts [
"384750,91000"
"400000,91000"
]
)
start &442
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24606,0
va (VaSet
)
xt "386000,90000,391000,91000"
st "ibe_l1rt_mo"
blo "386000,90800"
tm "WireNameMgr"
)
)
on &470
)
*716 (Wire
uid 24607,0
shape (OrthoPolyLine
uid 24608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "384750,98000,400000,98000"
pts [
"400000,98000"
"384750,98000"
]
)
end &447
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24612,0
va (VaSet
)
xt "386000,97000,390600,98000"
st "ibe_dot_pi"
blo "386000,97800"
tm "WireNameMgr"
)
)
on &471
)
*717 (Wire
uid 24613,0
shape (OrthoPolyLine
uid 24614,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,90000,359250,90000"
pts [
"343000,90000"
"359250,90000"
]
)
end &446
sat 16
eat 32
sty 1
sl "(OS_STT_L1R)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24618,0
va (VaSet
)
xt "344000,89000,353000,90000"
st "outsigs(OS_STT_L1R)"
blo "344000,89800"
tm "WireNameMgr"
)
)
on &433
)
*718 (Wire
uid 24619,0
shape (OrthoPolyLine
uid 24620,0
va (VaSet
vasetType 3
)
xt "384750,87000,400000,87000"
pts [
"384750,87000"
"400000,87000"
]
)
start &456
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24624,0
va (VaSet
)
xt "386000,86000,391500,87000"
st "ibe_cmdt_mo"
blo "386000,86800"
tm "WireNameMgr"
)
)
on &472
)
*719 (Wire
uid 24625,0
shape (OrthoPolyLine
uid 24626,0
va (VaSet
vasetType 3
)
xt "384750,90000,400000,90000"
pts [
"384750,90000"
"400000,90000"
]
)
start &441
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24630,0
va (VaSet
)
xt "386000,89000,390900,90000"
st "ibe_l1rt_po"
blo "386000,89800"
tm "WireNameMgr"
)
)
on &473
)
*720 (Wire
uid 24631,0
shape (OrthoPolyLine
uid 24632,0
va (VaSet
vasetType 3
)
xt "354000,82000,359250,82000"
pts [
"354000,82000"
"359250,82000"
]
)
end &440
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24636,0
va (VaSet
)
xt "355000,81000,358400,82000"
st "strobe40"
blo "355000,81800"
tm "WireNameMgr"
)
)
on &236
)
*721 (Wire
uid 24637,0
shape (OrthoPolyLine
uid 24638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,84000,359250,84000"
pts [
"343000,84000"
"359250,84000"
]
)
end &454
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24642,0
va (VaSet
)
xt "344000,83000,345200,84000"
st "reg"
blo "344000,83800"
tm "WireNameMgr"
)
)
on &266
)
*722 (Wire
uid 24643,0
shape (OrthoPolyLine
uid 24644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,87000,359250,87000"
pts [
"343000,87000"
"359250,87000"
]
)
end &445
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24648,0
va (VaSet
)
xt "344000,86000,346800,87000"
st "rawsigs"
blo "344000,86800"
tm "WireNameMgr"
)
)
on &216
)
*723 (Wire
uid 24649,0
shape (OrthoPolyLine
uid 24650,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,98000,359250,98000"
pts [
"359250,98000"
"343000,98000"
]
)
start &452
ss 0
sat 32
eat 16
sty 1
sl "(47 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24654,0
va (VaSet
)
xt "344000,97000,349700,98000"
st "rx_strm(47:0)"
blo "344000,97800"
tm "WireNameMgr"
)
)
on &474
)
*724 (Wire
uid 24655,0
shape (OrthoPolyLine
uid 24656,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,95000,359250,95000"
pts [
"264750,95000"
"359250,95000"
]
)
start &311
end &453
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24660,0
va (VaSet
)
xt "266000,94000,270000,95000"
st "idelay_ctl"
blo "266000,94800"
tm "WireNameMgr"
)
)
on &475
)
*725 (Wire
uid 24661,0
shape (OrthoPolyLine
uid 24662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "343000,100000,359250,100000"
pts [
"359250,100000"
"343000,100000"
]
)
start &460
sat 32
eat 16
sty 1
sl "(23 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24666,0
va (VaSet
)
xt "344000,99000,351200,100000"
st "rx_link_idly(23:0)"
blo "344000,99800"
tm "WireNameMgr"
)
)
on &476
)
*726 (Wire
uid 24695,0
shape (OrthoPolyLine
uid 24696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,99000,291000,99000"
pts [
"291000,99000"
"278000,99000"
"264750,99000"
]
)
start &477
end &314
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24700,0
va (VaSet
)
xt "285000,98000,290500,99000"
st "strm : (135:0)"
blo "285000,98800"
tm "WireNameMgr"
)
)
on &481
)
*727 (Wire
uid 24710,0
shape (OrthoPolyLine
uid 24711,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "325000,98000,337000,98000"
pts [
"337000,98000"
"325000,98000"
]
)
end &477
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24717,0
va (VaSet
)
xt "326000,97000,328900,98000"
st "rx_strm"
blo "326000,97800"
tm "WireNameMgr"
)
)
on &474
)
*728 (Wire
uid 24718,0
shape (OrthoPolyLine
uid 24719,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "325000,100000,337000,100000"
pts [
"337000,100000"
"325000,100000"
]
)
end &477
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24725,0
va (VaSet
)
xt "326000,99000,330900,100000"
st "rx_link_idly"
blo "326000,99800"
tm "WireNameMgr"
)
)
on &476
)
*729 (Wire
uid 24760,0
shape (OrthoPolyLine
uid 24761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "264750,100000,291000,100000"
pts [
"291000,100000"
"278000,100000"
"264750,100000"
]
)
start &477
end &312
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24765,0
va (VaSet
)
xt "266000,99000,272500,100000"
st "link_idly : (67:0)"
blo "266000,99800"
tm "WireNameMgr"
)
)
on &482
)
*730 (Wire
uid 25322,0
shape (OrthoPolyLine
uid 25323,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,19000,200250,19000"
pts [
"192000,19000"
"200250,19000"
]
)
end &487
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 25326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25327,0
va (VaSet
)
xt "193000,18000,199200,19000"
st "rawsigs : (15:0)"
blo "193000,18800"
tm "WireNameMgr"
)
)
on &216
)
*731 (Wire
uid 25328,0
shape (OrthoPolyLine
uid 25329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,21000,200250,21000"
pts [
"192000,21000"
"200250,21000"
]
)
end &488
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 25332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25333,0
va (VaSet
)
xt "193000,20000,194200,21000"
st "reg"
blo "193000,20800"
tm "WireNameMgr"
)
)
on &266
)
*732 (Wire
uid 25773,0
shape (OrthoPolyLine
uid 25774,0
va (VaSet
vasetType 3
)
xt "194000,16000,200250,16000"
pts [
"194000,16000"
"200250,16000"
]
)
end &493
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 25777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25778,0
va (VaSet
)
xt "195000,15000,197500,16000"
st "clk160"
blo "195000,15800"
tm "WireNameMgr"
)
)
on &499
)
*733 (Wire
uid 25779,0
shape (OrthoPolyLine
uid 25780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,20000,200250,20000"
pts [
"192000,20000"
"200250,20000"
]
)
end &494
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 25783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25784,0
va (VaSet
)
xt "193000,19000,199100,20000"
st "outsigs : (15:0)"
blo "193000,19800"
tm "WireNameMgr"
)
)
on &433
)
*734 (Wire
uid 25787,0
shape (OrthoPolyLine
uid 25788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,16000,235000,16000"
pts [
"226750,16000"
"235000,16000"
]
)
start &492
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 25791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25792,0
va (VaSet
)
xt "228000,15000,234000,16000"
st "ddr_r_o : (1:0)"
blo "228000,15800"
tm "WireNameMgr"
)
)
on &500
)
*735 (Wire
uid 25795,0
shape (OrthoPolyLine
uid 25796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "226750,20000,235000,20000"
pts [
"226750,20000"
"235000,20000"
]
)
start &491
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 25799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 25800,0
va (VaSet
)
xt "228000,19000,233900,20000"
st "ddr_l_o : (1:0)"
blo "228000,19800"
tm "WireNameMgr"
)
)
on &501
)
*736 (Wire
uid 26276,0
shape (OrthoPolyLine
uid 26277,0
va (VaSet
vasetType 3
)
xt "264750,83000,359250,83000"
pts [
"264750,83000"
"359250,83000"
]
)
start &315
end &459
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26281,0
va (VaSet
)
xt "266000,82000,268800,83000"
st "rst_drv"
blo "266000,82800"
tm "WireNameMgr"
)
)
on &502
)
*737 (Wire
uid 26286,0
shape (OrthoPolyLine
uid 26287,0
va (VaSet
vasetType 3
)
xt "354000,101000,359250,101000"
pts [
"354000,101000"
"359250,101000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 26290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26291,0
va (VaSet
)
xt "355000,100000,356900,101000"
st "sck_i"
blo "355000,100800"
tm "WireNameMgr"
)
)
on &503
)
*738 (Wire
uid 26294,0
shape (OrthoPolyLine
uid 26295,0
va (VaSet
vasetType 3
)
xt "354000,102000,359250,102000"
pts [
"354000,102000"
"359250,102000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 26298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26299,0
va (VaSet
)
xt "355000,101000,357200,102000"
st "sck_ti"
blo "355000,101800"
tm "WireNameMgr"
)
)
on &504
)
*739 (Wire
uid 26302,0
shape (OrthoPolyLine
uid 26303,0
va (VaSet
vasetType 3
)
xt "354000,103000,359250,103000"
pts [
"354000,103000"
"359250,103000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 26306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26307,0
va (VaSet
)
xt "355000,102000,357300,103000"
st "sda_ti"
blo "355000,102800"
tm "WireNameMgr"
)
)
on &505
)
*740 (Wire
uid 26310,0
shape (OrthoPolyLine
uid 26311,0
va (VaSet
vasetType 3
)
xt "354000,104000,359250,104000"
pts [
"354000,104000"
"359250,104000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 26314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26315,0
va (VaSet
)
xt "355000,103000,358300,104000"
st "sda_tx_i"
blo "355000,103800"
tm "WireNameMgr"
)
)
on &506
)
*741 (Wire
uid 26723,0
shape (OrthoPolyLine
uid 26724,0
va (VaSet
vasetType 3
)
xt "217000,69000,228250,69000"
pts [
"217000,69000"
"228250,69000"
]
)
end &316
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 26727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26728,0
va (VaSet
)
xt "218000,68000,219100,69000"
st "LO"
blo "218000,68800"
tm "WireNameMgr"
)
)
on &185
)
*742 (Wire
uid 26731,0
shape (OrthoPolyLine
uid 26732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "217000,70000,228250,70000"
pts [
"217000,70000"
"228250,70000"
]
)
end &320
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 26735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26736,0
va (VaSet
)
xt "218000,69000,226700,70000"
st "stat_clks_top_i : (7:0)"
blo "218000,69800"
tm "WireNameMgr"
)
)
on &507
)
*743 (Wire
uid 26753,0
shape (OrthoPolyLine
uid 26754,0
va (VaSet
vasetType 3
)
xt "161000,79000,168250,79000"
pts [
"161000,79000"
"168250,79000"
]
)
end &32
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 26757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26758,0
va (VaSet
)
xt "162000,78000,163100,79000"
st "LO"
blo "162000,78800"
tm "WireNameMgr"
)
)
on &185
)
*744 (Wire
uid 26761,0
shape (OrthoPolyLine
uid 26762,0
va (VaSet
vasetType 3
)
xt "161000,78000,168250,78000"
pts [
"161000,78000"
"168250,78000"
]
)
end &31
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 26765,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26766,0
va (VaSet
)
xt "162000,77000,163100,78000"
st "LO"
blo "162000,77800"
tm "WireNameMgr"
)
)
on &185
)
*745 (Wire
uid 30015,0
shape (OrthoPolyLine
uid 30016,0
va (VaSet
vasetType 3
)
xt "224000,76000,228250,76000"
pts [
"224000,76000"
"228250,76000"
]
)
end &322
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30020,0
va (VaSet
)
xt "225000,75000,227500,76000"
st "clk156"
blo "225000,75800"
tm "WireNameMgr"
)
)
on &77
)
*746 (Wire
uid 30430,0
shape (OrthoPolyLine
uid 30431,0
va (VaSet
vasetType 3
)
xt "223000,89000,228250,89000"
pts [
"223000,89000"
"228250,89000"
]
)
end &327
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 30434,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30435,0
va (VaSet
)
xt "224000,88000,226700,89000"
st "tlu_trig"
blo "224000,88800"
tm "WireNameMgr"
)
)
on &527
)
*747 (Wire
uid 30438,0
shape (OrthoPolyLine
uid 30439,0
va (VaSet
vasetType 3
)
xt "189750,88000,196000,88000"
pts [
"189750,88000"
"196000,88000"
]
)
start &28
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 30442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30443,0
va (VaSet
)
xt "191000,87000,193500,88000"
st "clk160"
blo "191000,87800"
tm "WireNameMgr"
)
)
on &499
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *748 (PackageList
uid 1233,0
stg "VerticalLayoutStrategy"
textVec [
*749 (Text
uid 1234,0
va (VaSet
font "courier,8,1"
)
xt "147000,214100,153500,215000"
st "Package List"
blo "147000,214800"
)
*750 (MLText
uid 1235,0
va (VaSet
)
xt "147000,215000,159900,223000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
library hsio;
use hsio.pkg_hsio_globals.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1236,0
stg "VerticalLayoutStrategy"
textVec [
*751 (Text
uid 1237,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*752 (Text
uid 1238,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*753 (MLText
uid 1239,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*754 (Text
uid 1240,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*755 (MLText
uid 1241,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*756 (Text
uid 1242,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*757 (MLText
uid 1243,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,1,3204,1204"
viewArea "64532,-13793,419879,251242"
cachedDiagramExtent "-154000,-74975,401400,245000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 30445,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*758 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*759 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*760 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*761 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*762 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*763 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*764 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*765 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*766 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*767 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*768 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*769 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*770 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*771 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*772 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*773 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*774 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*775 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*776 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*777 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*778 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,87900,94500,88900"
st "Declarations"
blo "89000,88700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,88900,91400,89900"
st "Ports:"
blo "89000,89700"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,87900,92700,88900"
st "Pre User:"
blo "89000,88700"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "89000,87900,89000,87900"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,88900,96200,89900"
st "Diagram Signals:"
blo "89000,89700"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "89000,87900,93700,88900"
st "Post User:"
blo "89000,88700"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "89000,87900,89000,87900"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 525,0
usingSuid 1
emptyRow *779 (LEmptyRow
)
uid 1246,0
optionalChildren [
*780 (RefLabelRowHdr
)
*781 (TitleRowHdr
)
*782 (FilterRowHdr
)
*783 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*784 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*785 (GroupColHdr
tm "GroupColHdrMgr"
)
*786 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*787 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*788 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*789 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*790 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*791 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*792 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_usb"
t "std_logic_vector"
b "(63 downto 0)"
o 111
suid 32,0
)
)
uid 1189,0
)
*793 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_cu"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 110
suid 33,0
)
)
uid 1191,0
)
*794 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sw_hex_ni"
t "std_logic_vector"
b "(3 downto 0)"
o 113
suid 51,0
)
)
uid 1227,0
)
*795 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk125"
t "std_logic"
o 11
suid 52,0
)
)
uid 1229,0
)
*796 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 3
suid 59,0
)
)
uid 2158,0
)
*797 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por"
t "std_ulogic"
o 76
suid 61,0
)
)
uid 2176,0
)
*798 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_src_rdy"
t "std_logic"
o 123
suid 67,0
)
)
uid 2478,0
)
*799 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_sof"
t "std_logic"
o 122
suid 72,0
)
)
uid 2480,0
)
*800 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_eof"
t "std_logic"
o 121
suid 73,0
)
)
uid 2482,0
)
*801 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_dst_rdy"
t "std_logic"
o 120
suid 74,0
)
)
uid 2484,0
)
*802 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 118
suid 75,0
)
)
uid 2486,0
)
*803 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy"
t "std_logic"
o 127
suid 78,0
)
)
uid 2492,0
)
*804 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof"
t "std_logic"
o 126
suid 79,0
)
)
uid 2494,0
)
*805 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof"
t "std_logic"
o 117
suid 80,0
)
)
uid 2496,0
)
*806 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_dst_rdy"
t "std_logic"
o 116
suid 81,0
)
)
uid 2498,0
)
*807 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data"
t "std_logic_vector"
b "(15 downto 0)"
o 115
suid 82,0
)
)
uid 2500,0
)
*808 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_source"
t "std_logic_vector"
b "(47 downto 0)"
posAdd 0
o 70
suid 97,0
)
)
uid 2649,0
)
*809 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_mac"
t "std_logic_vector"
b "(47 downto 0)"
prec "-- decoded out"
preAdd 0
o 95
suid 101,0
)
)
uid 2912,0
)
*810 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy"
t "std_logic"
o 88
suid 114,0
)
)
uid 2926,0
)
*811 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof"
t "std_logic"
o 87
suid 115,0
)
)
uid 2928,0
)
*812 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof"
t "std_logic"
o 86
suid 116,0
)
)
uid 2930,0
)
*813 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdy"
t "std_logic"
o 85
suid 117,0
)
)
uid 2932,0
)
*814 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
preAdd 0
o 84
suid 118,0
)
)
uid 2934,0
)
*815 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy"
t "std_logic"
o 96
suid 126,0
)
)
uid 2970,0
)
*816 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof"
t "std_logic"
o 94
suid 127,0
)
)
uid 2972,0
)
*817 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof"
t "std_logic"
o 83
suid 128,0
)
)
uid 2974,0
)
*818 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy"
t "std_logic"
o 82
suid 129,0
)
)
uid 2976,0
)
*819 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data"
t "std_logic_vector"
b "(15 downto 0)"
prec "-- hsio side side (output) interface"
preAdd 0
o 81
suid 130,0
)
)
uid 2978,0
)
*820 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_top_ready"
t "std_logic"
o 18
suid 136,0
)
)
uid 3310,0
)
*821 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clks_main_ready"
t "std_logic"
o 17
suid 139,0
)
)
uid 3314,0
)
*822 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ti2c_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 114
suid 179,0
)
)
uid 5562,0
)
*823 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_SDAoe"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 25
suid 181,0
)
)
uid 5586,0
)
*824 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "por_sw_n"
t "std_ulogic"
o 77
suid 182,0
)
)
uid 6058,0
)
*825 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk156"
t "std_logic"
o 12
suid 197,0
)
)
uid 6423,0
)
*826 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "st_hyb_data"
t "std_logic_vector"
b "(23 downto 0)"
o 109
suid 201,0
)
)
uid 6631,0
)
*827 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sma_io"
t "std_logic_vector"
b "(8 downto 1)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 107
suid 223,0
)
)
uid 7250,0
)
*828 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 13
suid 256,0
)
)
uid 7701,0
)
*829 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "magicn"
t "slv16"
o 71
suid 257,0
)
)
uid 8045,0
)
*830 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "seq"
t "slv16"
o 102
suid 258,0
)
)
uid 8047,0
)
*831 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "len"
t "slv16"
o 61
suid 259,0
)
)
uid 8049,0
)
*832 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cbcnt"
t "slv16"
o 10
suid 260,0
)
)
uid 8051,0
)
*833 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode"
t "slv16"
o 73
suid 261,0
)
)
uid 8053,0
)
*834 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ocseq"
t "slv16"
o 72
suid 262,0
)
)
uid 8055,0
)
*835 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "size"
t "slv16"
o 106
suid 263,0
)
)
uid 8057,0
)
*836 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "words"
t "slv16"
o 128
suid 264,0
)
)
uid 8059,0
)
*837 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 103
suid 274,0
)
)
uid 8969,0
)
*838 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 104
suid 275,0
)
)
uid 8971,0
)
*839 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sf_syncacq"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 105
suid 276,0
)
)
uid 8973,0
)
*840 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ok"
t "std_logic"
o 125
suid 277,0
)
)
uid 8975,0
)
*841 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ok"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 90
suid 278,0
)
)
uid 8977,0
)
*842 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_magicn"
t "slv16"
o 64
suid 299,0
)
)
uid 11740,0
)
*843 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_seq"
t "slv16"
o 67
suid 300,0
)
)
uid 11742,0
)
*844 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_len"
t "slv16"
o 63
suid 301,0
)
)
uid 11744,0
)
*845 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_cbcnt"
t "slv16"
o 62
suid 302,0
)
)
uid 11746,0
)
*846 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_opcode"
t "slv16"
o 66
suid 303,0
)
)
uid 11748,0
)
*847 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_ocseq"
t "slv16"
o 65
suid 304,0
)
)
uid 11750,0
)
*848 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_size"
t "slv16"
o 68
suid 305,0
)
)
uid 11752,0
)
*849 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ll_words"
t "slv16"
o 69
suid 306,0
)
)
uid 11754,0
)
*850 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ll_data_swapped"
t "std_logic_vector"
b "(15 DOWNTO 0)"
prec "-- net client side (output) interface"
preAdd 0
o 119
suid 307,0
)
)
uid 11775,0
)
*851 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch0"
t "std_logic"
o 74
suid 309,0
)
)
uid 11943,0
)
*852 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "opcode_catch1"
t "std_logic"
o 75
suid 311,0
)
)
uid 11945,0
)
*853 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_lls"
t "t_llsrc"
o 124
suid 326,0
)
)
uid 14445,0
)
*854 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 4
suid 327,0
)
)
uid 14478,0
)
*855 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_lls"
t "t_llsrc"
prec "-- rx ll fifo interface"
preAdd 0
o 89
suid 335,0
)
)
uid 14933,0
)
*856 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 78
suid 337,0
)
)
uid 15471,0
)
*857 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_com_long"
t "std_logic_vector"
b "(63 downto 0)"
o 26
suid 348,0
)
)
uid 16183,0
)
*858 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_l1"
t "std_logic_vector"
b "(15 downto 0)"
o 28
suid 349,0
)
)
uid 16185,0
)
*859 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hex_com_short"
t "std_logic_vector"
b "(7 downto 0)"
o 27
suid 350,0
)
)
uid 16187,0
)
*860 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 112
suid 357,0
)
)
uid 16291,0
)
*861 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_reg32"
t "slv32"
o 24
suid 359,0
)
)
uid 16455,0
)
*862 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 22
suid 360,0
)
)
uid 16457,0
)
*863 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_packet"
t "slv64"
o 91
suid 361,0
)
)
uid 16459,0
)
*864 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pkt_valid"
t "std_logic"
o 93
suid 363,0
)
)
uid 16461,0
)
*865 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 23
suid 366,0
)
)
uid 16463,0
)
*866 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 21
suid 367,0
)
)
uid 16465,0
)
*867 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_pkt_a13"
t "t_pkt_a13"
o 92
suid 368,0
)
)
uid 16467,0
)
*868 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 79
suid 398,0
)
)
uid 19835,0
)
*869 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_convstt_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 34
suid 426,0
)
)
uid 21196,0
)
*870 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "led_status_o"
t "std_logic"
eolc "--LED_FPGA_STATUS"
preAdd 0
posAdd 0
o 1
suid 432,0
)
)
uid 21208,0
)
*871 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "idc_p3_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P3"
preAdd 0
posAdd 0
o 57
suid 433,0
)
)
uid 21210,0
)
*872 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "idc_p4_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P4"
preAdd 0
posAdd 0
o 58
suid 434,0
)
)
uid 21212,0
)
*873 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "idc_p5_io"
t "std_logic_vector"
b "(31 downto 0)"
eolc "--IDC_P5"
preAdd 0
posAdd 0
o 59
suid 435,0
)
)
uid 21214,0
)
*874 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_convst_no"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 33
suid 445,0
)
)
uid 21222,0
)
*875 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 101
suid 447,0
)
)
uid 21226,0
)
*876 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_t"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 98
suid 448,0
)
)
uid 21228,0
)
*877 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_in"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 99
suid 449,0
)
)
uid 21230,0
)
*878 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_out"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 100
suid 450,0
)
)
uid 21232,0
)
*879 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 97
suid 451,0
)
)
uid 21234,0
)
*880 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_sclt_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 36
suid 452,0
)
)
uid 21236,0
)
*881 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_sdat_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 38
suid 453,0
)
)
uid 21238,0
)
*882 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_sda_io"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 37
suid 454,0
)
)
uid 21240,0
)
*883 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibemon_scl_o"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 35
suid 455,0
)
)
uid 21242,0
)
*884 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "idc_p2_io"
t "std_logic_vector"
b "(31 downto 0)"
prec "-- IDC CONNECTORS (P2-5)"
eolc "--IDC_P2"
preAdd 0
posAdd 0
o 56
suid 458,0
)
)
uid 21248,0
)
*885 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 14
suid 463,0
)
)
uid 21258,0
)
*886 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_top"
t "std_logic"
o 80
suid 464,0
)
)
uid 21260,0
)
*887 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com_abc"
t "std_logic"
o 20
suid 465,0
)
)
uid 21262,0
)
*888 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst125"
t "std_logic"
o 128
suid 483,0
)
)
uid 21753,0
)
*889 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 128
suid 485,0
)
)
uid 22190,0
)
*890 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dbg_outsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 129
suid 488,0
)
)
uid 22192,0
)
*891 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_cmdt_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 121
suid 493,0
)
)
uid 24766,0
)
*892 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bcot_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 122
suid 494,0
)
)
uid 24768,0
)
*893 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_dot_mi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 123
suid 495,0
)
)
uid 24770,0
)
*894 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_bcot_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 124
suid 496,0
)
)
uid 24772,0
)
*895 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_noiset_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 125
suid 497,0
)
)
uid 24774,0
)
*896 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_noiset_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 126
suid 498,0
)
)
uid 24776,0
)
*897 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_l1rt_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 127
suid 499,0
)
)
uid 24778,0
)
*898 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_dot_pi"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 128
suid 500,0
)
)
uid 24780,0
)
*899 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_cmdt_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 129
suid 501,0
)
)
uid 24782,0
)
*900 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ibe_l1rt_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 130
suid 502,0
)
)
uid 24784,0
)
*901 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_strm"
t "std_logic_vector"
b "(135 downto 0)"
o 131
suid 503,0
)
)
uid 24786,0
)
*902 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay_ctl"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 132
suid 504,0
)
)
uid 24788,0
)
*903 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 133
suid 505,0
)
)
uid 24790,0
)
*904 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strm"
t "std_logic_vector"
b "(135 downto 0)"
o 134
suid 507,0
)
)
uid 24792,0
)
*905 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "link_idly"
t "std_logic_vector"
b "(67 downto 0)"
o 135
suid 508,0
)
)
uid 24794,0
)
*906 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 128
suid 510,0
)
)
uid 25801,0
)
*907 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_r_o"
t "std_logic_vector"
b "(1 downto 0)"
o 129
suid 511,0
)
)
uid 25803,0
)
*908 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_l_o"
t "std_logic_vector"
b "(1 downto 0)"
o 130
suid 512,0
)
)
uid 25805,0
)
*909 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_drv"
t "std_logic"
o 131
suid 514,0
)
)
uid 26316,0
)
*910 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_i"
t "std_logic"
o 132
suid 515,0
)
)
uid 26318,0
)
*911 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sck_ti"
t "std_logic"
o 133
suid 516,0
)
)
uid 26320,0
)
*912 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_ti"
t "std_logic"
o 134
suid 517,0
)
)
uid 26322,0
)
*913 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda_tx_i"
t "std_logic"
o 135
suid 518,0
)
)
uid 26324,0
)
*914 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_clks_top_i"
t "std_logic_vector"
b "(7 downto 0)"
o 125
suid 520,0
)
)
uid 26737,0
)
*915 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst156"
t "std_logic"
o 16
suid 523,0
)
)
uid 30021,0
)
*916 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tlu_trig"
t "std_logic"
o 125
suid 524,0
)
)
uid 30444,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1259,0
optionalChildren [
*917 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *918 (MRCItem
litem &779
pos 125
dimension 20
)
uid 1261,0
optionalChildren [
*919 (MRCItem
litem &780
pos 0
dimension 20
uid 1262,0
)
*920 (MRCItem
litem &781
pos 1
dimension 23
uid 1263,0
)
*921 (MRCItem
litem &782
pos 2
hidden 1
dimension 20
uid 1264,0
)
*922 (MRCItem
litem &792
pos 1
dimension 20
uid 1190,0
)
*923 (MRCItem
litem &793
pos 2
dimension 20
uid 1192,0
)
*924 (MRCItem
litem &794
pos 3
dimension 20
uid 1228,0
)
*925 (MRCItem
litem &795
pos 4
dimension 20
uid 1230,0
)
*926 (MRCItem
litem &796
pos 5
dimension 20
uid 2159,0
)
*927 (MRCItem
litem &797
pos 6
dimension 20
uid 2177,0
)
*928 (MRCItem
litem &798
pos 7
dimension 20
uid 2479,0
)
*929 (MRCItem
litem &799
pos 8
dimension 20
uid 2481,0
)
*930 (MRCItem
litem &800
pos 9
dimension 20
uid 2483,0
)
*931 (MRCItem
litem &801
pos 10
dimension 20
uid 2485,0
)
*932 (MRCItem
litem &802
pos 11
dimension 20
uid 2487,0
)
*933 (MRCItem
litem &803
pos 12
dimension 20
uid 2493,0
)
*934 (MRCItem
litem &804
pos 13
dimension 20
uid 2495,0
)
*935 (MRCItem
litem &805
pos 14
dimension 20
uid 2497,0
)
*936 (MRCItem
litem &806
pos 15
dimension 20
uid 2499,0
)
*937 (MRCItem
litem &807
pos 16
dimension 20
uid 2501,0
)
*938 (MRCItem
litem &808
pos 17
dimension 20
uid 2650,0
)
*939 (MRCItem
litem &809
pos 18
dimension 20
uid 2913,0
)
*940 (MRCItem
litem &810
pos 19
dimension 20
uid 2927,0
)
*941 (MRCItem
litem &811
pos 20
dimension 20
uid 2929,0
)
*942 (MRCItem
litem &812
pos 21
dimension 20
uid 2931,0
)
*943 (MRCItem
litem &813
pos 22
dimension 20
uid 2933,0
)
*944 (MRCItem
litem &814
pos 23
dimension 20
uid 2935,0
)
*945 (MRCItem
litem &815
pos 24
dimension 20
uid 2971,0
)
*946 (MRCItem
litem &816
pos 25
dimension 20
uid 2973,0
)
*947 (MRCItem
litem &817
pos 26
dimension 20
uid 2975,0
)
*948 (MRCItem
litem &818
pos 27
dimension 20
uid 2977,0
)
*949 (MRCItem
litem &819
pos 28
dimension 20
uid 2979,0
)
*950 (MRCItem
litem &820
pos 29
dimension 20
uid 3311,0
)
*951 (MRCItem
litem &821
pos 30
dimension 20
uid 3315,0
)
*952 (MRCItem
litem &822
pos 31
dimension 20
uid 5563,0
)
*953 (MRCItem
litem &823
pos 32
dimension 20
uid 5587,0
)
*954 (MRCItem
litem &824
pos 33
dimension 20
uid 6059,0
)
*955 (MRCItem
litem &825
pos 34
dimension 20
uid 6424,0
)
*956 (MRCItem
litem &826
pos 35
dimension 20
uid 6632,0
)
*957 (MRCItem
litem &827
pos 36
dimension 20
uid 7251,0
)
*958 (MRCItem
litem &828
pos 37
dimension 20
uid 7702,0
)
*959 (MRCItem
litem &829
pos 38
dimension 20
uid 8046,0
)
*960 (MRCItem
litem &830
pos 39
dimension 20
uid 8048,0
)
*961 (MRCItem
litem &831
pos 40
dimension 20
uid 8050,0
)
*962 (MRCItem
litem &832
pos 41
dimension 20
uid 8052,0
)
*963 (MRCItem
litem &833
pos 42
dimension 20
uid 8054,0
)
*964 (MRCItem
litem &834
pos 43
dimension 20
uid 8056,0
)
*965 (MRCItem
litem &835
pos 44
dimension 20
uid 8058,0
)
*966 (MRCItem
litem &836
pos 45
dimension 20
uid 8060,0
)
*967 (MRCItem
litem &837
pos 46
dimension 20
uid 8970,0
)
*968 (MRCItem
litem &838
pos 47
dimension 20
uid 8972,0
)
*969 (MRCItem
litem &839
pos 48
dimension 20
uid 8974,0
)
*970 (MRCItem
litem &840
pos 49
dimension 20
uid 8976,0
)
*971 (MRCItem
litem &841
pos 50
dimension 20
uid 8978,0
)
*972 (MRCItem
litem &842
pos 51
dimension 20
uid 11741,0
)
*973 (MRCItem
litem &843
pos 52
dimension 20
uid 11743,0
)
*974 (MRCItem
litem &844
pos 53
dimension 20
uid 11745,0
)
*975 (MRCItem
litem &845
pos 54
dimension 20
uid 11747,0
)
*976 (MRCItem
litem &846
pos 55
dimension 20
uid 11749,0
)
*977 (MRCItem
litem &847
pos 56
dimension 20
uid 11751,0
)
*978 (MRCItem
litem &848
pos 57
dimension 20
uid 11753,0
)
*979 (MRCItem
litem &849
pos 58
dimension 20
uid 11755,0
)
*980 (MRCItem
litem &850
pos 59
dimension 20
uid 11776,0
)
*981 (MRCItem
litem &851
pos 60
dimension 20
uid 11944,0
)
*982 (MRCItem
litem &852
pos 61
dimension 20
uid 11946,0
)
*983 (MRCItem
litem &853
pos 62
dimension 20
uid 14446,0
)
*984 (MRCItem
litem &854
pos 63
dimension 20
uid 14479,0
)
*985 (MRCItem
litem &855
pos 64
dimension 20
uid 14934,0
)
*986 (MRCItem
litem &856
pos 65
dimension 20
uid 15472,0
)
*987 (MRCItem
litem &857
pos 66
dimension 20
uid 16184,0
)
*988 (MRCItem
litem &858
pos 67
dimension 20
uid 16186,0
)
*989 (MRCItem
litem &859
pos 68
dimension 20
uid 16188,0
)
*990 (MRCItem
litem &860
pos 69
dimension 20
uid 16292,0
)
*991 (MRCItem
litem &861
pos 70
dimension 20
uid 16456,0
)
*992 (MRCItem
litem &862
pos 71
dimension 20
uid 16458,0
)
*993 (MRCItem
litem &863
pos 72
dimension 20
uid 16460,0
)
*994 (MRCItem
litem &864
pos 73
dimension 20
uid 16462,0
)
*995 (MRCItem
litem &865
pos 74
dimension 20
uid 16464,0
)
*996 (MRCItem
litem &866
pos 75
dimension 20
uid 16466,0
)
*997 (MRCItem
litem &867
pos 76
dimension 20
uid 16468,0
)
*998 (MRCItem
litem &868
pos 77
dimension 20
uid 19836,0
)
*999 (MRCItem
litem &869
pos 78
dimension 20
uid 21197,0
)
*1000 (MRCItem
litem &870
pos 0
dimension 20
uid 21209,0
)
*1001 (MRCItem
litem &871
pos 79
dimension 20
uid 21211,0
)
*1002 (MRCItem
litem &872
pos 80
dimension 20
uid 21213,0
)
*1003 (MRCItem
litem &873
pos 81
dimension 20
uid 21215,0
)
*1004 (MRCItem
litem &874
pos 82
dimension 20
uid 21223,0
)
*1005 (MRCItem
litem &875
pos 83
dimension 20
uid 21227,0
)
*1006 (MRCItem
litem &876
pos 84
dimension 20
uid 21229,0
)
*1007 (MRCItem
litem &877
pos 85
dimension 20
uid 21231,0
)
*1008 (MRCItem
litem &878
pos 86
dimension 20
uid 21233,0
)
*1009 (MRCItem
litem &879
pos 87
dimension 20
uid 21235,0
)
*1010 (MRCItem
litem &880
pos 88
dimension 20
uid 21237,0
)
*1011 (MRCItem
litem &881
pos 89
dimension 20
uid 21239,0
)
*1012 (MRCItem
litem &882
pos 90
dimension 20
uid 21241,0
)
*1013 (MRCItem
litem &883
pos 91
dimension 20
uid 21243,0
)
*1014 (MRCItem
litem &884
pos 92
dimension 20
uid 21249,0
)
*1015 (MRCItem
litem &885
pos 93
dimension 20
uid 21259,0
)
*1016 (MRCItem
litem &886
pos 94
dimension 20
uid 21261,0
)
*1017 (MRCItem
litem &887
pos 95
dimension 20
uid 21263,0
)
*1018 (MRCItem
litem &888
pos 96
dimension 20
uid 21754,0
)
*1019 (MRCItem
litem &889
pos 97
dimension 20
uid 22191,0
)
*1020 (MRCItem
litem &890
pos 98
dimension 20
uid 22193,0
)
*1021 (MRCItem
litem &891
pos 99
dimension 20
uid 24767,0
)
*1022 (MRCItem
litem &892
pos 100
dimension 20
uid 24769,0
)
*1023 (MRCItem
litem &893
pos 101
dimension 20
uid 24771,0
)
*1024 (MRCItem
litem &894
pos 102
dimension 20
uid 24773,0
)
*1025 (MRCItem
litem &895
pos 103
dimension 20
uid 24775,0
)
*1026 (MRCItem
litem &896
pos 104
dimension 20
uid 24777,0
)
*1027 (MRCItem
litem &897
pos 105
dimension 20
uid 24779,0
)
*1028 (MRCItem
litem &898
pos 106
dimension 20
uid 24781,0
)
*1029 (MRCItem
litem &899
pos 107
dimension 20
uid 24783,0
)
*1030 (MRCItem
litem &900
pos 108
dimension 20
uid 24785,0
)
*1031 (MRCItem
litem &901
pos 109
dimension 20
uid 24787,0
)
*1032 (MRCItem
litem &902
pos 110
dimension 20
uid 24789,0
)
*1033 (MRCItem
litem &903
pos 111
dimension 20
uid 24791,0
)
*1034 (MRCItem
litem &904
pos 112
dimension 20
uid 24793,0
)
*1035 (MRCItem
litem &905
pos 113
dimension 20
uid 24795,0
)
*1036 (MRCItem
litem &906
pos 114
dimension 20
uid 25802,0
)
*1037 (MRCItem
litem &907
pos 115
dimension 20
uid 25804,0
)
*1038 (MRCItem
litem &908
pos 116
dimension 20
uid 25806,0
)
*1039 (MRCItem
litem &909
pos 117
dimension 20
uid 26317,0
)
*1040 (MRCItem
litem &910
pos 118
dimension 20
uid 26319,0
)
*1041 (MRCItem
litem &911
pos 119
dimension 20
uid 26321,0
)
*1042 (MRCItem
litem &912
pos 120
dimension 20
uid 26323,0
)
*1043 (MRCItem
litem &913
pos 121
dimension 20
uid 26325,0
)
*1044 (MRCItem
litem &914
pos 122
dimension 20
uid 26738,0
)
*1045 (MRCItem
litem &915
pos 123
dimension 20
uid 30022,0
)
*1046 (MRCItem
litem &916
pos 124
dimension 20
uid 30445,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1265,0
optionalChildren [
*1047 (MRCItem
litem &783
pos 0
dimension 20
uid 1266,0
)
*1048 (MRCItem
litem &785
pos 1
dimension 50
uid 1267,0
)
*1049 (MRCItem
litem &786
pos 2
dimension 100
uid 1268,0
)
*1050 (MRCItem
litem &787
pos 3
dimension 50
uid 1269,0
)
*1051 (MRCItem
litem &788
pos 4
dimension 100
uid 1270,0
)
*1052 (MRCItem
litem &789
pos 5
dimension 100
uid 1271,0
)
*1053 (MRCItem
litem &790
pos 6
dimension 50
uid 1272,0
)
*1054 (MRCItem
litem &791
pos 7
dimension 80
uid 1273,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1260,0
vaOverrides [
]
)
]
)
uid 1245,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1055 (LEmptyRow
)
uid 1275,0
optionalChildren [
*1056 (RefLabelRowHdr
)
*1057 (TitleRowHdr
)
*1058 (FilterRowHdr
)
*1059 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1060 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1061 (GroupColHdr
tm "GroupColHdrMgr"
)
*1062 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1063 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1064 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1065 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1066 (EolColHdr
tm "GenericEolColHdrMgr"
)
*1067 (LogGeneric
generic (GiElement
name "SIM_MODE"
type "integer"
value "0"
)
uid 9,0
)
*1068 (LogGeneric
generic (GiElement
name "HSIO_VER"
type "std_logic_vector(31 downto 0)"
value "x\"00000000\""
)
uid 11,0
)
*1069 (LogGeneric
generic (GiElement
name "STREAMS_EN"
type "integer"
value "16"
)
uid 13,0
)
*1070 (LogGeneric
generic (GiElement
name "HISTOS_EN"
type "integer"
value "16"
)
uid 15,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1287,0
optionalChildren [
*1071 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1072 (MRCItem
litem &1055
pos 4
dimension 20
)
uid 1289,0
optionalChildren [
*1073 (MRCItem
litem &1056
pos 0
dimension 20
uid 1290,0
)
*1074 (MRCItem
litem &1057
pos 1
dimension 23
uid 1291,0
)
*1075 (MRCItem
litem &1058
pos 2
hidden 1
dimension 20
uid 1292,0
)
*1076 (MRCItem
litem &1067
pos 0
dimension 20
uid 10,0
)
*1077 (MRCItem
litem &1068
pos 1
dimension 20
uid 12,0
)
*1078 (MRCItem
litem &1069
pos 2
dimension 20
uid 14,0
)
*1079 (MRCItem
litem &1070
pos 3
dimension 20
uid 16,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1293,0
optionalChildren [
*1080 (MRCItem
litem &1059
pos 0
dimension 20
uid 1294,0
)
*1081 (MRCItem
litem &1061
pos 1
dimension 50
uid 1295,0
)
*1082 (MRCItem
litem &1062
pos 2
dimension 100
uid 1296,0
)
*1083 (MRCItem
litem &1063
pos 3
dimension 100
uid 1297,0
)
*1084 (MRCItem
litem &1064
pos 4
dimension 50
uid 1298,0
)
*1085 (MRCItem
litem &1065
pos 5
dimension 50
uid 1299,0
)
*1086 (MRCItem
litem &1066
pos 6
dimension 80
uid 1300,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1288,0
vaOverrides [
]
)
]
)
uid 1274,0
type 1
)
activeModelName "BlockDiag"
frameCount 3
)
