Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_aes_ctr_top_behav xil_defaultlib.tb_aes_ctr_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.aes_sbox
Compiling module xil_defaultlib.key_expansion_default
Compiling module xil_defaultlib.mix_column_unit
Compiling module xil_defaultlib.aes_round_default
Compiling module xil_defaultlib.aes_core
Compiling module fifo_generator_v13_2_13.fifo_generator_v13_2_13_bhv_ver_...
Compiling module fifo_generator_v13_2_13.fifo_generator_v13_2_13_CONV_VER...
Compiling module fifo_generator_v13_2_13.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.keystream_fifo
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_aes_ctr_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_aes_ctr_top_behav
