# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_reti_logiche.srcs/sources_1/new/10727140.vhd" \
"../../../../project_reti_logiche.srcs/sources_1/new/DeSerializeTransform.vhd" \
"../../../../project_reti_logiche.srcs/sim_1/imports/Reti Logiche/tb_example23.vhd" \

# Do not sort compile order
nosort
