{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609559191500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609559191500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 01 21:46:31 2021 " "Processing started: Fri Jan 01 21:46:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609559191500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559191500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller_test -c sdram_controller_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller_test -c sdram_controller_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559191500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609559191783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609559191783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(44) " "Verilog HDL warning at sdram_write.v(44): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197362 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(45) " "Verilog HDL warning at sdram_write.v(45): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197363 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(46) " "Verilog HDL warning at sdram_write.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197363 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(47) " "Verilog HDL warning at sdram_write.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197363 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_write.v(50) " "Verilog HDL warning at sdram_write.v(50): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../sdram/sdram_write.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609559197364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197364 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(46) " "Verilog HDL warning at sdram_read.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_read.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197365 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(47) " "Verilog HDL warning at sdram_read.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_read.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197365 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(48) " "Verilog HDL warning at sdram_read.v(48): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_read.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197365 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_read.v(49) " "Verilog HDL warning at sdram_read.v(49): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_read.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609559197366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(44) " "Verilog HDL warning at sdram_intialize.v(44): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(45) " "Verilog HDL warning at sdram_intialize.v(45): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(46) " "Verilog HDL warning at sdram_intialize.v(46): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(47) " "Verilog HDL warning at sdram_intialize.v(47): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_intialize.v(50) " "Verilog HDL warning at sdram_intialize.v(50): extended using \"x\" or \"z\"" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_intialize.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_intialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_initalize " "Found entity 1: sdram_initalize" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_intialize.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609559197367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../sdram/sdram_controller.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram/sdram_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609559197369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_test " "Found entity 1: sdram_controller_test" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram_controller_test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609559197370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197370 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" top.vhd(77) " "VHDL syntax error at top.vhd(77) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/top.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197695 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" top.vhd(99) " "VHDL syntax error at top.vhd(99) near text \")\";  expecting \":\", or \",\"" {  } { { "top.vhd" "" { Text "C:/Users/alfon/Downloads/sdram/sdram_test1/top.vhd" 99 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197696 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alfon/Downloads/sdram/sdram_test1/sdram_controller_test.map.smsg " "Generated suppressed messages file C:/Users/alfon/Downloads/sdram/sdram_test1/sdram_controller_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197743 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609559197795 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 01 21:46:37 2021 " "Processing ended: Fri Jan 01 21:46:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609559197795 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609559197795 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609559197795 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559197795 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609559198441 ""}
