Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\Buck_Converter_Control_Wýth_RS232\MCU2.PcbDoc
Date     : 29.02.2024
Time     : 01:53:14

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=3mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.02mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.25mm > 2.54mm) Pad U8-10(161.58mm,71.077mm) on Multi-Layer Actual Hole Size = 3.25mm
Rule Violations :1

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (117.9mm,71.2mm) from Top Layer to Bottom Layer And Via (117.9mm,71.6mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.254mm) Between Via (118.4mm,71.2mm) from Top Layer to Bottom Layer And Via (118.4mm,71.6mm) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Pad C18-2(128mm,91.325mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Pad C21-2(114.975mm,87.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad C22-1(114.22mm,70.3mm) on Top Layer And Pad C22-2(115.1mm,70.3mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Pad C25-2(130.8mm,71.175mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Pad C26-2(144.405mm,91.417mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Pad C27-2(144.405mm,89.333mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Pad C28-2(144.455mm,83.25mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C29-1(145.805mm,81.167mm) on Top Layer And Pad C29-2(144.455mm,81.167mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Pad C30-2(144.455mm,79.083mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Pad C31-2(144.455mm,77mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Pad C32-2(142.6mm,71.175mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Pad C33-2(148mm,92.125mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C34-1(150.85mm,77mm) on Top Layer And Pad C34-2(149.5mm,77mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Pad C35-2(149mm,80.7mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Pad C36-2(152.102mm,80.7mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Pad C37-2(146.65mm,73.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Pad C38-2(155mm,80.7mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R10-1(127.888mm,87.3mm) on Top Layer And Pad R10-2(129.188mm,87.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Pad R11-2(114.95mm,84.9mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Pad R12-2(127.888mm,89.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Pad R13-2(127.375mm,71.127mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Pad R14-2(127.3mm,73.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Pad R15-2(125.375mm,69.977mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Pad R16-2(115.175mm,69mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Pad R17-2(135.75mm,74.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Pad R18-2(155.15mm,94mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Pad R19-2(155.15mm,92.1mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Pad R21-2(144.35mm,93.5mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Pad R22-2(145.65mm,75.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-1(134.047mm,79.174mm) on Top Layer And Pad U5-2(134.547mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-10(138.547mm,79.174mm) on Top Layer And Pad U5-11(139.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-10(138.547mm,79.174mm) on Top Layer And Pad U5-9(138.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-11(139.047mm,79.174mm) on Top Layer And Pad U5-12(139.547mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-13(141.047mm,80.674mm) on Top Layer And Pad U5-14(141.047mm,81.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-14(141.047mm,81.174mm) on Top Layer And Pad U5-15(141.047mm,81.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-15(141.047mm,81.674mm) on Top Layer And Pad U5-16(141.047mm,82.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-16(141.047mm,82.174mm) on Top Layer And Pad U5-17(141.047mm,82.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-17(141.047mm,82.674mm) on Top Layer And Pad U5-18(141.047mm,83.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-18(141.047mm,83.174mm) on Top Layer And Pad U5-19(141.047mm,83.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-19(141.047mm,83.674mm) on Top Layer And Pad U5-20(141.047mm,84.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-2(134.547mm,79.174mm) on Top Layer And Pad U5-3(135.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-20(141.047mm,84.174mm) on Top Layer And Pad U5-21(141.047mm,84.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-21(141.047mm,84.674mm) on Top Layer And Pad U5-22(141.047mm,85.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-22(141.047mm,85.174mm) on Top Layer And Pad U5-23(141.047mm,85.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-23(141.047mm,85.674mm) on Top Layer And Pad U5-24(141.047mm,86.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-25(139.547mm,87.674mm) on Top Layer And Pad U5-26(139.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-26(139.047mm,87.674mm) on Top Layer And Pad U5-27(138.547mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-27(138.547mm,87.674mm) on Top Layer And Pad U5-28(138.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-28(138.047mm,87.674mm) on Top Layer And Pad U5-29(137.547mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-29(137.547mm,87.674mm) on Top Layer And Pad U5-30(137.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-3(135.047mm,79.174mm) on Top Layer And Pad U5-4(135.547mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-30(137.047mm,87.674mm) on Top Layer And Pad U5-31(136.547mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-31(136.547mm,87.674mm) on Top Layer And Pad U5-32(136.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-32(136.047mm,87.674mm) on Top Layer And Pad U5-33(135.547mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-33(135.547mm,87.674mm) on Top Layer And Pad U5-34(135.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-34(135.047mm,87.674mm) on Top Layer And Pad U5-35(134.547mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-35(134.547mm,87.674mm) on Top Layer And Pad U5-36(134.047mm,87.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-37(132.547mm,86.174mm) on Top Layer And Pad U5-38(132.547mm,85.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-38(132.547mm,85.674mm) on Top Layer And Pad U5-39(132.547mm,85.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-39(132.547mm,85.174mm) on Top Layer And Pad U5-40(132.547mm,84.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-4(135.547mm,79.174mm) on Top Layer And Pad U5-5(136.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-40(132.547mm,84.674mm) on Top Layer And Pad U5-41(132.547mm,84.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-41(132.547mm,84.174mm) on Top Layer And Pad U5-42(132.547mm,83.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-42(132.547mm,83.674mm) on Top Layer And Pad U5-43(132.547mm,83.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-43(132.547mm,83.174mm) on Top Layer And Pad U5-44(132.547mm,82.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-44(132.547mm,82.674mm) on Top Layer And Pad U5-45(132.547mm,82.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-45(132.547mm,82.174mm) on Top Layer And Pad U5-46(132.547mm,81.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-46(132.547mm,81.674mm) on Top Layer And Pad U5-47(132.547mm,81.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-47(132.547mm,81.174mm) on Top Layer And Pad U5-48(132.547mm,80.674mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-5(136.047mm,79.174mm) on Top Layer And Pad U5-6(136.547mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-6(136.547mm,79.174mm) on Top Layer And Pad U5-7(137.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-7(137.047mm,79.174mm) on Top Layer And Pad U5-8(137.547mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad U5-8(137.547mm,79.174mm) on Top Layer And Pad U5-9(138.047mm,79.174mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-1(119.34mm,71.06mm) on Top Layer And Pad U7-2(119.34mm,70.56mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-10(122.34mm,71.068mm) on Top Layer And Pad U7-9(122.34mm,70.568mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U7-2(119.34mm,70.56mm) on Top Layer And Pad U7-3(119.34mm,70.06mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-3(119.34mm,70.06mm) on Top Layer And Pad U7-4(119.34mm,69.56mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-4(119.34mm,69.56mm) on Top Layer And Pad U7-5(119.34mm,69.06mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad U7-6(122.34mm,69.068mm) on Top Layer And Pad U7-7(122.34mm,69.568mm) on Top Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-7(122.34mm,69.568mm) on Top Layer And Pad U7-8(122.34mm,70.068mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U7-8(122.34mm,70.068mm) on Top Layer And Pad U7-9(122.34mm,70.568mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
Rule Violations :81

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (118.935mm,71.588mm) on Top Overlay And Pad U7-1(119.34mm,71.06mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Arc (133.408mm,79.164mm) on Top Overlay And Pad U5-1(134.047mm,79.174mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Arc (147.22mm,84.028mm) on Top Overlay And Pad U9-1(147.959mm,84.028mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(117.2mm,74.3mm) on Top Layer And Track (113.425mm,72.675mm)(118.175mm,72.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(117.2mm,74.3mm) on Top Layer And Track (113.425mm,75.925mm)(118.175mm,75.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1-1(117.2mm,74.3mm) on Top Layer And Track (118.175mm,72.675mm)(118.175mm,73.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1-1(117.2mm,74.3mm) on Top Layer And Track (118.175mm,75.55mm)(118.175mm,75.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1-2(114.4mm,74.3mm) on Top Layer And Track (113.425mm,72.675mm)(113.425mm,73.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(114.4mm,74.3mm) on Top Layer And Track (113.425mm,72.675mm)(118.175mm,72.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C1-2(114.4mm,74.3mm) on Top Layer And Track (113.425mm,75.55mm)(113.425mm,75.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(114.4mm,74.3mm) on Top Layer And Track (113.425mm,75.925mm)(118.175mm,75.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Track (127.3mm,90.6mm)(127.3mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Track (127.3mm,92mm)(128.7mm,92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Track (127.3mm,93.4mm)(127.6mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Track (128.4mm,93.4mm)(128.7mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C18-1(128mm,92.675mm) on Top Layer And Track (128.7mm,90.6mm)(128.7mm,93.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(114.3mm,94.3mm) on Top Layer And Track (112.675mm,93.325mm)(112.675mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C19-1(114.3mm,94.3mm) on Top Layer And Track (112.675mm,93.325mm)(113.05mm,93.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C19-1(114.3mm,94.3mm) on Top Layer And Track (115.55mm,93.325mm)(115.925mm,93.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-1(114.3mm,94.3mm) on Top Layer And Track (115.925mm,93.325mm)(115.925mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(114.3mm,97.1mm) on Top Layer And Track (112.675mm,93.325mm)(112.675mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C19-2(114.3mm,97.1mm) on Top Layer And Track (112.675mm,98.075mm)(113.05mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C19-2(114.3mm,97.1mm) on Top Layer And Track (115.55mm,98.075mm)(115.925mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C19-2(114.3mm,97.1mm) on Top Layer And Track (115.925mm,93.325mm)(115.925mm,98.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(114.3mm,92.1mm) on Top Layer And Track (112.675mm,88.325mm)(112.675mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C20-1(114.3mm,92.1mm) on Top Layer And Track (112.675mm,93.075mm)(113.05mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C20-1(114.3mm,92.1mm) on Top Layer And Track (115.55mm,93.075mm)(115.925mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-1(114.3mm,92.1mm) on Top Layer And Track (115.925mm,88.325mm)(115.925mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(114.3mm,89.3mm) on Top Layer And Track (112.675mm,88.325mm)(112.675mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C20-2(114.3mm,89.3mm) on Top Layer And Track (112.675mm,88.325mm)(113.05mm,88.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C20-2(114.3mm,89.3mm) on Top Layer And Track (115.55mm,88.325mm)(115.925mm,88.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C20-2(114.3mm,89.3mm) on Top Layer And Track (115.925mm,88.325mm)(115.925mm,93.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Track (112.9mm,86.6mm)(112.9mm,86.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Track (112.9mm,86.6mm)(115.7mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Track (112.9mm,87.7mm)(112.9mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Track (112.9mm,88mm)(115.7mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-1(113.625mm,87.3mm) on Top Layer And Track (114.3mm,86.6mm)(114.3mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(114.975mm,87.3mm) on Top Layer And Track (112.9mm,86.6mm)(115.7mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C21-2(114.975mm,87.3mm) on Top Layer And Track (112.9mm,88mm)(115.7mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C21-2(114.975mm,87.3mm) on Top Layer And Track (114.3mm,86.6mm)(114.3mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(114.975mm,87.3mm) on Top Layer And Track (115.7mm,86.6mm)(115.7mm,86.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C21-2(114.975mm,87.3mm) on Top Layer And Track (115.7mm,87.7mm)(115.7mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-1(114.22mm,70.3mm) on Top Layer And Track (113.66mm,69.8mm)(113.66mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-1(114.22mm,70.3mm) on Top Layer And Track (113.66mm,69.8mm)(115.66mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-1(114.22mm,70.3mm) on Top Layer And Track (113.66mm,70.6mm)(113.66mm,70.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-1(114.22mm,70.3mm) on Top Layer And Track (113.66mm,70.8mm)(115.66mm,70.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-2(115.1mm,70.3mm) on Top Layer And Track (113.66mm,69.8mm)(115.66mm,69.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad C22-2(115.1mm,70.3mm) on Top Layer And Track (113.66mm,70.8mm)(115.66mm,70.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-2(115.1mm,70.3mm) on Top Layer And Track (115.66mm,69.8mm)(115.66mm,70mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C22-2(115.1mm,70.3mm) on Top Layer And Track (115.66mm,70.6mm)(115.66mm,70.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C23-1(121.9mm,74.282mm) on Top Layer And Track (120.925mm,72.657mm)(120.925mm,73.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(121.9mm,74.282mm) on Top Layer And Track (120.925mm,72.657mm)(125.675mm,72.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C23-1(121.9mm,74.282mm) on Top Layer And Track (120.925mm,75.532mm)(120.925mm,75.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-1(121.9mm,74.282mm) on Top Layer And Track (120.925mm,75.907mm)(125.675mm,75.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(124.7mm,74.282mm) on Top Layer And Track (120.925mm,72.657mm)(125.675mm,72.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C23-2(124.7mm,74.282mm) on Top Layer And Track (120.925mm,75.907mm)(125.675mm,75.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C23-2(124.7mm,74.282mm) on Top Layer And Track (125.675mm,72.657mm)(125.675mm,73.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C23-2(124.7mm,74.282mm) on Top Layer And Track (125.675mm,75.532mm)(125.675mm,75.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Track (130.1mm,69.1mm)(130.1mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Track (130.1mm,69.1mm)(130.4mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Track (130.1mm,70.5mm)(131.5mm,70.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Track (131.2mm,69.1mm)(131.5mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-1(130.8mm,69.825mm) on Top Layer And Track (131.5mm,69.1mm)(131.5mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(130.8mm,71.175mm) on Top Layer And Track (130.1mm,69.1mm)(130.1mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C25-2(130.8mm,71.175mm) on Top Layer And Track (130.1mm,70.5mm)(131.5mm,70.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(130.8mm,71.175mm) on Top Layer And Track (130.1mm,71.9mm)(130.4mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C25-2(130.8mm,71.175mm) on Top Layer And Track (131.2mm,71.9mm)(131.5mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C25-2(130.8mm,71.175mm) on Top Layer And Track (131.5mm,69.1mm)(131.5mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Track (143.68mm,90.717mm)(146.48mm,90.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Track (143.68mm,92.117mm)(146.48mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Track (145.08mm,90.717mm)(145.08mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Track (146.48mm,90.717mm)(146.48mm,91.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-1(145.755mm,91.417mm) on Top Layer And Track (146.48mm,91.817mm)(146.48mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(144.405mm,91.417mm) on Top Layer And Track (143.68mm,90.717mm)(143.68mm,91.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(144.405mm,91.417mm) on Top Layer And Track (143.68mm,90.717mm)(146.48mm,90.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C26-2(144.405mm,91.417mm) on Top Layer And Track (143.68mm,91.817mm)(143.68mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C26-2(144.405mm,91.417mm) on Top Layer And Track (143.68mm,92.117mm)(146.48mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C26-2(144.405mm,91.417mm) on Top Layer And Track (145.08mm,90.717mm)(145.08mm,92.117mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Track (143.68mm,88.633mm)(146.48mm,88.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Track (143.68mm,90.033mm)(146.48mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Track (145.08mm,88.633mm)(145.08mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Track (146.48mm,88.633mm)(146.48mm,88.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-1(145.755mm,89.333mm) on Top Layer And Track (146.48mm,89.733mm)(146.48mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(144.405mm,89.333mm) on Top Layer And Track (143.68mm,88.633mm)(143.68mm,88.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-2(144.405mm,89.333mm) on Top Layer And Track (143.68mm,88.633mm)(146.48mm,88.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C27-2(144.405mm,89.333mm) on Top Layer And Track (143.68mm,89.733mm)(143.68mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C27-2(144.405mm,89.333mm) on Top Layer And Track (143.68mm,90.033mm)(146.48mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C27-2(144.405mm,89.333mm) on Top Layer And Track (145.08mm,88.633mm)(145.08mm,90.033mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Track (143.73mm,82.55mm)(146.53mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Track (143.73mm,83.95mm)(146.53mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Track (145.13mm,82.55mm)(145.13mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Track (146.53mm,82.55mm)(146.53mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-1(145.805mm,83.25mm) on Top Layer And Track (146.53mm,83.65mm)(146.53mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(144.455mm,83.25mm) on Top Layer And Track (143.73mm,82.55mm)(143.73mm,82.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(144.455mm,83.25mm) on Top Layer And Track (143.73mm,82.55mm)(146.53mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C28-2(144.455mm,83.25mm) on Top Layer And Track (143.73mm,83.65mm)(143.73mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C28-2(144.455mm,83.25mm) on Top Layer And Track (143.73mm,83.95mm)(146.53mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C28-2(144.455mm,83.25mm) on Top Layer And Track (145.13mm,82.55mm)(145.13mm,83.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-2(144.455mm,81.167mm) on Top Layer And Track (143.73mm,80.467mm)(143.73mm,80.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(144.455mm,81.167mm) on Top Layer And Track (143.73mm,80.467mm)(146.53mm,80.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C29-2(144.455mm,81.167mm) on Top Layer And Track (143.73mm,81.567mm)(143.73mm,81.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C29-2(144.455mm,81.167mm) on Top Layer And Track (143.73mm,81.867mm)(146.53mm,81.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C29-2(144.455mm,81.167mm) on Top Layer And Track (145.13mm,80.467mm)(145.13mm,81.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Track (143.73mm,78.383mm)(146.53mm,78.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Track (143.73mm,79.783mm)(146.53mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Track (145.13mm,78.383mm)(145.13mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Track (146.53mm,78.383mm)(146.53mm,78.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-1(145.805mm,79.083mm) on Top Layer And Track (146.53mm,79.483mm)(146.53mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(144.455mm,79.083mm) on Top Layer And Track (143.73mm,78.383mm)(143.73mm,78.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-2(144.455mm,79.083mm) on Top Layer And Track (143.73mm,78.383mm)(146.53mm,78.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C30-2(144.455mm,79.083mm) on Top Layer And Track (143.73mm,79.483mm)(143.73mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C30-2(144.455mm,79.083mm) on Top Layer And Track (143.73mm,79.783mm)(146.53mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C30-2(144.455mm,79.083mm) on Top Layer And Track (145.13mm,78.383mm)(145.13mm,79.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Track (143.73mm,76.3mm)(146.53mm,76.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Track (143.73mm,77.7mm)(146.53mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Track (145.13mm,76.3mm)(145.13mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Track (146.53mm,76.3mm)(146.53mm,76.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(145.805mm,77mm) on Top Layer And Track (146.53mm,77.4mm)(146.53mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(144.455mm,77mm) on Top Layer And Track (143.73mm,76.3mm)(143.73mm,76.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C31-2(144.455mm,77mm) on Top Layer And Track (143.73mm,76.3mm)(146.53mm,76.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-2(144.455mm,77mm) on Top Layer And Track (143.73mm,77.4mm)(143.73mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C31-2(144.455mm,77mm) on Top Layer And Track (143.73mm,77.7mm)(146.53mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C31-2(144.455mm,77mm) on Top Layer And Track (145.13mm,76.3mm)(145.13mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Track (141.9mm,69.1mm)(141.9mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Track (141.9mm,69.1mm)(142.2mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Track (141.9mm,70.5mm)(143.3mm,70.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Track (143.3mm,69.1mm)(143.3mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-1(142.6mm,69.825mm) on Top Layer And Track (143mm,69.1mm)(143.3mm,69.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C32-2(142.6mm,71.175mm) on Top Layer And Track (141.9mm,69.1mm)(141.9mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C32-2(142.6mm,71.175mm) on Top Layer And Track (141.9mm,70.5mm)(143.3mm,70.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(142.6mm,71.175mm) on Top Layer And Track (141.9mm,71.9mm)(142.2mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C32-2(142.6mm,71.175mm) on Top Layer And Track (143.3mm,69.1mm)(143.3mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C32-2(142.6mm,71.175mm) on Top Layer And Track (143mm,71.9mm)(143.3mm,71.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Track (147.3mm,91.4mm)(147.3mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Track (147.3mm,92.8mm)(148.7mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Track (147.3mm,94.2mm)(147.6mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Track (148.4mm,94.2mm)(148.7mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C33-1(148mm,93.475mm) on Top Layer And Track (148.7mm,91.4mm)(148.7mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C33-2(148mm,92.125mm) on Top Layer And Track (147.3mm,91.4mm)(147.3mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(148mm,92.125mm) on Top Layer And Track (147.3mm,91.4mm)(147.6mm,91.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33-2(148mm,92.125mm) on Top Layer And Track (147.3mm,92.8mm)(148.7mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C33-2(148mm,92.125mm) on Top Layer And Track (148.4mm,91.4mm)(148.7mm,91.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C33-2(148mm,92.125mm) on Top Layer And Track (148.7mm,91.4mm)(148.7mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(149.5mm,77mm) on Top Layer And Track (148.775mm,76.3mm)(148.775mm,76.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C34-2(149.5mm,77mm) on Top Layer And Track (148.775mm,76.3mm)(151.575mm,76.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(149.5mm,77mm) on Top Layer And Track (148.775mm,77.4mm)(148.775mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C34-2(149.5mm,77mm) on Top Layer And Track (148.775mm,77.7mm)(151.575mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34-2(149.5mm,77mm) on Top Layer And Track (150.175mm,76.3mm)(150.175mm,77.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Track (148.3mm,78.625mm)(148.3mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Track (148.3mm,78.625mm)(148.6mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Track (148.3mm,80.025mm)(149.7mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Track (149.4mm,78.625mm)(149.7mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C35-1(149mm,79.35mm) on Top Layer And Track (149.7mm,78.625mm)(149.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C35-2(149mm,80.7mm) on Top Layer And Track (148.3mm,78.625mm)(148.3mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C35-2(149mm,80.7mm) on Top Layer And Track (148.3mm,80.025mm)(149.7mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-2(149mm,80.7mm) on Top Layer And Track (148.3mm,81.425mm)(148.6mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C35-2(149mm,80.7mm) on Top Layer And Track (149.4mm,81.425mm)(149.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C35-2(149mm,80.7mm) on Top Layer And Track (149.7mm,78.625mm)(149.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Track (151.402mm,78.625mm)(151.402mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Track (151.402mm,78.625mm)(151.702mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Track (151.402mm,80.025mm)(152.802mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Track (152.502mm,78.625mm)(152.802mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C36-1(152.102mm,79.35mm) on Top Layer And Track (152.802mm,78.625mm)(152.802mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C36-2(152.102mm,80.7mm) on Top Layer And Track (151.402mm,78.625mm)(151.402mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C36-2(152.102mm,80.7mm) on Top Layer And Track (151.402mm,80.025mm)(152.802mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-2(152.102mm,80.7mm) on Top Layer And Track (151.402mm,81.425mm)(151.702mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C36-2(152.102mm,80.7mm) on Top Layer And Track (152.502mm,81.425mm)(152.802mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C36-2(152.102mm,80.7mm) on Top Layer And Track (152.802mm,78.625mm)(152.802mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Track (145.925mm,72.8mm)(148.725mm,72.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Track (145.925mm,74.2mm)(148.725mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Track (147.325mm,72.8mm)(147.325mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Track (148.725mm,72.8mm)(148.725mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-1(148mm,73.5mm) on Top Layer And Track (148.725mm,73.9mm)(148.725mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-2(146.65mm,73.5mm) on Top Layer And Track (145.925mm,72.8mm)(145.925mm,73.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C37-2(146.65mm,73.5mm) on Top Layer And Track (145.925mm,72.8mm)(148.725mm,72.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C37-2(146.65mm,73.5mm) on Top Layer And Track (145.925mm,73.9mm)(145.925mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C37-2(146.65mm,73.5mm) on Top Layer And Track (145.925mm,74.2mm)(148.725mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C37-2(146.65mm,73.5mm) on Top Layer And Track (147.325mm,72.8mm)(147.325mm,74.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Track (154.3mm,78.625mm)(154.3mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Track (154.3mm,78.625mm)(154.6mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Track (154.3mm,80.025mm)(155.7mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Track (155.4mm,78.625mm)(155.7mm,78.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C38-1(155mm,79.35mm) on Top Layer And Track (155.7mm,78.625mm)(155.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C38-2(155mm,80.7mm) on Top Layer And Track (154.3mm,78.625mm)(154.3mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C38-2(155mm,80.7mm) on Top Layer And Track (154.3mm,80.025mm)(155.7mm,80.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-2(155mm,80.7mm) on Top Layer And Track (154.3mm,81.425mm)(154.6mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C38-2(155mm,80.7mm) on Top Layer And Track (155.4mm,81.425mm)(155.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad C38-2(155mm,80.7mm) on Top Layer And Track (155.7mm,78.625mm)(155.7mm,81.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D2-1(138.05mm,93.2mm) on Top Layer And Track (137.225mm,92.3mm)(137.225mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(138.05mm,93.2mm) on Top Layer And Track (137.225mm,92.3mm)(140.625mm,92.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D2-1(138.05mm,93.2mm) on Top Layer And Track (137.225mm,93.9mm)(137.225mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(138.05mm,93.2mm) on Top Layer And Track (137.225mm,94.1mm)(140.625mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-1(138.05mm,93.2mm) on Top Layer And Track (138.925mm,92.3mm)(138.925mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(139.8mm,93.2mm) on Top Layer And Track (137.225mm,92.3mm)(140.625mm,92.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(139.8mm,93.2mm) on Top Layer And Track (137.225mm,94.1mm)(140.625mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad D2-2(139.8mm,93.2mm) on Top Layer And Track (138.925mm,92.3mm)(138.925mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D2-2(139.8mm,93.2mm) on Top Layer And Track (140.625mm,92.3mm)(140.625mm,92.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad D2-2(139.8mm,93.2mm) on Top Layer And Track (140.625mm,93.9mm)(140.625mm,94.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(123.6mm,95.804mm) on Top Layer And Track (120.2mm,92.804mm)(122.4mm,92.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-1(123.6mm,95.804mm) on Top Layer And Track (120.2mm,98.804mm)(122.4mm,98.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(119mm,95.804mm) on Top Layer And Text "U6" (117.45mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(119mm,95.804mm) on Top Layer And Track (120.2mm,92.804mm)(122.4mm,92.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L2-2(119mm,95.804mm) on Top Layer And Track (120.2mm,98.804mm)(122.4mm,98.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L3-1(118mm,80.8mm) on Top Layer And Track (116.7mm,76.7mm)(124.9mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L3-1(118mm,80.8mm) on Top Layer And Track (116.7mm,84.9mm)(124.9mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L3-2(123.6mm,80.8mm) on Top Layer And Track (116.7mm,76.7mm)(124.9mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad L3-2(123.6mm,80.8mm) on Top Layer And Track (116.7mm,84.9mm)(124.9mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-1(127.888mm,87.3mm) on Top Layer And Track (127.268mm,86.6mm)(129.808mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(129.188mm,87.3mm) on Top Layer And Track (127.268mm,86.6mm)(129.808mm,86.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(129.188mm,87.3mm) on Top Layer And Track (127.268mm,88mm)(129.808mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10-2(129.188mm,87.3mm) on Top Layer And Track (128.538mm,86.6mm)(128.538mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(129.188mm,87.3mm) on Top Layer And Track (129.808mm,86.6mm)(129.808mm,86.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R10-2(129.188mm,87.3mm) on Top Layer And Track (129.808mm,87.808mm)(129.808mm,88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Track (113.03mm,84.2mm)(113.03mm,84.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Track (113.03mm,84.2mm)(115.57mm,84.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Track (113.03mm,85.408mm)(113.03mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Track (113.03mm,85.6mm)(115.57mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-1(113.65mm,84.9mm) on Top Layer And Track (114.3mm,84.2mm)(114.3mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(114.95mm,84.9mm) on Top Layer And Track (113.03mm,84.2mm)(115.57mm,84.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(114.95mm,84.9mm) on Top Layer And Track (113.03mm,85.6mm)(115.57mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11-2(114.95mm,84.9mm) on Top Layer And Track (114.3mm,84.2mm)(114.3mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(114.95mm,84.9mm) on Top Layer And Track (115.57mm,84.2mm)(115.57mm,84.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R11-2(114.95mm,84.9mm) on Top Layer And Track (115.57mm,85.408mm)(115.57mm,85.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Track (127.268mm,88.6mm)(129.808mm,88.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Track (127.268mm,90mm)(129.808mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Track (128.538mm,88.6mm)(128.538mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Track (129.808mm,88.6mm)(129.808mm,88.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-1(129.188mm,89.3mm) on Top Layer And Track (129.808mm,89.808mm)(129.808mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(127.888mm,89.3mm) on Top Layer And Track (127.268mm,88.6mm)(127.268mm,88.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(127.888mm,89.3mm) on Top Layer And Track (127.268mm,88.6mm)(129.808mm,88.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R12-2(127.888mm,89.3mm) on Top Layer And Track (127.268mm,89.808mm)(127.268mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(127.888mm,89.3mm) on Top Layer And Track (127.268mm,90mm)(129.808mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R12-2(127.888mm,89.3mm) on Top Layer And Track (128.538mm,88.6mm)(128.538mm,90mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Track (126.867mm,69.409mm)(126.867mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Track (126.867mm,69.409mm)(126.994mm,69.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Track (126.867mm,70.552mm)(127.883mm,70.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Track (127.756mm,69.409mm)(127.883mm,69.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-1(127.375mm,69.977mm) on Top Layer And Track (127.883mm,69.409mm)(127.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(127.375mm,71.127mm) on Top Layer And Track (126.867mm,69.409mm)(126.867mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R13-2(127.375mm,71.127mm) on Top Layer And Track (126.867mm,70.552mm)(127.883mm,70.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-2(127.375mm,71.127mm) on Top Layer And Track (126.867mm,71.695mm)(126.994mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R13-2(127.375mm,71.127mm) on Top Layer And Track (127.756mm,71.695mm)(127.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R13-2(127.375mm,71.127mm) on Top Layer And Track (127.883mm,69.409mm)(127.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Track (126.792mm,72.657mm)(126.792mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Track (126.792mm,73.8mm)(127.808mm,73.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Track (126.792mm,74.943mm)(126.919mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Track (127.681mm,74.943mm)(127.808mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-1(127.3mm,74.375mm) on Top Layer And Track (127.808mm,72.657mm)(127.808mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-2(127.3mm,73.225mm) on Top Layer And Track (126.792mm,72.657mm)(126.792mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-2(127.3mm,73.225mm) on Top Layer And Track (126.792mm,72.657mm)(126.919mm,72.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R14-2(127.3mm,73.225mm) on Top Layer And Track (126.792mm,73.8mm)(127.808mm,73.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R14-2(127.3mm,73.225mm) on Top Layer And Track (127.681mm,72.657mm)(127.808mm,72.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R14-2(127.3mm,73.225mm) on Top Layer And Track (127.808mm,72.657mm)(127.808mm,74.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Track (124.867mm,69.409mm)(124.867mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Track (124.867mm,70.552mm)(125.883mm,70.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Track (124.867mm,71.695mm)(124.994mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Track (125.756mm,71.695mm)(125.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R15-1(125.375mm,71.127mm) on Top Layer And Track (125.883mm,69.409mm)(125.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R15-2(125.375mm,69.977mm) on Top Layer And Track (124.867mm,69.409mm)(124.867mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R15-2(125.375mm,69.977mm) on Top Layer And Track (124.867mm,69.409mm)(124.994mm,69.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R15-2(125.375mm,69.977mm) on Top Layer And Track (124.867mm,70.552mm)(125.883mm,70.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R15-2(125.375mm,69.977mm) on Top Layer And Track (125.756mm,69.409mm)(125.883mm,69.409mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R15-2(125.375mm,69.977mm) on Top Layer And Track (125.883mm,69.409mm)(125.883mm,71.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Track (113.457mm,68.492mm)(113.457mm,68.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Track (113.457mm,68.492mm)(115.743mm,68.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Track (113.457mm,69.381mm)(113.457mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Track (113.457mm,69.508mm)(115.743mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-1(114.025mm,69mm) on Top Layer And Track (114.6mm,68.492mm)(114.6mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-2(115.175mm,69mm) on Top Layer And Track (113.457mm,68.492mm)(115.743mm,68.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad R16-2(115.175mm,69mm) on Top Layer And Track (113.457mm,69.508mm)(115.743mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad R16-2(115.175mm,69mm) on Top Layer And Track (114.6mm,68.492mm)(114.6mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R16-2(115.175mm,69mm) on Top Layer And Track (115.743mm,68.492mm)(115.743mm,68.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R16-2(115.175mm,69mm) on Top Layer And Track (115.743mm,69.381mm)(115.743mm,69.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Track (135.13mm,73.8mm)(137.67mm,73.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Track (135.13mm,75.2mm)(137.67mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Track (136.4mm,73.8mm)(136.4mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Track (137.67mm,73.8mm)(137.67mm,73.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-1(137.05mm,74.5mm) on Top Layer And Track (137.67mm,75.008mm)(137.67mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(135.75mm,74.5mm) on Top Layer And Track (135.13mm,73.8mm)(135.13mm,73.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(135.75mm,74.5mm) on Top Layer And Track (135.13mm,73.8mm)(137.67mm,73.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R17-2(135.75mm,74.5mm) on Top Layer And Track (135.13mm,75.008mm)(135.13mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(135.75mm,74.5mm) on Top Layer And Track (135.13mm,75.2mm)(137.67mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R17-2(135.75mm,74.5mm) on Top Layer And Track (136.4mm,73.8mm)(136.4mm,75.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Track (153.23mm,93.3mm)(153.23mm,93.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Track (153.23mm,93.3mm)(155.77mm,93.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Track (153.23mm,94.508mm)(153.23mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Track (153.23mm,94.7mm)(155.77mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-1(153.85mm,94mm) on Top Layer And Track (154.5mm,93.3mm)(154.5mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(155.15mm,94mm) on Top Layer And Track (153.23mm,93.3mm)(155.77mm,93.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(155.15mm,94mm) on Top Layer And Track (153.23mm,94.7mm)(155.77mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R18-2(155.15mm,94mm) on Top Layer And Track (154.5mm,93.3mm)(154.5mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(155.15mm,94mm) on Top Layer And Track (155.77mm,93.3mm)(155.77mm,93.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R18-2(155.15mm,94mm) on Top Layer And Track (155.77mm,94.508mm)(155.77mm,94.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Track (153.23mm,91.4mm)(153.23mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Track (153.23mm,91.4mm)(155.77mm,91.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Track (153.23mm,92.608mm)(153.23mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Track (153.23mm,92.8mm)(155.77mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-1(153.85mm,92.1mm) on Top Layer And Track (154.5mm,91.4mm)(154.5mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(155.15mm,92.1mm) on Top Layer And Track (153.23mm,91.4mm)(155.77mm,91.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(155.15mm,92.1mm) on Top Layer And Track (153.23mm,92.8mm)(155.77mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R19-2(155.15mm,92.1mm) on Top Layer And Track (154.5mm,91.4mm)(154.5mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(155.15mm,92.1mm) on Top Layer And Track (155.77mm,91.4mm)(155.77mm,91.592mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R19-2(155.15mm,92.1mm) on Top Layer And Track (155.77mm,92.608mm)(155.77mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Track (143.73mm,92.8mm)(146.27mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Track (143.73mm,94.2mm)(146.27mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Track (145mm,92.8mm)(145mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Track (146.27mm,92.8mm)(146.27mm,92.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-1(145.65mm,93.5mm) on Top Layer And Track (146.27mm,94.008mm)(146.27mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(144.35mm,93.5mm) on Top Layer And Track (143.73mm,92.8mm)(143.73mm,92.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(144.35mm,93.5mm) on Top Layer And Track (143.73mm,92.8mm)(146.27mm,92.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R21-2(144.35mm,93.5mm) on Top Layer And Track (143.73mm,94.008mm)(143.73mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(144.35mm,93.5mm) on Top Layer And Track (143.73mm,94.2mm)(146.27mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R21-2(144.35mm,93.5mm) on Top Layer And Track (145mm,92.8mm)(145mm,94.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Track (143.73mm,74.6mm)(143.73mm,74.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Track (143.73mm,74.6mm)(146.27mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Track (143.73mm,75.808mm)(143.73mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Track (143.73mm,76mm)(146.27mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-1(144.35mm,75.3mm) on Top Layer And Track (145mm,74.6mm)(145mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(145.65mm,75.3mm) on Top Layer And Track (143.73mm,74.6mm)(146.27mm,74.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(145.65mm,75.3mm) on Top Layer And Track (143.73mm,76mm)(146.27mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R22-2(145.65mm,75.3mm) on Top Layer And Track (145mm,74.6mm)(145mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(145.65mm,75.3mm) on Top Layer And Track (146.27mm,74.6mm)(146.27mm,74.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad R22-2(145.65mm,75.3mm) on Top Layer And Track (146.27mm,75.808mm)(146.27mm,76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad SW3-1(145.3mm,70.2mm) on Top Layer And Track (145.5mm,68.7mm)(145.5mm,69.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad SW3-1(145.3mm,70.2mm) on Top Layer And Track (145.5mm,71.331mm)(145.5mm,71.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad SW3-2(149.7mm,70.2mm) on Top Layer And Track (149.5mm,68.7mm)(149.5mm,69.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad SW3-2(149.7mm,70.2mm) on Top Layer And Track (149.5mm,71.331mm)(149.5mm,71.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-1(134.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-10(138.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-11(139.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-12(139.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-13(141.047mm,80.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-14(141.047mm,81.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad U5-15(141.047mm,81.674mm) on Top Layer And Text "C29" (141.934mm,81.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-15(141.047mm,81.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad U5-16(141.047mm,82.174mm) on Top Layer And Text "C29" (141.934mm,81.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-16(141.047mm,82.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-17(141.047mm,82.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-18(141.047mm,83.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U5-19(141.047mm,83.674mm) on Top Layer And Text "C28" (141.934mm,83.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-19(141.047mm,83.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-2(134.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad U5-20(141.047mm,84.174mm) on Top Layer And Text "C28" (141.934mm,83.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-20(141.047mm,84.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-21(141.047mm,84.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-22(141.047mm,85.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-23(141.047mm,85.674mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad U5-24(141.047mm,86.174mm) on Top Layer And Track (140.099mm,80.109mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-25(139.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-26(139.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-27(138.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-28(138.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-29(137.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-3(135.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-30(137.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-31(136.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-32(136.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-33(135.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-34(135.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad U5-35(134.547mm,87.674mm) on Top Layer And Track (133.47mm,86.764mm)(134.232mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-35(134.547mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-36(134.047mm,87.674mm) on Top Layer And Track (133.47mm,86.764mm)(134.232mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad U5-36(134.047mm,87.674mm) on Top Layer And Track (133.901mm,86.764mm)(140.099mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-37(132.547mm,86.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-38(132.547mm,85.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-39(132.547mm,85.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-4(135.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-40(132.547mm,84.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-41(132.547mm,84.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-42(132.547mm,83.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-43(132.547mm,83.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-44(132.547mm,82.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-45(132.547mm,82.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-46(132.547mm,81.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-47(132.547mm,81.174mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad U5-48(132.547mm,80.674mm) on Top Layer And Track (133.47mm,80.109mm)(133.47mm,86.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-5(136.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-6(136.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-7(137.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-8(137.547mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U5-9(138.047mm,79.174mm) on Top Layer And Track (133.47mm,80.109mm)(140.099mm,80.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U6-1(118.55mm,91.11mm) on Top Layer And Track (119.95mm,86.81mm)(119.95mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U6-2(118.57mm,89.833mm) on Top Layer And Track (119.95mm,86.81mm)(119.95mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U6-3(118.57mm,88.563mm) on Top Layer And Track (119.95mm,86.81mm)(119.95mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U6-4(118.57mm,87.293mm) on Top Layer And Track (119.95mm,86.81mm)(119.95mm,87.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U6-4(118.57mm,87.293mm) on Top Layer And Track (119.95mm,86.81mm)(119.95mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U6-5(124.3mm,87.3mm) on Top Layer And Track (122.925mm,86.81mm)(122.925mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U6-6(124.3mm,88.57mm) on Top Layer And Track (122.925mm,86.81mm)(122.925mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U6-7(124.3mm,89.84mm) on Top Layer And Track (122.925mm,86.81mm)(122.925mm,91.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad U7-1(119.34mm,71.06mm) on Top Layer And Track (119.341mm,71.409mm)(119.341mm,71.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad U7-5(119.34mm,69.06mm) on Top Layer And Track (119.341mm,68.56mm)(119.341mm,68.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-6(122.34mm,69.068mm) on Top Layer And Track (122.341mm,68.56mm)(122.341mm,68.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-1(147.959mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-10(155.579mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-11(154.309mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-12(153.039mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-13(151.769mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-14(150.499mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-15(149.229mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-16(147.959mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-2(149.229mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-3(150.499mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-4(151.769mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-5(153.039mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-6(154.309mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-7(155.579mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-8(156.849mm,84.028mm) on Top Layer And Track (147.378mm,85.276mm)(157.43mm,85.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U9-9(156.849mm,89.566mm) on Top Layer And Track (147.378mm,88.318mm)(157.43mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y2-1(139.85mm,70.5mm) on Top Layer And Track (140.7mm,68.15mm)(140.7mm,68.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y2-1(139.85mm,70.5mm) on Top Layer And Track (140.7mm,72.3mm)(140.7mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y2-2(133.35mm,70.5mm) on Top Layer And Track (132.5mm,68.15mm)(132.5mm,68.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y2-2(133.35mm,70.5mm) on Top Layer And Track (132.5mm,72.3mm)(132.5mm,72.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :412

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C37" (147.134mm,74.75mm) on Top Overlay And Text "R22" (148.166mm,75.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "L3" (120.083mm,85.25mm) on Top Overlay And Track (116.7mm,84.9mm)(124.9mm,84.9mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "R16" (111.875mm,68.75mm) on Top Overlay And Track (113.457mm,69.381mm)(113.457mm,69.508mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (160mm,93mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02