$comment
	File created using the following command:
		vcd file seq_comparator.msim.vcd -direction
$end
$date
	Thu Feb 13 10:27:09 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module seq_comparator_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " swA [7:0] $end
$var reg 8 # swB [7:0] $end
$var wire 1 $ comparator [1] $end
$var wire 1 % comparator [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - clk~input_o $end
$var wire 1 . clk~inputCLKENA0_outclk $end
$var wire 1 / swB[5]~input_o $end
$var wire 1 0 B|Q[5]~feeder_combout $end
$var wire 1 1 swA[5]~input_o $end
$var wire 1 2 swB[7]~input_o $end
$var wire 1 3 swB[6]~input_o $end
$var wire 1 4 swA[6]~input_o $end
$var wire 1 5 swA[7]~input_o $end
$var wire 1 6 inst2|LPM_COMPARE_component|auto_generated|aeb_int~0_combout $end
$var wire 1 7 swA[1]~input_o $end
$var wire 1 8 swB[1]~input_o $end
$var wire 1 9 swA[0]~input_o $end
$var wire 1 : swB[0]~input_o $end
$var wire 1 ; swA[3]~input_o $end
$var wire 1 < A|Q[3]~feeder_combout $end
$var wire 1 = swB[3]~input_o $end
$var wire 1 > B|Q[3]~feeder_combout $end
$var wire 1 ? swA[2]~input_o $end
$var wire 1 @ swB[2]~input_o $end
$var wire 1 A inst2|LPM_COMPARE_component|auto_generated|aeb_int~1_combout $end
$var wire 1 B inst2|LPM_COMPARE_component|auto_generated|aeb_int~2_combout $end
$var wire 1 C inst2|LPM_COMPARE_component|auto_generated|op_1~0_combout $end
$var wire 1 D inst2|LPM_COMPARE_component|auto_generated|op_1~1_combout $end
$var wire 1 E swB[4]~input_o $end
$var wire 1 F swA[4]~input_o $end
$var wire 1 G inst2|LPM_COMPARE_component|auto_generated|op_1~2_combout $end
$var wire 1 H inst2|LPM_COMPARE_component|auto_generated|agb~combout $end
$var wire 1 I inst2|LPM_COMPARE_component|auto_generated|op_1~3_combout $end
$var wire 1 J A|Q [7] $end
$var wire 1 K A|Q [6] $end
$var wire 1 L A|Q [5] $end
$var wire 1 M A|Q [4] $end
$var wire 1 N A|Q [3] $end
$var wire 1 O A|Q [2] $end
$var wire 1 P A|Q [1] $end
$var wire 1 Q A|Q [0] $end
$var wire 1 R B|Q [7] $end
$var wire 1 S B|Q [6] $end
$var wire 1 T B|Q [5] $end
$var wire 1 U B|Q [4] $end
$var wire 1 V B|Q [3] $end
$var wire 1 W B|Q [2] $end
$var wire 1 X B|Q [1] $end
$var wire 1 Y B|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b11111111 "
b0 #
0%
0$
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
11
02
03
14
15
16
17
08
19
0:
1;
1<
0=
0>
1?
0@
1A
1B
0C
0D
0E
1F
0G
1H
0I
0Q
0P
0O
0N
0M
0L
0K
0J
0Y
0X
0W
0V
0U
0T
0S
0R
$end
#20000
1!
1-
1.
1M
1O
1N
1Q
1P
1J
1K
1L
06
0B
0A
0H
1$
#80000
0!
0-
0.
#140000
1!
1-
1.
#220000
0!
0-
0.
#280000
1!
1-
1.
#320000
0!
0-
0.
#380000
1!
1-
1.
#400000
b10000000 #
b11000000 #
b11100000 #
b11110000 #
b11111000 #
b11111100 #
b11111110 #
b11111111 #
1:
18
1@
1=
1E
1/
13
12
10
1>
#440000
0!
0-
0.
#500000
1!
1-
1.
1U
1W
1V
1Y
1X
1S
1R
1T
16
1A
1B
1H
0$
#580000
0!
0-
0.
#640000
1!
1-
1.
#700000
0!
0-
0.
#740000
b1111111 "
b111111 "
b11111 "
b1111 "
b111 "
b11 "
b1 "
b0 "
09
07
0?
0;
0F
01
04
05
0<
#760000
1!
1-
1.
0M
0O
0N
0Q
0P
0J
0K
0L
1G
06
1C
0B
1D
0A
1I
1%
#840000
0!
0-
0.
#900000
1!
1-
1.
#980000
0!
0-
0.
#1000000
