{
  "module_name": "vpu_boot_api.h",
  "hash_id": "f37222f072dcb994cee198471c7ef5e0414a78efae66734523e457d77bd3ca64",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/ivpu/vpu_boot_api.h",
  "human_readable_source": " \n \n\n#ifndef VPU_BOOT_API_H\n#define VPU_BOOT_API_H\n\n \n\n \n#define VPU_BOOT_API_VER_MAJOR 3\n\n \n#define VPU_BOOT_API_VER_MINOR 12\n\n \n#define VPU_BOOT_API_VER_PATCH 2\n\n \n#define VPU_BOOT_API_VER_INDEX 0\n \n\n#pragma pack(push, 1)\n\n \n#define VPU_FW_HEADER_SIZE    4096\n#define VPU_FW_HEADER_VERSION 0x1\n#define VPU_FW_VERSION_SIZE   32\n#define VPU_FW_API_VER_NUM    16\n\nstruct vpu_firmware_header {\n\tu32 header_version;\n\tu32 image_format;\n\tu64 image_load_address;\n\tu32 image_size;\n\tu64 entry_point;\n\tu8 vpu_version[VPU_FW_VERSION_SIZE];\n\tu32 compression_type;\n\tu64 firmware_version_load_address;\n\tu32 firmware_version_size;\n\tu64 boot_params_load_address;\n\tu32 api_version[VPU_FW_API_VER_NUM];\n\t \n\tu32 runtime_size;\n\tu32 shave_nn_fw_size;\n};\n\n \n\n#define VPU_BOOT_PLL_COUNT     3\n#define VPU_BOOT_PLL_OUT_COUNT 4\n\n \n#define VPU_BOOT_TYPE_COLDBOOT 0\n#define VPU_BOOT_TYPE_WARMBOOT 1\n\n \n#define VPU_BOOT_PARAMS_MAGIC 0x10000\n\n \n#define VPU_SCHEDULING_MODE_OS 0\n#define VPU_SCHEDULING_MODE_HW 1\n\nenum VPU_BOOT_L2_CACHE_CFG_TYPE {\n\tVPU_BOOT_L2_CACHE_CFG_UPA = 0,\n\tVPU_BOOT_L2_CACHE_CFG_NN = 1,\n\tVPU_BOOT_L2_CACHE_CFG_NUM = 2\n};\n\n \nenum vpu_trace_destination {\n\tVPU_TRACE_DESTINATION_PIPEPRINT = 0x1,\n\tVPU_TRACE_DESTINATION_VERBOSE_TRACING = 0x2,\n\tVPU_TRACE_DESTINATION_NORTH_PEAK = 0x4,\n};\n\n \n#define VPU_TRACE_PROC_BIT_ARM\t     0\n#define VPU_TRACE_PROC_BIT_LRT\t     1\n#define VPU_TRACE_PROC_BIT_LNN\t     2\n#define VPU_TRACE_PROC_BIT_SHV_0     3\n#define VPU_TRACE_PROC_BIT_SHV_1     4\n#define VPU_TRACE_PROC_BIT_SHV_2     5\n#define VPU_TRACE_PROC_BIT_SHV_3     6\n#define VPU_TRACE_PROC_BIT_SHV_4     7\n#define VPU_TRACE_PROC_BIT_SHV_5     8\n#define VPU_TRACE_PROC_BIT_SHV_6     9\n#define VPU_TRACE_PROC_BIT_SHV_7     10\n#define VPU_TRACE_PROC_BIT_SHV_8     11\n#define VPU_TRACE_PROC_BIT_SHV_9     12\n#define VPU_TRACE_PROC_BIT_SHV_10    13\n#define VPU_TRACE_PROC_BIT_SHV_11    14\n#define VPU_TRACE_PROC_BIT_SHV_12    15\n#define VPU_TRACE_PROC_BIT_SHV_13    16\n#define VPU_TRACE_PROC_BIT_SHV_14    17\n#define VPU_TRACE_PROC_BIT_SHV_15    18\n#define VPU_TRACE_PROC_BIT_ACT_SHV_0 19\n#define VPU_TRACE_PROC_BIT_ACT_SHV_1 20\n#define VPU_TRACE_PROC_BIT_ACT_SHV_2 21\n#define VPU_TRACE_PROC_BIT_ACT_SHV_3 22\n#define VPU_TRACE_PROC_NO_OF_HW_DEVS 23\n\n \n#define VPU_TRACE_PROC_BIT_KMB_FIRST VPU_TRACE_PROC_BIT_LRT\n#define VPU_TRACE_PROC_BIT_KMB_LAST  VPU_TRACE_PROC_BIT_SHV_15\n\nstruct vpu_boot_l2_cache_config {\n\tu8 use;\n\tu8 cfg;\n};\n\nstruct vpu_warm_boot_section {\n\tu32 src;\n\tu32 dst;\n\tu32 size;\n\tu32 core_id;\n\tu32 is_clear_op;\n};\n\nstruct vpu_boot_params {\n\tu32 magic;\n\tu32 vpu_id;\n\tu32 vpu_count;\n\tu32 pad0[5];\n\t \n\tu32 frequency;\n\tu32 pll[VPU_BOOT_PLL_COUNT][VPU_BOOT_PLL_OUT_COUNT];\n\tu32 perf_clk_frequency;\n\tu32 pad1[42];\n\t \n\tu64 ipc_header_area_start;\n\tu32 ipc_header_area_size;\n\tu64 shared_region_base;\n\tu32 shared_region_size;\n\tu64 ipc_payload_area_start;\n\tu32 ipc_payload_area_size;\n\tu64 global_aliased_pio_base;\n\tu32 global_aliased_pio_size;\n\tu32 autoconfig;\n\tstruct vpu_boot_l2_cache_config cache_defaults[VPU_BOOT_L2_CACHE_CFG_NUM];\n\tu64 global_memory_allocator_base;\n\tu32 global_memory_allocator_size;\n\t \n\tu64 shave_nn_fw_base;\n\tu64 save_restore_ret_address;  \n\tu32 pad2[43];\n\t \n\ts32 watchdog_irq_mss;\n\ts32 watchdog_irq_nce;\n\t \n\tu32 host_to_vpu_irq;\n\t \n\tu32 job_done_irq;\n\t \n\tu32 mmu_update_request_irq;\n\t \n\tu32 mmu_update_done_irq;\n\t \n\tu32 set_power_level_irq;\n\t \n\tu32 set_power_level_done_irq;\n\t \n\tu32 set_vpu_idle_update_irq;\n\t \n\tu32 metric_query_event_irq;\n\t \n\tu32 metric_query_event_done_irq;\n\t \n\tu32 preemption_done_irq;\n\t \n\tu32 pad3[52];\n\t \n\tu32 host_version_id;\n\tu32 si_stepping;\n\tu64 device_id;\n\tu64 feature_exclusion;\n\tu64 sku;\n\t \n\tu32 min_freq_pll_ratio;\n\t \n\tu32 max_freq_pll_ratio;\n\t \n\tu32 default_trace_level;\n\tu32 boot_type;\n\tu64 punit_telemetry_sram_base;\n\tu64 punit_telemetry_sram_size;\n\tu32 vpu_telemetry_enable;\n\tu64 crit_tracing_buff_addr;\n\tu32 crit_tracing_buff_size;\n\tu64 verbose_tracing_buff_addr;\n\tu32 verbose_tracing_buff_size;\n\tu64 verbose_tracing_sw_component_mask;  \n\t \n\tu32 trace_destination_mask;\n\t \n\tu64 trace_hw_component_mask;\n\t \n\tu64 tracing_buff_message_format_mask;\n\tu64 trace_reserved_1[2];\n\t \n\tu32 temp_sensor_period_ms;\n\t \n\tu32 pn_freq_pll_ratio;\n\tu32 pad4[28];\n\t \n\tu32 warm_boot_sections_count;\n\tu32 warm_boot_start_address_reference;\n\tu32 warm_boot_section_info_address_offset;\n\tu32 pad5[13];\n\t \n\tstruct {\n\t\t \n\t\tu64 vpu_active_state_requested;\n\t\t \n\t\tu64 vpu_active_state_achieved;\n\t\t \n\t\tu64 vpu_idle_state_requested;\n\t\t \n\t\tu64 vpu_idle_state_achieved;\n\t\t \n\t\tu64 vpu_standby_state_requested;\n\t\t \n\t\tu64 vpu_standby_state_achieved;\n\t} power_states_timestamps;\n\t \n\tu32 vpu_scheduling_mode;\n\t \n\tu32 vpu_focus_present_timer_ms;\n\t \n\tu32 pad6[738];\n};\n\n \n\n#define VPU_TRACING_BUFFER_CANARY (0xCAFECAFE)\n\n \n#define VPU_TRACING_FORMAT_STRING 0\n#define VPU_TRACING_FORMAT_MIPI\t  2\n \nstruct vpu_tracing_buffer_header {\n\t \n\tu32 host_canary_start;\n\t \n\tu32 read_index;\n\tu32 pad_to_cache_line_size_0[14];\n\t \n\n\t \n\tu32 vpu_canary_start;\n\t \n\tu32 write_index;\n\t \n\tu32 wrap_count;\n\t \n\tu32 reserved_0;\n\t \n\tu32 size;\n\t \n\tu16 header_version;\n\t \n\tu16 header_size;\n\t \n\tu32 format;\n\t \n\tu32 alignment;  \n\t \n\tchar name[16];\n\tu32 pad_to_cache_line_size_1[4];\n\t \n};\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}