SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily zynq
SET_PREFERENCE device xc7z020
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package clg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /media/Data/NoC_FPGA_Emulator/NoC_FPGA_Emulator/2x2_microblaze/2x2_microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /media/Data/NoC_FPGA_Emulator/NoC_FPGA_Emulator/2x2_microblaze/2x2_microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name microblaze_mig_7series_0_0
SET_PARAMETER xml_input_file /media/Data/NoC_FPGA_Emulator/NoC_FPGA_Emulator/2x2_microblaze/2x2_microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_mig_7series_0_0/mig_a.prj
SET_PARAMETER data_dir_path /cad/x_15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 2.3
SET_CORE_VLNV xilinx.com:ip:mig_7series:2.3
SET_CORE_PATH /cad/x_15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3
SET_CORE_DATASHEET /cad/x_15/Vivado/2015.1/data/ip/xilinx/mig_7series_v2_3/data/docs/ds176_7series_MIS.pdf
