[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2846977 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2846977 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2846977 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11625162 heartbeat IPC: 1.139 cumulative IPC: 1.139 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18868361 heartbeat IPC: 1.381 cumulative IPC: 1.248 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 27098336 heartbeat IPC: 1.215 cumulative IPC: 1.237 (Simulation time: 00 hr 02 min 39 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31910866 cumulative IPC: 1.253 (Simulation time: 00 hr 03 min 21 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31910866 cumulative IPC: 1.253 (Simulation time: 00 hr 03 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.253 instructions: 40000000 cycles: 31910866
CPU 0 Branch Prediction Accuracy: 95.02% MPKI: 11.25 Average ROB Occupancy at Mispredict: 42.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 9.378
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197817 HIT:     194208 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197817 HIT:     194208 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568335 HIT:     460856 MISS:     107479 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430589 HIT:     343803 MISS:      86786 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35299 HIT:      21664 MISS:      13635 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95369 HIT:      95128 MISS:        241 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        261 MISS:       6817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3250969 HIT:    2983070 MISS:     267899 MSHR_MERGE:      68199
cpu0->cpu0_L1I LOAD         ACCESS:    3250969 HIT:    2983070 MISS:     267899 MSHR_MERGE:      68199
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.592 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13329114 HIT:   12910282 MISS:     418832 MSHR_MERGE:     145561
cpu0->cpu0_L1D LOAD         ACCESS:    7434896 HIT:    7138647 MISS:     296249 MSHR_MERGE:      65357
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886478 HIT:    5770981 MISS:     115497 MSHR_MERGE:      80196
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        654 MISS:       7086 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.21 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2875907 HIT:    2831970 MISS:      43937 MSHR_MERGE:      28064
cpu0->cpu0_ITLB LOAD         ACCESS:    2875907 HIT:    2831970 MISS:      43937 MSHR_MERGE:      28064
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.603 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12609780 HIT:   12369490 MISS:     240290 MSHR_MERGE:      58346
cpu0->cpu0_DTLB LOAD         ACCESS:   12609780 HIT:   12369490 MISS:     240290 MSHR_MERGE:      58346
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.137 cycles
cpu0->LLC TOTAL        ACCESS:     135742 HIT:     125882 MISS:       9860 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86786 HIT:      81870 MISS:       4916 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13635 HIT:      10377 MISS:       3258 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28504 HIT:      28490 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6817 HIT:       5145 MISS:       1672 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 164.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        610
  ROW_BUFFER_MISS:       9236
  AVG DBUS CONGESTED CYCLE: 15.03
Channel 0 WQ ROW_BUFFER_HIT:        166
  ROW_BUFFER_MISS:       1095
  FULL:          0
Channel 0 REFRESHES ISSUED:       2659
