Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Mar 17 15:50:43 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 5 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.776      -25.482                     16                 2205       -0.421      -11.048                     30                 2205        6.833        0.000                       0                  1204  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                ------------           ----------      --------------
clk_in               {0.000 19.231}         38.462          26.000          
  clk_64mhz_clk_pll  {0.000 7.813}          15.625          63.999          
    adc_d_clk        {0.000 500.006}        1000.012        1.000           
  clkfbout_clk_pll   {0.000 19.231}         38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                14.171        0.000                       0                     1  
  clk_64mhz_clk_pll       -1.776      -25.482                     16                 1904       -0.421      -11.048                     30                 1904        6.833        0.000                       0                  1130  
    adc_d_clk            993.964        0.000                      0                  172        0.261        0.000                      0                  172      499.506        0.000                       0                    70  
  clkfbout_clk_pll                                                                                                                                                    14.171        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_d_clk          clk_64mhz_clk_pll        8.477        0.000                      0                   86        0.667        0.000                      0                   86  
clk_64mhz_clk_pll  adc_d_clk                5.822        0.000                      0                   99        0.156        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :           16  Failing Endpoints,  Worst Slack       -1.776ns,  Total Violation      -25.482ns
Hold  :           30  Failing Endpoints,  Worst Slack       -0.421ns,  Total Violation      -11.048ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.776ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[14]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 3.989ns (66.103%)  route 2.046ns (33.897%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          2.046     0.125    DQ_IOBUF[14]_inst/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533     3.658 r  DQ_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.658    DQ[14]
    M16                                                               r  DQ[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.658    
  -------------------------------------------------------------------
                         slack                                 -1.776    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[13]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 4.003ns (66.972%)  route 1.974ns (33.028%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.974     0.053    DQ_IOBUF[13]_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547     3.600 r  DQ_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.600    DQ[13]
    P18                                                               r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.715ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[15]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 3.991ns (66.803%)  route 1.983ns (33.197%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.983     0.062    DQ_IOBUF[15]_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.535     3.597 r  DQ_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    DQ[15]
    M17                                                               r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 -1.715    

Slack (VIOLATED) :        -1.686ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[12]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 4.006ns (67.396%)  route 1.938ns (32.604%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.938     0.017    DQ_IOBUF[12]_inst/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550     3.567 r  DQ_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.567    DQ[12]
    P14                                                               r  DQ[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                 -1.686    

Slack (VIOLATED) :        -1.684ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[1]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 4.013ns (67.539%)  route 1.929ns (32.461%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.929     0.008    DQ_IOBUF[1]_inst/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557     3.566 r  DQ_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.566    DQ[1]
    K18                                                               r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                 -1.684    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[0]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 4.009ns (67.489%)  route 1.931ns (32.511%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.931     0.010    DQ_IOBUF[0]_inst/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.563 r  DQ_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.563    DQ[0]
    K17                                                               r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.628ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[9]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 4.016ns (68.213%)  route 1.871ns (31.787%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.871    -0.050    DQ_IOBUF[9]_inst/T
    R18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.560     3.510 r  DQ_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.510    DQ[9]
    R18                                                               r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                 -1.628    

Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[4]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 4.010ns (68.350%)  route 1.857ns (31.651%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.857    -0.064    DQ_IOBUF[4]_inst/T
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     3.490 r  DQ_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.490    DQ[4]
    L18                                                               r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                 -1.608    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[8]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.996ns (68.271%)  route 1.857ns (31.729%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.857    -0.064    DQ_IOBUF[8]_inst/T
    M13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.540     3.476 r  DQ_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.476    DQ[8]
    M13                                                               r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[2]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.800ns  (logic 4.011ns (69.154%)  route 1.789ns (30.846%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.789    -0.132    DQ_IOBUF[2]_inst/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.555     3.423 r  DQ_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.423    DQ[2]
    L14                                                               r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                 -1.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.421ns  (arrival time - required time)
  Source:                 D_2[2]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K6                                                0.000    -3.180 r  D_2[2] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[2]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    -1.812 r  adc2/adc/inst/pins[2].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.812    adc2/adc/inst/data_in_from_pins_int[2]
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[2].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 D_2[13]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[13].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    U8                                                0.000    -3.180 r  D_2[13] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[13]
    U8                   IBUF (Prop_ibuf_I_O)         1.389    -1.791 r  adc2/adc/inst/pins[13].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.791    adc2/adc/inst/data_in_from_pins_int[13]
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y0          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[13].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.396ns  (arrival time - required time)
  Source:                 D_2[1]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    N6                                                0.000    -3.180 r  D_2[1] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[1]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    -1.793 r  adc2/adc/inst/pins[1].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.793    adc2/adc/inst/data_in_from_pins_int[1]
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[1].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.395ns  (arrival time - required time)
  Source:                 OTR_1
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/adc/inst/pins[14].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 1.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.346ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K16                                               0.000    -3.180 r  OTR_1 (IN)
                         net (fo=0)                   0.000    -3.180    adc1/adc/inst/data_in_from_pins[14]
    K16                  IBUF (Prop_ibuf_I_O)         1.380    -1.799 r  adc1/adc/inst/pins[14].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.799    adc1/adc/inst/data_in_from_pins_int[14]
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.667    -2.346    adc1/adc/inst/clk_in
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/C
                         clock pessimism              0.590    -1.756    
                         clock uncertainty            0.161    -1.595    
    ILOGIC_X0Y50         IDDR (Hold_iddr_C_D)         0.191    -1.404    adc1/adc/inst/pins[14].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.393ns  (arrival time - required time)
  Source:                 D_2[10]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[10].iddr_inst/D
                            (falling edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        1.397ns  (logic 1.397ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns = ( 5.480 - 7.813 ) 
    Source Clock Delay      (SCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000     4.633    
    T8                                                0.000     4.633 r  D_2[10] (IN)
                         net (fo=0)                   0.000     4.633    adc2/adc/inst/data_in_from_pins[10]
    T8                   IBUF (Prop_ibuf_I_O)         1.397     6.029 r  adc2/adc/inst/pins[10].ibuf_inst/O
                         net (fo=1, routed)           0.000     6.029    adc2/adc/inst/data_in_from_pins_int[10]
    ILOGIC_X1Y1          IDDR                                         r  adc2/adc/inst/pins[10].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     9.276 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    10.529    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486     2.043 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660     3.703    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.799 f  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.681     5.480    adc2/adc/inst/clk_in
    ILOGIC_X1Y1          IDDR                                         f  adc2/adc/inst/pins[10].iddr_inst/C
                         clock pessimism              0.590     6.070    
                         clock uncertainty            0.161     6.231    
    ILOGIC_X1Y1          IDDR (Hold_iddr_C_D)         0.191     6.422    adc2/adc/inst/pins[10].iddr_inst
  -------------------------------------------------------------------
                         required time                         -6.422    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.391ns  (arrival time - required time)
  Source:                 D_2[0]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 1.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    M6                                                0.000    -3.180 r  D_2[0] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[0]
    M6                   IBUF (Prop_ibuf_I_O)         1.392    -1.788 r  adc2/adc/inst/pins[0].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.788    adc2/adc/inst/data_in_from_pins_int[0]
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[0].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[9]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[9].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 1.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R8                                                0.000    -3.180 r  D_2[9] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[9]
    R8                   IBUF (Prop_ibuf_I_O)         1.401    -1.779 r  adc2/adc/inst/pins[9].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.779    adc2/adc/inst/data_in_from_pins_int[9]
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y2          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[9].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[5]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[5].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 1.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R5                                                0.000    -3.180 r  D_2[5] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[5]
    R5                   IBUF (Prop_ibuf_I_O)         1.398    -1.782 r  adc2/adc/inst/pins[5].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.782    adc2/adc/inst/data_in_from_pins_int[5]
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y11         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[5].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.384ns  (arrival time - required time)
  Source:                 D_2[6]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[6].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 1.402ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R6                                                0.000    -3.180 r  D_2[6] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[6]
    R6                   IBUF (Prop_ibuf_I_O)         1.402    -1.778 r  adc2/adc/inst/pins[6].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.778    adc2/adc/inst/data_in_from_pins_int[6]
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[6].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.380ns  (arrival time - required time)
  Source:                 D_2[7]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[7].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.333ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    T6                                                0.000    -3.180 r  D_2[7] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[7]
    T6                   IBUF (Prop_ibuf_I_O)         1.408    -1.772 r  adc2/adc/inst/pins[7].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.772    adc2/adc/inst/data_in_from_pins_int[7]
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.680    -2.333    adc2/adc/inst/clk_in
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/C
                         clock pessimism              0.590    -1.744    
                         clock uncertainty            0.161    -1.583    
    ILOGIC_X1Y3          IDDR (Hold_iddr_C_D)         0.191    -1.392    adc2/adc/inst/pins[7].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.392    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                 -0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y14    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y14    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y3     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y3     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   clk_gen/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X0Y59    adc1/adc/inst/pins[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X0Y62    adc1/adc/inst/pins[10].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X0Y61    adc1/adc/inst/pins[11].iddr_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y31    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y31    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y30     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y30     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y31    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y30     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y31    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y30     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y35     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y21    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack      993.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             993.964ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.955ns (33.771%)  route 3.834ns (66.229%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           2.073     2.775    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.301     3.076 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__0/O
                         net (fo=1, routed)           0.000     3.076    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.608 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.608    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.879 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.200     5.079    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.373     5.452 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.561     6.013    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X13Y28         FDSE (Setup_fdse_C_D)       -0.081   999.977    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        999.977    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                993.964    

Slack (MET) :             994.530ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/FSM_sequential_trig_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.778ns (33.381%)  route 3.548ns (66.619%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.561     0.236    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     0.692 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.820     1.512    trigger/counter_reg_n_0_[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     2.279 f  trigger/counter0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           1.182     3.461    trigger/counter0_inferred__0/i__carry_n_4
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.307     3.768 f  trigger/FSM_sequential_trig_state[1]_i_6/O
                         net (fo=1, routed)           0.811     4.580    trigger/FSM_sequential_trig_state[1]_i_6_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.704 f  trigger/FSM_sequential_trig_state[1]_i_3/O
                         net (fo=3, routed)           0.734     5.438    trigger/FSM_sequential_trig_state[1]_i_3_n_0
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.562 r  trigger/FSM_sequential_trig_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.562    trigger/FSM_sequential_trig_state[1]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[1]/C
                         clock pessimism             -0.142  1000.224    
                         clock uncertainty           -0.161  1000.063    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.029  1000.092    trigger/FSM_sequential_trig_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.092    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                994.530    

Slack (MET) :             994.582ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/trigged_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 1.772ns (33.306%)  route 3.548ns (66.694%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.561     0.236    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     0.692 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.820     1.512    trigger/counter_reg_n_0_[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     2.279 f  trigger/counter0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           1.182     3.461    trigger/counter0_inferred__0/i__carry_n_4
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.307     3.768 f  trigger/FSM_sequential_trig_state[1]_i_6/O
                         net (fo=1, routed)           0.811     4.580    trigger/FSM_sequential_trig_state[1]_i_6_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.704 f  trigger/FSM_sequential_trig_state[1]_i_3/O
                         net (fo=3, routed)           0.734     5.438    trigger/FSM_sequential_trig_state[1]_i_3_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.556 r  trigger/trigged_i_1/O
                         net (fo=1, routed)           0.000     5.556    trigger/trigged_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  trigger/trigged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/trigged_reg/C
                         clock pessimism             -0.142  1000.224    
                         clock uncertainty           -0.161  1000.063    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.075  1000.138    trigger/trigged_reg
  -------------------------------------------------------------------
                         required time                       1000.138    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                994.582    

Slack (MET) :             994.635ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 1.955ns (37.393%)  route 3.273ns (62.607%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           2.073     2.775    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms[0]
    SLICE_X11Y23         LUT4 (Prop_lut4_I1_O)        0.301     3.076 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__0/O
                         net (fo=1, routed)           0.000     3.076    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[0]
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.608 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.608    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.879 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.200     5.079    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X13Y28         LUT6 (Prop_lut6_I1_O)        0.373     5.452 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     5.452    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X13Y28         FDSE (Setup_fdse_C_D)        0.029  1000.087    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                       1000.087    
                         arrival time                          -5.452    
  -------------------------------------------------------------------
                         slack                                994.635    

Slack (MET) :             994.699ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.990ns (38.597%)  route 3.166ns (61.403%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.353ns = ( 1000.365 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.561     0.236    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     0.692 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.820     1.512    trigger/counter_reg_n_0_[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.169 r  trigger/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.169    trigger/counter0_inferred__0/i__carry_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.492 r  trigger/counter0_inferred__0/i__carry__0/O[1]
                         net (fo=3, routed)           0.962     3.454    trigger/counter0_inferred__0/i__carry__0_n_6
    SLICE_X13Y33         LUT5 (Prop_lut5_I1_O)        0.306     3.760 r  trigger/FSM_sequential_trig_state[0]_i_4/O
                         net (fo=1, routed)           0.571     4.332    trigger/FSM_sequential_trig_state[0]_i_4_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.456 r  trigger/FSM_sequential_trig_state[0]_i_2/O
                         net (fo=2, routed)           0.812     5.268    trigger/FSM_sequential_trig_state[0]_i_2_n_0
    SLICE_X13Y32         LUT4 (Prop_lut4_I2_O)        0.124     5.392 r  trigger/rd_en_i_1/O
                         net (fo=1, routed)           0.000     5.392    trigger/rd_en_i_1_n_0
    SLICE_X13Y32         FDRE                                         r  trigger/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.442  1000.365    trigger/adc_d_clk
    SLICE_X13Y32         FDRE                                         r  trigger/rd_en_reg/C
                         clock pessimism             -0.142  1000.223    
                         clock uncertainty           -0.161  1000.062    
    SLICE_X13Y32         FDRE (Setup_fdre_C_D)        0.029  1000.091    trigger/rd_en_reg
  -------------------------------------------------------------------
                         required time                       1000.091    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                994.699    

Slack (MET) :             994.831ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/FSM_sequential_trig_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 1.778ns (35.370%)  route 3.249ns (64.630%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.561     0.236    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     0.692 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.820     1.512    trigger/counter_reg_n_0_[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     2.279 r  trigger/counter0_inferred__0/i__carry/O[3]
                         net (fo=3, routed)           1.182     3.461    trigger/counter0_inferred__0/i__carry_n_4
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.307     3.768 r  trigger/FSM_sequential_trig_state[1]_i_6/O
                         net (fo=1, routed)           0.811     4.580    trigger/FSM_sequential_trig_state[1]_i_6_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.704 r  trigger/FSM_sequential_trig_state[1]_i_3/O
                         net (fo=3, routed)           0.435     5.139    trigger/FSM_sequential_trig_state[1]_i_3_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.124     5.263 r  trigger/FSM_sequential_trig_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.263    trigger/FSM_sequential_trig_state[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism             -0.142  1000.224    
                         clock uncertainty           -0.161  1000.063    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.031  1000.094    trigger/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.094    
                         arrival time                          -5.263    
  -------------------------------------------------------------------
                         slack                                994.831    

Slack (MET) :             995.097ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.955ns (41.810%)  route 2.721ns (58.190%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           1.219     1.921    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.301     2.222 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     2.222    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1_reg[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.754 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.754    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_3
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.025 f  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.974     3.999    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp0
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.373     4.372 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.528     4.900    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.061   999.997    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        999.997    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                995.097    

Slack (MET) :             995.289ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.955ns (43.573%)  route 2.532ns (56.427%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           1.219     1.921    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[4].gms.ms[0]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.301     2.222 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1/O
                         net (fo=1, routed)           0.000     2.222    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/v1_reg[0]
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.754 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.754    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_3
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.025 f  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.974     3.999    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp0
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.373     4.372 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.339     4.711    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X13Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.058  1000.000    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                       1000.000    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                995.289    

Slack (MET) :             996.167ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.770ns (47.965%)  route 1.920ns (52.035%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 1000.367 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.236ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.561     0.236    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_fdre_C_Q)         0.456     0.692 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.820     1.512    trigger/counter_reg_n_0_[2]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     2.169 r  trigger/counter0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.169    trigger/counter0_inferred__0/i__carry_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.286 r  trigger/counter0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.286    trigger/counter0_inferred__0/i__carry__0_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.525 r  trigger/counter0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.100     3.625    trigger/counter0_inferred__0/i__carry__1_n_5
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.301     3.926 r  trigger/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     3.926    trigger/counter[11]_i_1_n_0
    SLICE_X15Y34         FDRE                                         r  trigger/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.444  1000.367    trigger/adc_d_clk
    SLICE_X15Y34         FDRE                                         r  trigger/counter_reg[11]/C
                         clock pessimism             -0.142  1000.225    
                         clock uncertainty           -0.161  1000.064    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.029  1000.093    trigger/counter_reg[11]
  -------------------------------------------------------------------
                         required time                       1000.093    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                996.167    

Slack (MET) :             996.203ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.456ns (14.784%)  route 2.628ns (85.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.389ns = ( 1000.401 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.555     0.230    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.456     0.686 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           2.628     3.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.478  1000.401    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.156  1000.244    
                         clock uncertainty           -0.161  1000.083    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   999.517    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        999.517    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                996.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.274%)  route 0.376ns (72.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDRE (Prop_fdre_C_Q)         0.141     0.518 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.376     0.894    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.863     0.976    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.526     0.451    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.634    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.128ns (26.768%)  route 0.350ns (73.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.128     0.502 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.350     0.852    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.863     0.976    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.526     0.451    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130     0.581    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDSE (Prop_fdse_C_Q)         0.141     0.518 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.178     0.697    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/out
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.000     0.742    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     0.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y28         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.560     0.377    
    SLICE_X13Y28         FDSE (Hold_fdse_C_D)         0.091     0.468    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.538 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.199     0.737    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X8Y25          LUT3 (Prop_lut3_I1_O)        0.043     0.780 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.780    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[7]
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.820     0.933    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.559     0.374    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.131     0.505    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.538 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.199     0.737    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.043     0.780 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.780    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[9]
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.820     0.933    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.559     0.374    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.131     0.505    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.199     0.740    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.043     0.783 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.783    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     0.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.560     0.377    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.131     0.508    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.035%)  route 0.199ns (48.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.199     0.740    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.043     0.783 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.783    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     0.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.560     0.377    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.131     0.508    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 trigger/FSM_sequential_trig_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/FSM_sequential_trig_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.561     0.382    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.523 r  trigger/FSM_sequential_trig_state_reg[1]/Q
                         net (fo=21, routed)          0.182     0.706    trigger/trig_state__0[1]
    SLICE_X13Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.751 r  trigger/FSM_sequential_trig_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.751    trigger/FSM_sequential_trig_state[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.829     0.942    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism             -0.560     0.382    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.092     0.474    trigger/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.474    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.538 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.199     0.737    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.045     0.782 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.782    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[8]
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.820     0.933    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y25          FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.559     0.374    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.121     0.495    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.275%)  route 0.199ns (48.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.199     0.740    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X12Y28         LUT4 (Prop_lut4_I0_O)        0.045     0.785 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.785    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     0.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X12Y28         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.560     0.377    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.121     0.498    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_d_clk
Waveform(ns):       { 0.000 500.006 }
Period(ns):         1000.012
Sources:            { adc_d_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y6    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y6    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y5    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y5    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         1000.012    997.857    BUFGCTRL_X0Y1  adc_d_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y33   trigger/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X13Y34   trigger/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y34   trigger/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y35   trigger/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y35   trigger/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X12Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y34   trigger/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y34   trigger/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y34   trigger/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y34   trigger/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y34   trigger/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y34   trigger/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y33   trigger/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y33   trigger/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y35   trigger/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.477ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 2.454ns (60.897%)  route 1.576ns (39.103%))
  Logic Levels:           0  
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 13.555 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.576     4.305    packetizer_inst/D[37]
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.436    13.555    packetizer_inst/clk_64mhz
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[37]/C
                         clock pessimism             -0.506    13.048    
                         clock uncertainty           -0.161    12.887    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.105    12.782    packetizer_inst/latched_input_reg[37]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  8.477    

Slack (MET) :             8.636ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.454ns (63.318%)  route 1.422ns (36.682%))
  Logic Levels:           0  
  Clock Path Skew:        -2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 13.553 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=1, routed)           1.422     4.144    packetizer_inst/D[19]
    SLICE_X11Y24         FDRE                                         r  packetizer_inst/latched_input_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.434    13.553    packetizer_inst/clk_64mhz
    SLICE_X11Y24         FDRE                                         r  packetizer_inst/latched_input_reg[19]/C
                         clock pessimism             -0.506    13.046    
                         clock uncertainty           -0.161    12.885    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.105    12.780    packetizer_inst/latched_input_reg[19]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  8.636    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 2.454ns (64.058%)  route 1.377ns (35.942%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 13.556 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           1.377     4.106    packetizer_inst/D[58]
    SLICE_X10Y27         FDRE                                         r  packetizer_inst/latched_input_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.437    13.556    packetizer_inst/clk_64mhz
    SLICE_X10Y27         FDRE                                         r  packetizer_inst/latched_input_reg[58]/C
                         clock pessimism             -0.506    13.049    
                         clock uncertainty           -0.161    12.888    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.063    12.825    packetizer_inst/latched_input_reg[58]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 2.454ns (64.689%)  route 1.340ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        -2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 13.556 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           1.340     4.062    packetizer_inst/D[25]
    SLICE_X11Y27         FDRE                                         r  packetizer_inst/latched_input_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.437    13.556    packetizer_inst/clk_64mhz
    SLICE_X11Y27         FDRE                                         r  packetizer_inst/latched_input_reg[25]/C
                         clock pessimism             -0.506    13.049    
                         clock uncertainty           -0.161    12.888    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.105    12.783    packetizer_inst/latched_input_reg[25]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 2.454ns (65.031%)  route 1.320ns (34.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 13.556 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           1.320     4.049    packetizer_inst/D[57]
    SLICE_X10Y27         FDRE                                         r  packetizer_inst/latched_input_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.437    13.556    packetizer_inst/clk_64mhz
    SLICE_X10Y27         FDRE                                         r  packetizer_inst/latched_input_reg[57]/C
                         clock pessimism             -0.506    13.049    
                         clock uncertainty           -0.161    12.888    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.061    12.827    packetizer_inst/latched_input_reg[57]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.454ns (65.667%)  route 1.283ns (34.333%))
  Logic Levels:           0  
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 13.555 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.283     4.005    packetizer_inst/D[16]
    SLICE_X8Y22          FDRE                                         r  packetizer_inst/latched_input_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.436    13.555    packetizer_inst/clk_64mhz
    SLICE_X8Y22          FDRE                                         r  packetizer_inst/latched_input_reg[16]/C
                         clock pessimism             -0.506    13.048    
                         clock uncertainty           -0.161    12.887    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.045    12.842    packetizer_inst/latched_input_reg[16]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -4.005    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 2.454ns (67.911%)  route 1.160ns (32.089%))
  Logic Levels:           0  
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 13.555 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.160     3.889    packetizer_inst/D[36]
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.436    13.555    packetizer_inst/clk_64mhz
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[36]/C
                         clock pessimism             -0.506    13.048    
                         clock uncertainty           -0.161    12.887    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.103    12.784    packetizer_inst/latched_input_reg[36]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 2.454ns (66.896%)  route 1.214ns (33.104%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 13.556 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           1.214     3.944    packetizer_inst/D[61]
    SLICE_X11Y22         FDRE                                         r  packetizer_inst/latched_input_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.437    13.556    packetizer_inst/clk_64mhz
    SLICE_X11Y22         FDRE                                         r  packetizer_inst/latched_input_reg[61]/C
                         clock pessimism             -0.506    13.049    
                         clock uncertainty           -0.161    12.888    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)       -0.047    12.841    packetizer_inst/latched_input_reg[61]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  8.898    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 2.454ns (68.121%)  route 1.148ns (31.879%))
  Logic Levels:           0  
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 13.555 - 15.625 ) 
    Source Clock Delay      (SCD):    0.275ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.601     0.275    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     2.729 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[16]
                         net (fo=1, routed)           1.148     3.878    packetizer_inst/D[50]
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.436    13.555    packetizer_inst/clk_64mhz
    SLICE_X11Y26         FDRE                                         r  packetizer_inst/latched_input_reg[50]/C
                         clock pessimism             -0.506    13.048    
                         clock uncertainty           -0.161    12.887    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.108    12.779    packetizer_inst/latched_input_reg[50]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  8.901    

Slack (MET) :             8.972ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 2.454ns (68.102%)  route 1.149ns (31.898%))
  Logic Levels:           0  
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 13.555 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.149     3.872    packetizer_inst/D[14]
    SLICE_X8Y22          FDRE                                         r  packetizer_inst/latched_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.436    13.555    packetizer_inst/clk_64mhz
    SLICE_X8Y22          FDRE                                         r  packetizer_inst/latched_input_reg[14]/C
                         clock pessimism             -0.506    13.048    
                         clock uncertainty           -0.161    12.887    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.043    12.844    packetizer_inst/latched_input_reg[14]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  8.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 adc_d_clk_reg/Q
                            (clock source 'adc_d_clk'  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/in_strb_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@500.006ns - adc_d_clk fall@500.006ns)
  Data Path Delay:        0.858ns  (logic 0.026ns (3.032%)  route 0.832ns (96.969%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns = ( 499.668 - 500.006 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 499.585 - 500.006 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk fall edge)
                                                    500.006   500.006 f  
    P15                                               0.000   500.006 r  clk_in (IN)
                         net (fo=0)                   0.000   500.006    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231   500.237 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.677    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326   498.352 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504   498.856    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   498.882 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563   499.444    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141   499.585 f  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216   499.802    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   499.828 f  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.615   500.443    packetizer_inst/adc_d_clk
    SLICE_X13Y20         FDRE                                         f  packetizer_inst/in_strb_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                    500.006   500.006 r  
    P15                                               0.000   500.006 r  clk_in (IN)
                         net (fo=0)                   0.000   500.006    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419   500.425 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.906    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   498.265 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.814    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.843 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.825   499.668    packetizer_inst/clk_64mhz
    SLICE_X13Y20         FDRE                                         r  packetizer_inst/in_strb_d_reg/C
                         clock pessimism              0.038   499.706    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.070   499.776    packetizer_inst/in_strb_d_reg
  -------------------------------------------------------------------
                         required time                       -499.776    
                         arrival time                         500.443    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 adc_d_clk_reg/Q
                            (clock source 'adc_d_clk'  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            adc_d_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.071ns (7.784%)  route 0.841ns (92.216%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.625     0.446    adc_d_clk_BUFG
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.491 r  adc_d_clk_i_1/O
                         net (fo=1, routed)           0.000     0.491    adc_d_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  adc_d_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE                                         r  adc_d_clk_reg/C
                         clock pessimism              0.038    -0.293    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.201    adc_d_clk_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/out_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.227ns (35.510%)  route 0.412ns (64.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.561     0.382    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128     0.510 r  trigger/trigged_reg/Q
                         net (fo=8, routed)           0.412     0.923    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X14Y21         LUT6 (Prop_lut6_I1_O)        0.099     1.022 r  packetizer_inst/out_valid_i_1/O
                         net (fo=1, routed)           0.000     1.022    packetizer_inst/out_valid_i_1_n_0
    SLICE_X14Y21         FDRE                                         r  packetizer_inst/out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.824    -0.339    packetizer_inst/clk_64mhz
    SLICE_X14Y21         FDRE                                         r  packetizer_inst/out_valid_reg/C
                         clock pessimism              0.038    -0.301    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.121    -0.180    packetizer_inst/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.272ns (35.313%)  route 0.498ns (64.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.561     0.382    trigger/adc_d_clk
    SLICE_X13Y33         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128     0.510 r  trigger/trigged_reg/Q
                         net (fo=8, routed)           0.447     0.957    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.099     1.056 r  packetizer_inst/main_state[0]_i_2__0/O
                         net (fo=1, routed)           0.051     1.108    packetizer_inst/main_state[0]_i_2__0_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.153 r  packetizer_inst/main_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.153    packetizer_inst/main_state[0]_i_1__0_n_0
    SLICE_X13Y22         FDRE                                         r  packetizer_inst/main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.823    -0.340    packetizer_inst/clk_64mhz
    SLICE_X13Y22         FDRE                                         r  packetizer_inst/main_state_reg[0]/C
                         clock pessimism              0.038    -0.302    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.091    -0.211    packetizer_inst/main_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.585ns (71.052%)  route 0.238ns (28.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.596     0.418    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      0.585     1.003 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           0.238     1.241    packetizer_inst/D[30]
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.823    -0.340    packetizer_inst/clk_64mhz
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[30]/C
                         clock pessimism              0.038    -0.302    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.076    -0.226    packetizer_inst/latched_input_reg[30]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.585ns (71.136%)  route 0.237ns (28.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.596     0.418    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.585     1.003 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=1, routed)           0.237     1.240    packetizer_inst/D[29]
    SLICE_X8Y26          FDRE                                         r  packetizer_inst/latched_input_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.821    -0.342    packetizer_inst/clk_64mhz
    SLICE_X8Y26          FDRE                                         r  packetizer_inst/latched_input_reg[29]/C
                         clock pessimism              0.038    -0.304    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.076    -0.228    packetizer_inst/latched_input_reg[29]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.670%)  route 0.243ns (29.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.596     0.418    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      0.585     1.003 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.243     1.246    packetizer_inst/D[28]
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.823    -0.340    packetizer_inst/clk_64mhz
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[28]/C
                         clock pessimism              0.038    -0.302    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.075    -0.227    packetizer_inst/latched_input_reg[28]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.858%)  route 0.241ns (29.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.601     0.423    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     1.008 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.241     1.248    packetizer_inst/D[38]
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.823    -0.340    packetizer_inst/clk_64mhz
    SLICE_X8Y27          FDRE                                         r  packetizer_inst/latched_input_reg[38]/C
                         clock pessimism              0.038    -0.302    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.076    -0.226    packetizer_inst/latched_input_reg[38]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.585ns (70.701%)  route 0.242ns (29.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.423ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.601     0.423    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      0.585     1.008 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.242     1.250    packetizer_inst/D[54]
    SLICE_X9Y27          FDRE                                         r  packetizer_inst/latched_input_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.823    -0.340    packetizer_inst/clk_64mhz
    SLICE_X9Y27          FDRE                                         r  packetizer_inst/latched_input_reg[54]/C
                         clock pessimism              0.038    -0.302    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.070    -0.232    packetizer_inst/latched_input_reg[54]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.585ns (70.914%)  route 0.240ns (29.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    0.418ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.596     0.418    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.585     1.003 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.240     1.243    packetizer_inst/D[8]
    SLICE_X8Y26          FDRE                                         r  packetizer_inst/latched_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.821    -0.342    packetizer_inst/clk_64mhz
    SLICE_X8Y26          FDRE                                         r  packetizer_inst/latched_input_reg[8]/C
                         clock pessimism              0.038    -0.304    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.064    -0.240    packetizer_inst/latched_input_reg[8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  1.482    





---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.672ns  (logic 2.977ns (25.505%)  route 8.695ns (74.495%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 1000.367 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.573   993.673    trigger/counter[15]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  trigger/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.444  1000.367    trigger/adc_d_clk
    SLICE_X13Y34         FDRE                                         r  trigger/counter_reg[10]/C
                         clock pessimism             -0.506   999.861    
                         clock uncertainty           -0.161   999.700    
    SLICE_X13Y34         FDRE (Setup_fdre_C_CE)      -0.205   999.495    trigger/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        999.495    
                         arrival time                        -993.673    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.672ns  (logic 2.977ns (25.505%)  route 8.695ns (74.495%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 1000.367 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.573   993.673    trigger/counter[15]_i_1_n_0
    SLICE_X13Y34         FDRE                                         r  trigger/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.444  1000.367    trigger/adc_d_clk
    SLICE_X13Y34         FDRE                                         r  trigger/counter_reg[4]/C
                         clock pessimism             -0.506   999.861    
                         clock uncertainty           -0.161   999.700    
    SLICE_X13Y34         FDRE (Setup_fdre_C_CE)      -0.205   999.495    trigger/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        999.495    
                         arrival time                        -993.673    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[0]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[1]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[6]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[7]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.550ns  (logic 2.977ns (25.774%)  route 8.573ns (74.226%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 r  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 r  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.017   991.976    trigger/trigger_compare_return
    SLICE_X14Y31         LUT3 (Prop_lut3_I0_O)        0.124   992.100 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.451   993.552    trigger/counter[15]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[8]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_CE)      -0.205   999.494    trigger/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        999.494    
                         arrival time                        -993.551    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.643ns  (logic 2.977ns (25.568%)  route 8.666ns (74.432%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 f  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 f  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 f  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          2.560   993.520    trigger/trigger_compare_return
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.124   993.644 r  trigger/counter[2]_i_1/O
                         net (fo=1, routed)           0.000   993.644    trigger/counter[2]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[2]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.031   999.730    trigger/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                        -993.644    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 config_man/trigger_level_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        11.672ns  (logic 3.006ns (25.753%)  route 8.666ns (74.247%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 1000.366 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 982.001 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.627   982.001    config_man/clk_64mhz
    SLICE_X6Y33          FDRE                                         r  config_man/trigger_level_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   982.519 f  config_man/trigger_level_reg[5]/Q
                         net (fo=2, routed)           1.514   984.033    config_man/trigger_level[5]
    SLICE_X5Y33          LUT1 (Prop_lut1_I0_O)        0.124   984.157 r  config_man/trigger_compare3_carry_i_35/O
                         net (fo=1, routed)           0.000   984.157    config_man/trigger_compare3_carry_i_35_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   984.689 r  config_man/trigger_compare3_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000   984.689    config_man/trigger_compare3_carry_i_25_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   984.911 f  config_man/trigger_compare3_carry__0_i_30/O[0]
                         net (fo=1, routed)           0.860   985.771    config_man/trigger_compare3_carry__0_i_30_n_7
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.327   986.098 f  config_man/trigger_compare3_carry__0_i_21/O
                         net (fo=16, routed)          1.559   987.657    adc2/avg_filter1/trigger[8]
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.332   987.989 r  adc2/avg_filter1/trigger_compare3_carry__0_i_4/O
                         net (fo=1, routed)           0.473   988.462    trigger/FSM_sequential_trig_state[1]_i_4[0]
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550   989.012 f  trigger/trigger_compare3_carry__0/CO[3]
                         net (fo=1, routed)           1.248   990.260    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2_1[0]
    SLICE_X8Y31          LUT6 (Prop_lut6_I0_O)        0.124   990.384 f  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=1, routed)           0.452   990.836    adc2/avg_filter1/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I5_O)        0.124   990.960 f  adc2/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          2.560   993.520    trigger/trigger_compare_return
    SLICE_X15Y33         LUT4 (Prop_lut4_I0_O)        0.153   993.673 r  trigger/counter[8]_i_1/O
                         net (fo=1, routed)           0.000   993.673    trigger/counter[8]_i_1_n_0
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.443  1000.366    trigger/adc_d_clk
    SLICE_X15Y33         FDRE                                         r  trigger/counter_reg[8]/C
                         clock pessimism             -0.506   999.860    
                         clock uncertainty           -0.161   999.699    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.075   999.774    trigger/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        999.774    
                         arrival time                        -993.673    
  -------------------------------------------------------------------
                         slack                                  6.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.164ns (8.157%)  route 1.846ns (91.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.589    -0.536    adc1/avg_filter1/clk_64mhz
    SLICE_X6Y36          FDRE                                         r  adc1/avg_filter1/d_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  adc1/avg_filter1/d_out_reg[6]/Q
                         net (fo=6, routed)           1.846     1.475    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[18]
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.871     0.984    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.023    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.319    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.164ns (8.010%)  route 1.883ns (91.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.558    -0.567    adc2/avg_filter1/clk_64mhz
    SLICE_X14Y30         FDRE                                         r  adc2/avg_filter1/d_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  adc2/avg_filter1/d_out_reg[13]/Q
                         net (fo=3, routed)           1.883     1.481    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.164ns (7.946%)  route 1.900ns (92.054%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.556    -0.569    adc2/avg_filter1/clk_64mhz
    SLICE_X12Y27         FDRE                                         r  adc2/avg_filter1/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  adc2/avg_filter1/d_out_reg[3]/Q
                         net (fo=3, routed)           1.900     1.495    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.141ns (6.792%)  route 1.935ns (93.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.553    -0.572    adc2/avg_filter2/clk_64mhz
    SLICE_X13Y25         FDRE                                         r  adc2/avg_filter2/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  adc2/avg_filter2/d_out_reg[3]/Q
                         net (fo=3, routed)           1.935     1.504    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.141ns (6.803%)  route 1.932ns (93.197%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.589    -0.536    adc1/avg_filter1/clk_64mhz
    SLICE_X7Y35          FDRE                                         r  adc1/avg_filter1/d_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  adc1/avg_filter1/d_out_reg[5]/Q
                         net (fo=3, routed)           1.932     1.537    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[17]
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.871     0.984    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.023    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     1.319    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.141ns (6.683%)  route 1.969ns (93.317%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.557    -0.568    adc2/avg_filter1/clk_64mhz
    SLICE_X13Y29         FDRE                                         r  adc2/avg_filter1/d_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  adc2/avg_filter1/d_out_reg[9]/Q
                         net (fo=3, routed)           1.969     1.542    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.148ns (7.188%)  route 1.911ns (92.812%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.589    -0.536    adc1/avg_filter2/clk_64mhz
    SLICE_X6Y36          FDRE                                         r  adc1/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.148    -0.388 r  adc1/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           1.911     1.523    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.871     0.984    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.023    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.266    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.128ns (6.216%)  route 1.931ns (93.784%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.589    -0.536    adc1/avg_filter2/clk_64mhz
    SLICE_X7Y36          FDRE                                         r  adc1/avg_filter2/d_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  adc1/avg_filter2/d_out_reg[14]/Q
                         net (fo=6, routed)           1.931     1.523    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.871     0.984    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.023    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.242     1.265    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.128ns (6.158%)  route 1.951ns (93.842%))
  Logic Levels:           0  
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.589    -0.536    adc1/avg_filter2/clk_64mhz
    SLICE_X7Y36          FDRE                                         r  adc1/avg_filter2/d_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128    -0.408 r  adc1/avg_filter2/d_out_reg[7]/Q
                         net (fo=3, routed)           1.951     1.543    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.871     0.984    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.023    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.266    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.141ns (6.534%)  route 2.017ns (93.466%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.558    -0.567    adc2/avg_filter1/clk_64mhz
    SLICE_X15Y30         FDRE                                         r  adc2/avg_filter1/d_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  adc2/avg_filter1/d_out_reg[11]/Q
                         net (fo=3, routed)           2.017     1.591    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1132, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.277    





