==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.96 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.58 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:75:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:113:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.9 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.51 seconds; current allocated memory: 757.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 772.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 788.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.363 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.49 seconds; current allocated memory: 756.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_156_12' (tx_src/transmitter.cpp:156:21) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.5 seconds; current allocated memory: 757.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.09 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.8 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.104.107.110.114.119)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_Vector_base()' into 'std::vector<double, std::allocator<double> >::vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<double>::deallocate(double*, unsigned long)' into 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<double> >::deallocate(std::allocator<double>&, double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::_M_deallocate(double*, unsigned long)' into 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<double, std::allocator<double> >::~_Vector_base()' into 'std::vector<double, std::allocator<double> >::~vector()' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::vector<double, std::allocator<double> >::~vector()' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.74 seconds; current allocated memory: 757.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 772.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.58 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 2 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.17 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.75 seconds; current allocated memory: 757.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 772.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 788.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 826.020 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 841.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 841.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'transmitter/output_q' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.48 seconds; current allocated memory: 756.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:76:20)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:114:55)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.8 seconds; current allocated memory: 757.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 771.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 788.562 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 826.266 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 842.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 842.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.56 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.48 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.08 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.71 seconds. CPU system time: 0 seconds. Elapsed time: 22.73 seconds; current allocated memory: 785.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.21 seconds; current allocated memory: 800.488 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:56:37) to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.26 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 842.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 842.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (tx_src/transmitter.cpp:27:22)
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.07 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.7 seconds; current allocated memory: 756.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 6.14 seconds; current allocated memory: 757.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.13 seconds; current allocated memory: 785.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.18 seconds. CPU system time: 0 seconds. Elapsed time: 23.18 seconds; current allocated memory: 800.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (tx_src/transmitter.cpp:72) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (tx_src/transmitter.cpp:95) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (tx_src/transmitter.cpp:113) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:684) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:116) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129) in function 'transmitter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.32 seconds; current allocated memory: 843.340 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_1_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_2', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_3_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_5', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_5_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_9', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_7_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_13', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_29_1' (loop 'VITIS_LOOP_29_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_13_write_ln31', tx_src/transmitter.cpp:31) of variable 'zext_ln31_25', tx_src/transmitter.cpp:31 on array 'scrambledDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 858.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encoder'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'encoder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 858.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 858.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_2'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln46', tx_src/transmitter.cpp:46) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_43_2' (loop 'VITIS_LOOP_43_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln46', tx_src/transmitter.cpp:46) to 'encoder' and 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.94 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.47 seconds; current allocated memory: 756.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_153_12' (tx_src/transmitter.cpp:153:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_125_10' (tx_src/transmitter.cpp:125:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_116_9' (tx_src/transmitter.cpp:116:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_99_8' (tx_src/transmitter.cpp:99:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_7' (tx_src/transmitter.cpp:95:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_89_6' (tx_src/transmitter.cpp:89:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_84_5' (tx_src/transmitter.cpp:84:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_73_4' (tx_src/transmitter.cpp:73:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_28_1' (tx_src/transmitter.cpp:28:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:71:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:83:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:94:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.36 seconds. CPU system time: 0.68 seconds. Elapsed time: 6.06 seconds; current allocated memory: 757.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 22.33 seconds; current allocated memory: 785.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 23.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 23.38 seconds; current allocated memory: 800.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_1' (tx_src/transmitter.cpp:28) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (tx_src/transmitter.cpp:71) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_4' (tx_src/transmitter.cpp:73) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (tx_src/transmitter.cpp:84) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_6' (tx_src/transmitter.cpp:89) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-9' (tx_src/transmitter.cpp:94) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_7' (tx_src/transmitter.cpp:95) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_8' (tx_src/transmitter.cpp:99) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-12' (tx_src/transmitter.cpp:112) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-13' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:684) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_9' (tx_src/transmitter.cpp:115) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-15' (tx_src/transmitter.cpp:122) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_128_11' (tx_src/transmitter.cpp:128) in function 'transmitter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (tx_src/transmitter.cpp:175:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 22.13 seconds; current allocated memory: 842.586 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_1'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_1_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_2', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_3_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_5', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_5_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_9', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_7_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_13', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_28_1' (loop 'VITIS_LOOP_28_1'): Unable to schedule 'store' operation ('scrambledDataI_addr_13_write_ln30', tx_src/transmitter.cpp:30) of variable 'zext_ln30_25', tx_src/transmitter.cpp:30 on array 'scrambledDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'scrambledDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 857.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'encoder'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'encoder'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 857.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 857.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_42_2' (loop 'VITIS_LOOP_42_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln45', tx_src/transmitter.cpp:45) to 'encoder' and 'call' operation ('_ln44', tx_src/transmitter.cpp:44) to 'encoder'.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
WARNING: [HLS 207-5292] unused parameter 'output_q' (tx_src/transmitter.cpp:20:125)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.51 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_154_12' (tx_src/transmitter.cpp:154:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_126_10' (tx_src/transmitter.cpp:126:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_11' (tx_src/transmitter.cpp:129:22) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_9' (tx_src/transmitter.cpp:117:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_8' (tx_src/transmitter.cpp:100:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_96_7' (tx_src/transmitter.cpp:96:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (tx_src/transmitter.cpp:90:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_5' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_74_4' (tx_src/transmitter.cpp:74:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:72:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:84:23)
WARNING: [HLS 214-366] Duplicating function 'std::complex<double>::complex(double, double) (.204.207.210.214.219)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (tx_src/transmitter.cpp:95:23)
INFO: [HLS 214-178] Inlining function 'std::complex<double>* std::__niter_base<std::complex<double>*>(std::complex<double>*)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<!(__is_scalar<std::complex<double> >::__value), void>::__type std::__fill_a<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' (/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/stl_algobase.h:725:0)
INFO: [HLS 214-178] Inlining function 'void std::fill<std::complex<double>*, std::complex<double> >(std::complex<double>*, std::complex<double>*, std::complex<double> const&)' into 'transmitter(short*, short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.42 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.01 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.98 seconds; current allocated memory: 786.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 22.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.7 seconds; current allocated memory: 800.496 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:56:37) to (tx_src/transmitter.cpp:176:1) in function 'transmitter'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 24.45 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 842.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 842.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 842.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.37 seconds. CPU system time: 0.61 seconds. Elapsed time: 6 seconds; current allocated memory: 756.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_169_10' (tx_src/transmitter.cpp:169:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_139_8' (tx_src/transmitter.cpp:139:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_143_9' (tx_src/transmitter.cpp:143:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_7' (tx_src/transmitter.cpp:128:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_109_6' (tx_src/transmitter.cpp:109:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_104_5' (tx_src/transmitter.cpp:104:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_56_3' (tx_src/transmitter.cpp:56:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_2' (tx_src/transmitter.cpp:43:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.87 seconds; current allocated memory: 757.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.914 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 51.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 51.05 seconds; current allocated memory: 818.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 52.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 52.58 seconds; current allocated memory: 856.578 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 51.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 51.38 seconds; current allocated memory: 928.680 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:45:2)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataQ' (tx_src/transmitter.cpp:46:3)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:65:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:111:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:112:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:130:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:131:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:145:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:146:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:181:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.86 seconds; current allocated memory: 994.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i16' to 'p_hls_fptosi_double_i16'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 996.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 996.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 997.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 997.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 998.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 998.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 23.91 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1728ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('add1', tx_src/transmitter.cpp:145) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 60.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 60.69 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 16.27 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'encoder_state_1' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_h_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.53 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.31 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.85 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 788.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 833.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_11' (tx_src/transmitter.cpp:181) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.87 seconds; current allocated memory: 899.090 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 992.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 993.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 993.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 994.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 994.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 995.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 995.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 996.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 996.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 996.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 996.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 997.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 997.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 998.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 998.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 999.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 999.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 999.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 999.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 999.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1000.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1002.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1005.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1006.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1007.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1009.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1014.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_181_11' pipeline 'VITIS_LOOP_181_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_181_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1016.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.87 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 772.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 788.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 849.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 849.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.59 seconds; current allocated memory: 756.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.91 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 788.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.39 seconds; current allocated memory: 833.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:123) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_11' (tx_src/transmitter.cpp:181) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.51 seconds; current allocated memory: 899.082 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataMod' (tx_src/transmitter.cpp:172:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 992.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 993.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 993.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 994.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 994.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 995.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 995.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 996.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 996.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 996.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 997.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 997.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 998.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 998.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 999.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 999.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 999.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 999.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 999.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1000.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1002.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1005.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1006.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1007.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1009.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1014.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_181_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_181_11' pipeline 'VITIS_LOOP_181_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_181_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1016.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.41 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.7 seconds; current allocated memory: 757.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 790.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 833.207 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (tx_src/transmitter.cpp:42) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_101_5' (tx_src/transmitter.cpp:101) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_6' (tx_src/transmitter.cpp:105) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_7' (tx_src/transmitter.cpp:122) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (tx_src/transmitter.cpp:136) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_10' (tx_src/transmitter.cpp:161) in function 'transmitter' automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 899.273 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:29) in function 'transmitter'.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 981.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 983.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 983.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 983.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_54_3' (loop 'VITIS_LOOP_54_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:56) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 985.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 985.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_101_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 985.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 985.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_105_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 985.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 985.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 986.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 986.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' (loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'sub' operation ('result.V') and 'sitodp' operation ('tmp_5', tx_src/transmitter.cpp:138).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 27, loop 'VITIS_LOOP_133_8_VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 987.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 987.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 98, loop 'VITIS_LOOP_161_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 988.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 988.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 988.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 988.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_29_1'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_29_1_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 988.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 989.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_54_3' pipeline 'VITIS_LOOP_54_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 991.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_101_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_101_5' pipeline 'VITIS_LOOP_101_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_101_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_101_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 995.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_105_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_105_6' pipeline 'VITIS_LOOP_105_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_105_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_123_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_123_7' pipeline 'VITIS_LOOP_123_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_123_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 996.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_133_8_VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_133_8_VITIS_LOOP_136_9_h_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 998.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_161_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_161_10' pipeline 'VITIS_LOOP_161_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_161_10'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_161_10_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1003.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_encodedDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_qpskDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_symbolsI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_dataUpsampledI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1007.359 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1011.172 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1018.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for transmitter.
INFO: [VLOG 209-307] Generating Verilog RTL for transmitter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.16 seconds. CPU system time: 1.39 seconds. Elapsed time: 16.62 seconds; current allocated memory: 263.059 MB.
INFO: [HLS 200-112] Total CPU user time: 18.4 seconds. Total CPU system time: 1.77 seconds. Total elapsed time: 30.14 seconds; peak allocated memory: 1019.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.43 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.73 seconds; current allocated memory: 757.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 833.191 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 898.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'output_i' (tx_src/transmitter.cpp:20:107)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.22 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.83 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i16' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.78 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 772.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 788.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 833.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'transmitter/output_i' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 833.348 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 836.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for transmitter.
INFO: [VLOG 209-307] Generating Verilog RTL for transmitter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 177.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.49 seconds. CPU system time: 1.26 seconds. Elapsed time: 11.78 seconds; current allocated memory: 80.105 MB.
INFO: [HLS 200-112] Total CPU user time: 13.15 seconds. Total CPU system time: 1.62 seconds. Total elapsed time: 24.7 seconds; peak allocated memory: 836.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.37 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_54_3' (tx_src/transmitter.cpp:54:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:137:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:138:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.63 seconds; current allocated memory: 757.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 790.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 833.195 MB.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i16' into 'transmitter' (tx_src/transmitter.cpp:137) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.48 seconds; current allocated memory: 898.988 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:30:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:31:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:57:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:63:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:102:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:103:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:107:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:124:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:125:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:137:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:138:24)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument ';', expects identifier (tx_src/transmitter.cpp:128:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.49 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:143:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:144:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.54 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.14 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 775.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 791.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 830.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 835.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 835.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument ';', expects identifier (tx_src/transmitter.cpp:128:29)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.44 seconds; current allocated memory: 756.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<short>::is_signed, bool>::type)' into 'short generic_cast_IEEE754<short, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'short generic_cast_IEEE754<short, double>(double, bool)' into '__hls_fptosi_double_i16' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, short*)' (tx_src/transmitter.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:143:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:144:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.52 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.09 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 775.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 791.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 830.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 835.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 835.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.5 seconds; current allocated memory: 756.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 256 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 256 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_127_7' (tx_src/transmitter.cpp:127:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, double*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.39 seconds. CPU system time: 0.51 seconds. Elapsed time: 10.9 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 780.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 790.500 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 829.125 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 834.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 834.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 836.543 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 841.973 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.02 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.59 seconds; current allocated memory: 756.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_10' (tx_src/transmitter.cpp:167:21) in function 'transmitter' partially with a factor of 512 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_138_8' (tx_src/transmitter.cpp:138:20) in function 'transmitter' partially with a factor of 512 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_127_7' (tx_src/transmitter.cpp:127:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_108_6' (tx_src/transmitter.cpp:108:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_103_5' (tx_src/transmitter.cpp:103:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_55_3' (tx_src/transmitter.cpp:55:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_29_1' (tx_src/transmitter.cpp:29:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(short*, short*, double*)' (tx_src/transmitter.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.65 seconds. CPU system time: 0.51 seconds. Elapsed time: 21.18 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 788.809 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 790.719 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 829.305 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:31:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:32:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 834.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_scrambledDataQ_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 834.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 836.723 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 842.160 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.26 seconds; current allocated memory: 756.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:149:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:150:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.85 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.44 seconds; current allocated memory: 757.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 780.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 819.410 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.06 seconds; current allocated memory: 873.410 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:50:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:78:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:84:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:117:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:149:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:150:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:173:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 886.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 886.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 886.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.2 seconds; current allocated memory: 756.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_48_2' (tx_src/transmitter.cpp:48:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:149:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:150:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.54 seconds; current allocated memory: 757.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.88 seconds; current allocated memory: 780.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.64 seconds; current allocated memory: 819.293 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.84 seconds; current allocated memory: 875.102 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:50:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:78:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:84:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:117:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:149:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:150:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:173:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 887.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 889.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 889.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.24 seconds; current allocated memory: 756.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_161_11' (tx_src/transmitter.cpp:161:21) in function 'transmitter' partially with a factor of 256 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_48_2' (tx_src/transmitter.cpp:48:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:149:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:150:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.03 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.56 seconds; current allocated memory: 757.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.25 seconds; current allocated memory: 793.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.93 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 833.602 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.59 seconds; current allocated memory: 900.734 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:50:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:78:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:84:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:112:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:117:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:135:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:149:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:150:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:173:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.67 seconds; current allocated memory: 941.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.6 seconds; current allocated memory: 943.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 943.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.51 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.17 seconds; current allocated memory: 757.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_161_11' (tx_src/transmitter.cpp:161:21) in function 'transmitter' partially with a factor of 128 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_133_8' (tx_src/transmitter.cpp:133:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_115_7' (tx_src/transmitter.cpp:115:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_110_6' (tx_src/transmitter.cpp:110:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_75_4' (tx_src/transmitter.cpp:75:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_48_2' (tx_src/transmitter.cpp:48:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:149:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:150:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.23 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.81 seconds; current allocated memory: 757.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.25 seconds; current allocated memory: 789.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.72 seconds; current allocated memory: 825.820 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.61 seconds; current allocated memory: 888.168 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:50:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:51:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:214:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:78:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:84:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:112:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:113:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:117:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:118:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:136:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:149:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:150:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:173:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 926.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 928.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 928.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.93 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.83 seconds; current allocated memory: 757.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_173_11' (tx_src/transmitter.cpp:173:21) in function 'transmitter' partially with a factor of 128 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_143_8' (tx_src/transmitter.cpp:143:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_124_7' (tx_src/transmitter.cpp:124:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_119_6' (tx_src/transmitter.cpp:119:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_81_4' (tx_src/transmitter.cpp:81:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_2' (tx_src/transmitter.cpp:50:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:160:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:161:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.56 seconds. CPU system time: 0.57 seconds. Elapsed time: 8.44 seconds; current allocated memory: 758.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.27 seconds; current allocated memory: 789.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.46 seconds; current allocated memory: 825.902 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.37 seconds; current allocated memory: 888.230 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:52:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:53:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:225:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:226:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:84:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:121:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:122:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:126:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:127:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:145:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:146:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:160:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:161:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:185:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.01 seconds; current allocated memory: 926.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 928.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 750.426 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.54 seconds. Elapsed time: 5.12 seconds; current allocated memory: 751.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_182_11' (tx_src/transmitter.cpp:182:21) in function 'transmitter' partially with a factor of 128 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_150_8' (tx_src/transmitter.cpp:150:20) in function 'transmitter' partially with a factor of 64 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_130_7' (tx_src/transmitter.cpp:130:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_125_6' (tx_src/transmitter.cpp:125:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_84_4' (tx_src/transmitter.cpp:84:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_2' (tx_src/transmitter.cpp:51:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:169:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:170:27)
INFO: [HLS 214-248] Applying array_partition to 'preamble_bpskQ': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'preamble_bpskI': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'scrambledDataI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:47:8)
INFO: [HLS 214-248] Applying array_partition to 'scrambledDataQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:47:28)
INFO: [HLS 214-248] Applying array_partition to 'encodedDataI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:62:9)
INFO: [HLS 214-248] Applying array_partition to 'encodedDataQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:63:9)
INFO: [HLS 214-248] Applying array_partition to 'qpskDataI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:78:9)
INFO: [HLS 214-248] Applying array_partition to 'qpskDataQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:79:9)
INFO: [HLS 214-248] Applying array_partition to 'symbolsI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:119:9)
INFO: [HLS 214-248] Applying array_partition to 'symbolsQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:120:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.69 seconds. CPU system time: 0.5 seconds. Elapsed time: 9.21 seconds; current allocated memory: 752.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 752.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.54 seconds; current allocated memory: 791.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.56 seconds; current allocated memory: 836.629 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:53:22) to (tx_src/transmitter.cpp:51:19) in function 'transmitter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:78:9) to (tx_src/transmitter.cpp:92:7) in function 'transmitter'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:86:6) to (tx_src/transmitter.cpp:92:7) in function 'transmitter'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (tx_src/transmitter.cpp:132:20) to (tx_src/transmitter.cpp:130:20) in function 'transmitter'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'transmitter' (tx_src/transmitter.cpp:19:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.81 seconds; current allocated memory: 909.031 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:152:20)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:169:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:170:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:194:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.98 seconds; current allocated memory: 978.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 983.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 983.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 18.02 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 18.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 18.96 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 14.45 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'transmitter' is 9228 from HDL expression: ((icmp_ln130_1_fu_28429_p2 == 1'd1) & (icmp_ln130_fu_26313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state96))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1298_64_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_496_64_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_506_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_817_16_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_817_64_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_977_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_977_64_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_h_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_real_sample_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_vla42_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_dataUpsampledI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_dataPulseShapedI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.35 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 24.25 seconds. CPU system time: 0.29 seconds. Elapsed time: 24.62 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.344 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.47 seconds. CPU system time: 0.53 seconds. Elapsed time: 5 seconds; current allocated memory: 756.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:170:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:171:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.86 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.37 seconds; current allocated memory: 757.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 780.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.04 seconds; current allocated memory: 819.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.11 seconds; current allocated memory: 873.426 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:53:21)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:54:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:236:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:94:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:128:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:129:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:133:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:134:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:170:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:171:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:195:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 886.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 886.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 886.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.61 seconds; current allocated memory: 757.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_85_4' (tx_src/transmitter.cpp:85:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_3' (tx_src/transmitter.cpp:68:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_51_2' (tx_src/transmitter.cpp:51:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:170:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:171:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.84 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 757.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.22 seconds; current allocated memory: 802.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.38 seconds. CPU system time: 0 seconds. Elapsed time: 9.4 seconds; current allocated memory: 832.457 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.05 seconds; current allocated memory: 887.113 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataI' (tx_src/transmitter.cpp:53:20)
INFO: [HLS 200-472] Inferring partial write operation for 'scrambledDataQ' (tx_src/transmitter.cpp:54:21)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:70:2)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataQ' (tx_src/transmitter.cpp:71:3)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:88:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:94:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:128:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:129:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:133:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:134:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:170:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:171:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:195:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 908.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 908.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 908.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 920.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 750.426 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.57 seconds. Elapsed time: 5.18 seconds; current allocated memory: 751.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:172:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:173:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.38 seconds; current allocated memory: 752.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 752.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.57 seconds; current allocated memory: 779.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.75 seconds; current allocated memory: 813.895 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.38 seconds; current allocated memory: 868.887 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:239:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:155:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:172:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:173:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:197:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 889.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 889.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 890.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.6 seconds. Elapsed time: 5.13 seconds; current allocated memory: 756.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_167_8' (tx_src/transmitter.cpp:167:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_86_3' (tx_src/transmitter.cpp:86:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.19 seconds. CPU system time: 0.53 seconds. Elapsed time: 5.71 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 787.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 823.539 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_2' (tx_src/transmitter.cpp:52) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_3' (tx_src/transmitter.cpp:86) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_5' (tx_src/transmitter.cpp:127) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_132_6' (tx_src/transmitter.cpp:132) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_7' (tx_src/transmitter.cpp:152) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_171_9' (tx_src/transmitter.cpp:171) in function 'transmitter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_10' (tx_src/transmitter.cpp:208) in function 'transmitter' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 882.055 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_167_8' (tx_src/transmitter.cpp:167:29) in function 'transmitter' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:243:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:244:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:89:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:95:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:129:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:134:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:154:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:155:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:188:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to schedule 'load' operation ('encodedDataI_load_1', tx_src/transmitter.cpp:88) on array 'encodedDataI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to schedule 'load' operation ('encodedDataI_load_3', tx_src/transmitter.cpp:88) on array 'encodedDataI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to schedule 'load' operation ('encodedDataI_load_5', tx_src/transmitter.cpp:88) on array 'encodedDataI' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to schedule 'load' operation ('encodedDataI_load_7', tx_src/transmitter.cpp:88) on array 'encodedDataI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_86_3' (loop 'VITIS_LOOP_86_3'): Unable to schedule 'load' operation ('encodedDataI_load_13', tx_src/transmitter.cpp:88) on array 'encodedDataI' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'encodedDataI'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_127_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_127_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_127_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_132_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_132_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_152_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_9' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_91' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_1_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_1', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_92' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_2_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_2', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_93' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_3_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_3', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_94' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_4_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_4', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.5 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_95' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_5_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_5', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_96' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_6_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_6', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_97' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_7_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_7', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_98' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_8_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_8', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_99' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_9_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_9', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_910' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_910' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_10_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_911' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_911' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_11_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_912' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_912' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_12_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_913' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_913' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_13_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_914' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_914' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_14_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_171_915' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_171_9'.
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 106, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 110, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
WARNING: [HLS 200-880] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_171_915' (loop 'VITIS_LOOP_171_9'): Unable to enforce a carried dependence constraint (II = 111, distance = 1, offset = 1) between 'dadd' operation ('add189_15_14', tx_src/transmitter.cpp:174) and 'dadd' operation ('dataPulseShapedQ_s', tx_src/transmitter.cpp:174).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 112, Depth = 123, loop 'VITIS_LOOP_171_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_208_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_208_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.29 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.6 seconds. CPU system time: 0 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_52_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_52_2' pipeline 'VITIS_LOOP_52_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_52_2'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_52_2_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_86_3' pipeline 'VITIS_LOOP_86_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_127_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_127_5' pipeline 'VITIS_LOOP_127_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_127_5'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_transmitter_Pipeline_VITIS_LOOP_127_5_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_132_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_132_6' pipeline 'VITIS_LOOP_132_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_132_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_152_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_152_7' pipeline 'VITIS_LOOP_152_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_152_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_9' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_91' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_92' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_93' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_94' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_95' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_96' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_97' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_98' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_98' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_98'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_99' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_99' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_99'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_910' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_910' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_910'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_911' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_911' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_911'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_912' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_912' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_912'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_913' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_913' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_913'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_914' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_914' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_914'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_171_915' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_171_915' pipeline 'VITIS_LOOP_171_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_171_915'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_208_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_208_10' pipeline 'VITIS_LOOP_208_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_208_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_h_ROM_AUTO_1R' using auto ROMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.42 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.04 seconds; current allocated memory: 756.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_168_8' (tx_src/transmitter.cpp:168:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_172_9' (tx_src/transmitter.cpp:172:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.16 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.71 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 787.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 823.547 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 881.996 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:244:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:245:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:155:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:189:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 914.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_i32' to 'p_hls_fptosi_double_i32'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 916.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 916.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.7 seconds; current allocated memory: 965.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 53.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 53.36 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.51 seconds. Elapsed time: 5.02 seconds; current allocated memory: 757.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_9' (tx_src/transmitter.cpp:174:21) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_174_9' (tx_src/transmitter.cpp:174:21) in function 'transmitter' has been removed because the loop is unrolled completely (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:177:25)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:178:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.27 seconds. CPU system time: 0.48 seconds. Elapsed time: 7.76 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.06 seconds; current allocated memory: 800.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.97 seconds. CPU system time: 0 seconds. Elapsed time: 5.03 seconds; current allocated memory: 827.266 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.71 seconds; current allocated memory: 891.051 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:247:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:248:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:173:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:178:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:206:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.68 seconds; current allocated memory: 915.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_169_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_8'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_169_8' (loop 'VITIS_LOOP_169_8'): Unable to schedule 'load' operation ('dataUpsampledI_load_33', tx_src/transmitter.cpp:177) on array 'dataUpsampledI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dataUpsampledI'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.27 seconds; current allocated memory: 756.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_9' (tx_src/transmitter.cpp:174:21) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:177:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:178:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.48 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.01 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.97 seconds; current allocated memory: 800.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.1 seconds; current allocated memory: 827.254 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.96 seconds; current allocated memory: 890.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:247:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:248:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:173:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:177:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:178:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:206:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.65 seconds; current allocated memory: 915.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_169_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_8'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_169_8' (loop 'VITIS_LOOP_169_8'): Unable to schedule 'load' operation ('dataUpsampledI_load_67', tx_src/transmitter.cpp:177) on array 'dataUpsampledI' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'dataUpsampledI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_169_8' (loop 'VITIS_LOOP_169_8'): Unable to schedule 'load' operation ('dataUpsampledI_load_84', tx_src/transmitter.cpp:177) on array 'dataUpsampledI' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'dataUpsampledI'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.52 seconds. Elapsed time: 5.12 seconds; current allocated memory: 756.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_174_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:174:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_9' (tx_src/transmitter.cpp:174:21) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:177:27)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:178:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.16 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.71 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.47 seconds; current allocated memory: 800.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.14 seconds; current allocated memory: 827.258 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.18 seconds; current allocated memory: 890.055 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:247:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:248:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:19)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:172:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:173:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:177:24)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:178:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:206:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.66 seconds; current allocated memory: 915.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_169_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledQ'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'dataUpsampledI'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_169_8'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_169_8' (loop 'VITIS_LOOP_169_8'): Unable to schedule 'load' operation ('dataUpsampledI_load_16', tx_src/transmitter.cpp:177) on array 'dataUpsampledI' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'dataUpsampledI'.
WARNING: [HLS 200-885] The II Violation in module 'transmitter_Pipeline_VITIS_LOOP_169_8' (loop 'VITIS_LOOP_169_8'): Unable to schedule 'load' operation ('dataUpsampledI_load_33', tx_src/transmitter.cpp:177) on array 'dataUpsampledI' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'dataUpsampledI'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.26 seconds; current allocated memory: 757.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_169_8' (tx_src/transmitter.cpp:169:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_174_9' (tx_src/transmitter.cpp:174:21) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_133_6' (tx_src/transmitter.cpp:133:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_5' (tx_src/transmitter.cpp:128:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.61 seconds. CPU system time: 0.54 seconds. Elapsed time: 6.16 seconds; current allocated memory: 758.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.125 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 34.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 34.89 seconds; current allocated memory: 799.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 36.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 36.14 seconds; current allocated memory: 825.023 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 35.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 35.36 seconds; current allocated memory: 891.043 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:247:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:248:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledI' (tx_src/transmitter.cpp:156:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataUpsampledQ' (tx_src/transmitter.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:177:22)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:178:24)
INFO: [HLS 200-472] Inferring partial write operation for 'vla42' (tx_src/transmitter.cpp:206:21)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 37.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 37.82 seconds; current allocated memory: 917.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.47 seconds; current allocated memory: 969.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 19.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.28 seconds; current allocated memory: 997.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.58 seconds. Elapsed time: 5.14 seconds; current allocated memory: 757.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:185:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_174_8' (tx_src/transmitter.cpp:174:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_9' (tx_src/transmitter.cpp:185:23) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_133_6' (tx_src/transmitter.cpp:133:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_128_5' (tx_src/transmitter.cpp:128:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_87_3' (tx_src/transmitter.cpp:87:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:189:17)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:190:24)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:146:11)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:147:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedI': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:161:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedQ': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:162:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 54.29 seconds. CPU system time: 0.88 seconds. Elapsed time: 55.22 seconds; current allocated memory: 794.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 794.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.55 seconds; current allocated memory: 878.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.42 seconds; current allocated memory: 917.484 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 15.54 seconds. CPU system time: 0.09 seconds. Elapsed time: 15.67 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:260:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:261:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:90:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:130:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:131:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:135:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:136:19)
INFO: [HLS 200-472] Inferring partial write operation for 'real_output' (tx_src/transmitter.cpp:219:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:194:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:195:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.24 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_174_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_174_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 971, loop 'VITIS_LOOP_174_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.44 seconds. CPU system time: 0.07 seconds. Elapsed time: 22.52 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 737.59 seconds. CPU system time: 0.51 seconds. Elapsed time: 739.41 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.74 seconds. CPU system time: 0.15 seconds. Elapsed time: 50.94 seconds; current allocated memory: 1.421 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.67 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_174_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_174_8' pipeline 'VITIS_LOOP_174_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'transmitter_Pipeline_VITIS_LOOP_174_8' is 221293 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5936 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 386 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_523313_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_174_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 83.95 seconds. CPU system time: 0.76 seconds. Elapsed time: 84.88 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'transmitter' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'encoder_state_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter'.
INFO: [RTMG 210-279] Implementing memory 'transmitter_pnGenSequence_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_preamble_bpskI_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_cos_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'transmitter_sin_coefficients_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_real_sample_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_real_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_encodedDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_qpskDataI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_symbolsI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'transmitter_dataPulseShapedI_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 302.76 seconds. CPU system time: 0.4 seconds. Elapsed time: 303.34 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 43.9 seconds. CPU system time: 0.09 seconds. Elapsed time: 43.99 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.109 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for transmitter.
INFO: [VLOG 209-307] Generating Verilog RTL for transmitter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.04 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.24 seconds; current allocated memory: 757.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:193:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_182_8' (tx_src/transmitter.cpp:182:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_9' (tx_src/transmitter.cpp:193:23) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_141_6' (tx_src/transmitter.cpp:141:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_136_5' (tx_src/transmitter.cpp:136:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_3' (tx_src/transmitter.cpp:95:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:197:17)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:198:24)
INFO: [HLS 214-248] Applying array_partition to '_ZL13pnGenSequence': Complete partitioning on dimension 1. (tx_src/transmitter.h:52:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (tx_src/transmitter.h:107:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (tx_src/transmitter.h:105:0)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:154:11)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:155:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedI': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:169:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedQ': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:170:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 55.66 seconds. CPU system time: 0.97 seconds. Elapsed time: 56.75 seconds; current allocated memory: 794.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 794.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.86 seconds; current allocated memory: 878.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.89 seconds; current allocated memory: 917.605 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.98 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:268:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:269:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:104:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:138:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:139:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:143:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:144:19)
INFO: [HLS 200-472] Inferring partial write operation for 'real_output' (tx_src/transmitter.cpp:227:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:203:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.55 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_182_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 971, loop 'VITIS_LOOP_182_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 22.47 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 746.43 seconds. CPU system time: 0.52 seconds. Elapsed time: 748.78 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_214_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 95, loop 'VITIS_LOOP_214_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 49.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 50.25 seconds; current allocated memory: 1.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.96 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_182_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_182_8' pipeline 'VITIS_LOOP_182_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'transmitter_Pipeline_VITIS_LOOP_182_8' is 221293 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5936 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 386 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_523313_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_182_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 82.2 seconds. CPU system time: 0.79 seconds. Elapsed time: 83.04 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_214_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_214_10' pipeline 'VITIS_LOOP_214_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_214_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 307.41 seconds. CPU system time: 0.57 seconds. Elapsed time: 308.44 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_last_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./transmitter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name transmitter transmitter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.359 MB.
INFO: [HLS 200-10] Analyzing design file 'tx_src/transmitter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.78 seconds. Elapsed time: 6.09 seconds; current allocated memory: 757.262 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_9' is marked as complete unroll implied by the pipeline pragma (tx_src/transmitter.cpp:193:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_233_11' (tx_src/transmitter.cpp:233:21) in function 'transmitter' partially with a factor of 128 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_182_8' (tx_src/transmitter.cpp:182:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_9' (tx_src/transmitter.cpp:193:23) in function 'transmitter' completely with a factor of 193 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_141_6' (tx_src/transmitter.cpp:141:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_136_5' (tx_src/transmitter.cpp:136:20) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_95_3' (tx_src/transmitter.cpp:95:19) in function 'transmitter' partially with a factor of 16 (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'encoder(short, short*, short*)' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'transmitter(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)' (tx_src/transmitter.cpp:20:0)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:197:17)
WARNING: [HLS 214-167] The program may have out of bound array access (tx_src/transmitter.cpp:198:24)
INFO: [HLS 214-248] Applying array_partition to '_ZL13pnGenSequence': Complete partitioning on dimension 1. (tx_src/transmitter.h:52:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22sin_coefficients_table': Complete partitioning on dimension 1. (tx_src/transmitter.h:107:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22cos_coefficients_table': Complete partitioning on dimension 1. (tx_src/transmitter.h:105:0)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledI': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:154:11)
INFO: [HLS 214-248] Applying array_partition to 'dataUpsampledQ': Complete partitioning on dimension 1. (tx_src/transmitter.cpp:155:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedI': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:169:11)
INFO: [HLS 214-248] Applying array_partition to 'dataPulseShapedQ': Cyclic partitioning with factor 16 on dimension 1. (tx_src/transmitter.cpp:170:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 63.71 seconds. CPU system time: 1.07 seconds. Elapsed time: 65.2 seconds; current allocated memory: 794.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 794.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.78 seconds; current allocated memory: 879.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.31 seconds; current allocated memory: 921.953 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 18.41 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:268:10)
INFO: [HLS 200-472] Inferring partial write operation for 'encodedDataI' (tx_src/transmitter.cpp:269:10)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataI' (tx_src/transmitter.cpp:98:17)
INFO: [HLS 200-472] Inferring partial write operation for 'qpskDataQ' (tx_src/transmitter.cpp:104:17)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:138:14)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:139:15)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsI' (tx_src/transmitter.cpp:143:18)
INFO: [HLS 200-472] Inferring partial write operation for 'symbolsQ' (tx_src/transmitter.cpp:144:19)
INFO: [HLS 200-472] Inferring partial write operation for 'real_output' (tx_src/transmitter.cpp:227:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedI' (tx_src/transmitter.cpp:202:25)
INFO: [HLS 200-472] Inferring partial write operation for 'dataPulseShapedQ' (tx_src/transmitter.cpp:203:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 14.92 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'transmitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_182_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 971, loop 'VITIS_LOOP_182_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 22.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 22.71 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 730.19 seconds. CPU system time: 0.47 seconds. Elapsed time: 731.86 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter_Pipeline_VITIS_LOOP_214_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_214_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 95, loop 'VITIS_LOOP_214_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.51 seconds. CPU system time: 0.13 seconds. Elapsed time: 50.67 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.85 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_182_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_182_8' pipeline 'VITIS_LOOP_182_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'transmitter_Pipeline_VITIS_LOOP_182_8' is 221293 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 5936 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 386 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_523313_32_1_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_182_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 83.66 seconds. CPU system time: 0.74 seconds. Elapsed time: 84.55 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter_Pipeline_VITIS_LOOP_214_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'transmitter_Pipeline_VITIS_LOOP_214_10' pipeline 'VITIS_LOOP_214_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'transmitter_Pipeline_VITIS_LOOP_214_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 311.13 seconds. CPU system time: 0.5 seconds. Elapsed time: 312.05 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transmitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/input_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'transmitter/output_i_V_user_V' to 'axis' (register, both mode).
