$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # Q $end
  $var wire 1 $ Qbar $end
  $var wire 1 % S $end
  $var wire 1 & R $end
  $scope module Top $end
   $var wire 1 # Q $end
   $var wire 1 $ Qbar $end
   $var wire 1 % S $end
   $var wire 1 & R $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
1%
0&
#2
#3
1#
0$
0%
1&
#4
1$
0&
#5
#6
0$
1&
#7
1$
0&
#8
0#
1%
#9
#10
1#
0%
#11
0#
1%
#12
#13
1&
#14
1#
0%
0&
#15
0$
1%
1&
#16
1$
0%
0&
#17
0$
1%
1&
#18
0%
#19
#20
1$
0&
