{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733279616220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733279616224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:33:36 2024 " "Processing started: Tue Dec 03 21:33:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733279616224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279616224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3201Final -c 3201Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3201Final -c 3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279616224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733279616635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733279616635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.v 1 1 " "Found 1 design units, including 1 entities, in source file sonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279621858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621858 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist LuongMarcoFinal.v(26) " "Verilog HDL Declaration warning at LuongMarcoFinal.v(26): \"dist\" is SystemVerilog-2005 keyword" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733279621860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LuongMarcoFinal.v(47) " "Verilog HDL information at LuongMarcoFinal.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733279621860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luongmarcofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file luongmarcofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 LuongMarcoFinal " "Found entity 1: LuongMarcoFinal" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279621860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "7seg.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279621862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file motorctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 motorCtrl " "Found entity 1: motorCtrl" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279621864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beepblink.v 1 1 " "Found 1 design units, including 1 entities, in source file beepblink.v" { { "Info" "ISGN_ENTITY_NAME" "1 beepBlink " "Found entity 1: beepBlink" {  } { { "beepBlink.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/beepBlink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279621866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LuongMarcoFinal " "Elaborating entity \"LuongMarcoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733279621935 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LuongMarcoFinal.v(65) " "Verilog HDL Case Statement information at LuongMarcoFinal.v(65): all case item expressions in this case statement are onehot" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733279621936 "|LuongMarcoFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LuongMarcoFinal.v(78) " "Verilog HDL assignment warning at LuongMarcoFinal.v(78): truncated value with size 32 to match size of target (3)" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733279621936 "|LuongMarcoFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:sn " "Elaborating entity \"sonic\" for hierarchy \"sonic:sn\"" {  } { { "LuongMarcoFinal.v" "sn" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279621937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:one " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:one\"" {  } { { "LuongMarcoFinal.v" "one" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279621938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beepBlink beepBlink:bb " "Elaborating entity \"beepBlink\" for hierarchy \"beepBlink:bb\"" {  } { { "LuongMarcoFinal.v" "bb" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279621940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorCtrl motorCtrl:mc " "Elaborating entity \"motorCtrl\" for hierarchy \"motorCtrl:mc\"" {  } { { "LuongMarcoFinal.v" "mc" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279621941 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2FReg motorCtrl.v(21) " "Verilog HDL Always Construct warning at motorCtrl.v(21): inferring latch(es) for variable \"m2FReg\", which holds its previous value in one or more paths through the always construct" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733279621941 "|LuongMarcoFinal|motorCtrl:mc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m2BReg motorCtrl.v(21) " "Verilog HDL Always Construct warning at motorCtrl.v(21): inferring latch(es) for variable \"m2BReg\", which holds its previous value in one or more paths through the always construct" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733279621941 "|LuongMarcoFinal|motorCtrl:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2BReg motorCtrl.v(21) " "Inferred latch for \"m2BReg\" at motorCtrl.v(21)" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621941 "|LuongMarcoFinal|motorCtrl:mc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m2FReg motorCtrl.v(21) " "Inferred latch for \"m2FReg\" at motorCtrl.v(21)" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279621941 "|LuongMarcoFinal|motorCtrl:mc"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "LuongMarcoFinal.v" "Mod0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "LuongMarcoFinal.v" "Div0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "LuongMarcoFinal.v" "Mod1" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "LuongMarcoFinal.v" "Div1" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "LuongMarcoFinal.v" "Mod2" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "LuongMarcoFinal.v" "Div2" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "LuongMarcoFinal.v" "Mod3" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:sn\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:sn\|Mod1\"" {  } { { "sonic.v" "Mod1" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:sn\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:sn\|Mod0\"" {  } { { "sonic.v" "Mod0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "beepBlink:bb\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"beepBlink:bb\|Mod0\"" {  } { { "beepBlink.v" "Mod0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/beepBlink.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "LuongMarcoFinal.v" "Mod4" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:sn\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:sn\|Div0\"" {  } { { "sonic.v" "Div0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:sn\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:sn\|Mod2\"" {  } { { "sonic.v" "Mod2" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279622169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733279622169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622197 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qll " "Found entity 1: lpm_divide_qll" {  } { { "db/lpm_divide_qll.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_qll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622313 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ntl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ntl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ntl " "Found entity 1: lpm_divide_ntl" {  } { { "db/lpm_divide_ntl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_ntl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622354 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_qtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_2ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622431 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_4vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:sn\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"sonic:sn\|lpm_divide:Mod1\"" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:sn\|lpm_divide:Mod1 " "Instantiated megafunction \"sonic:sn\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622512 ""}  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tll " "Found entity 1: lpm_divide_tll" {  } { { "db/lpm_divide_tll.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_tll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:sn\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sonic:sn\|lpm_divide:Mod0\"" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:sn\|lpm_divide:Mod0 " "Instantiated megafunction \"sonic:sn\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 22 " "Parameter \"LPM_WIDTHD\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622547 ""}  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_anl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "beepBlink:bb\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"beepBlink:bb\|lpm_divide:Mod0\"" {  } { { "beepBlink.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/beepBlink.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "beepBlink:bb\|lpm_divide:Mod0 " "Instantiated megafunction \"beepBlink:bb\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622632 ""}  } { { "beepBlink.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/beepBlink.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cnl " "Found entity 1: lpm_divide_cnl" {  } { { "db/lpm_divide_cnl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_cnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0le " "Found entity 1: alt_u_div_0le" {  } { { "db/alt_u_div_0le.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_0le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622720 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dnl " "Found entity 1: lpm_divide_dnl" {  } { { "db/lpm_divide_dnl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_dnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:sn\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonic:sn\|lpm_divide:Div0\"" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:sn\|lpm_divide:Div0 " "Instantiated megafunction \"sonic:sn\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622831 ""}  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_ptl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:sn\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"sonic:sn\|lpm_divide:Mod2\"" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279622918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:sn\|lpm_divide:Mod2 " "Instantiated megafunction \"sonic:sn\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733279622918 ""}  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733279622918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sll " "Found entity 1: lpm_divide_sll" {  } { { "db/lpm_divide_sll.tdf" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/lpm_divide_sll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733279622945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279622945 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733279623493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m1B GND " "Pin \"m1B\" is stuck at GND" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733279624747 "|LuongMarcoFinal|m1B"} { "Warning" "WMLS_MLS_STUCK_PIN" "m2B GND " "Pin \"m2B\" is stuck at GND" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733279624747 "|LuongMarcoFinal|m2B"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733279624747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733279624824 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733279625750 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_32_result_int\[0\]~0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div1\|lpm_divide_qtl:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~14 " "Logic cell \"lpm_divide:Div1\|lpm_divide_qtl:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[1\]~14\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_11_result_int\[1\]~14" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_2ie.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_32_result_int\[0\]~0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod2\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_4vl:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_mke:divider\|add_sub_14_result_int\[2\]~18 " "Logic cell \"lpm_divide:Div2\|lpm_divide_4vl:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_mke:divider\|add_sub_14_result_int\[2\]~18\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_14_result_int\[2\]~18" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_mke.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div2\|lpm_divide_4vl:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_mke:divider\|add_sub_14_result_int\[1\]~20 " "Logic cell \"lpm_divide:Div2\|lpm_divide_4vl:auto_generated\|sign_div_unsign_6nh:divider\|alt_u_div_mke:divider\|add_sub_14_result_int\[1\]~20\"" {  } { { "db/alt_u_div_mke.tdf" "add_sub_14_result_int\[1\]~20" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_mke.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_32_result_int\[0\]~0\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_32_result_int\[0\]~0" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_18_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_19_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_20_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_21_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_22_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_23_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_24_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_25_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_26_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_27_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_28_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_29_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod3\|lpm_divide_qll:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_she:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_she.tdf" "add_sub_31_result_int\[0\]~10" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/db/alt_u_div_she.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1733279625769 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1733279625769 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.map.smsg " "Generated suppressed messages file C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279625816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733279626021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733279626021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6683 " "Implemented 6683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733279626181 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733279626181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6646 " "Implemented 6646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733279626181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733279626181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733279626195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:33:46 2024 " "Processing ended: Tue Dec 03 21:33:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733279626195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733279626195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733279626195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733279626195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733279627131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733279627134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:33:46 2024 " "Processing started: Tue Dec 03 21:33:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733279627134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733279627134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 3201Final -c 3201Final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 3201Final -c 3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733279627134 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733279627215 ""}
{ "Info" "0" "" "Project  = 3201Final" {  } {  } 0 0 "Project  = 3201Final" 0 0 "Fitter" 0 0 1733279627215 ""}
{ "Info" "0" "" "Revision = 3201Final" {  } {  } 0 0 "Revision = 3201Final" 0 0 "Fitter" 0 0 1733279627215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733279627348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733279627349 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "3201Final 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"3201Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733279627367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733279627393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733279627393 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733279627537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733279627542 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733279627720 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733279627726 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733279627726 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733279627726 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733279627726 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733279627726 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1733279627726 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733279627728 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1733279628703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3201Final.sdc " "Synopsys Design Constraints File file not found: '3201Final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733279628705 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733279628705 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733279628728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1733279628728 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733279628728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733279628884 ""}  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 0 { 0 ""} 0 14309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733279628884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733279629330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733279629331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733279629331 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733279629332 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733279629333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733279629334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733279629334 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733279629335 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733279629396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733279629396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733279629396 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1733279629638 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1733279629638 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733279629639 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733279629649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733279630557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733279631092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733279631115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733279635900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733279635901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733279637052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733279639475 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733279639475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733279642617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733279642617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733279642620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.90 " "Total time spent on timing analysis during the Fitter is 1.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733279642886 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733279642912 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733279642912 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733279644448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733279644450 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1733279644450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733279645987 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733279646806 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733279647433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.fit.smsg " "Generated suppressed messages file C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733279647716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6147 " "Peak virtual memory: 6147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733279648729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:34:08 2024 " "Processing ended: Tue Dec 03 21:34:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733279648729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733279648729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733279648729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733279648729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733279649655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733279649658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:34:09 2024 " "Processing started: Tue Dec 03 21:34:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733279649658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733279649658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 3201Final -c 3201Final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 3201Final -c 3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733279649658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733279649890 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733279650903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733279650973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733279652348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:34:12 2024 " "Processing ended: Tue Dec 03 21:34:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733279652348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733279652348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733279652348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733279652348 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733279652956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733279653269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733279653272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 21:34:13 2024 " "Processing started: Tue Dec 03 21:34:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733279653272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733279653272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 3201Final -c 3201Final " "Command: quartus_sta 3201Final -c 3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733279653272 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733279653348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733279653687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733279653688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653711 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1733279653901 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "3201Final.sdc " "Synopsys Design Constraints File file not found: '3201Final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733279653952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653953 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733279653962 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name motion motion " "create_clock -period 1.000 -name motion motion" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733279653962 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733279653962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733279653972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733279653972 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733279653973 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733279653978 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733279653985 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733279653989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -69.297 " "Worst-case setup slack is -69.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.297           -7165.740 clk  " "  -69.297           -7165.740 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653994 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279653995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279653996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -324.386 clk  " "   -3.000            -324.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.222 motion  " "   -3.000              -4.222 motion " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279653997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279653997 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733279654008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733279654022 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1733279654022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733279654660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733279654794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733279654803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.889 " "Worst-case setup slack is -62.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.889           -6479.623 clk  " "  -62.889           -6479.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk  " "    0.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654808 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279654809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279654810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -324.386 clk  " "   -3.000            -324.386 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.222 motion  " "   -3.000              -4.222 motion " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654811 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733279654822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733279654919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733279654923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.668 " "Worst-case setup slack is -32.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.668           -3310.399 clk  " "  -32.668           -3310.399 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk  " "    0.143               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279654928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733279654929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -274.921 clk  " "   -3.000            -274.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.123 motion  " "   -3.000              -4.123 motion " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733279654930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733279654930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733279655449 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733279655458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733279655489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 21:34:15 2024 " "Processing ended: Tue Dec 03 21:34:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733279655489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733279655489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733279655489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733279655489 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733279656137 ""}
