<html>
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <title>Meghana Bikki</title>
        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <link rel="stylesheet" href="./styles/main.css">
    </head>
    <body>
        <div id="container--main">
            <a href="index.html">&#x2190; Go Back To Home Page</a>
            <h1>MEMORY DESIGN OF RAM IN ARTIX-7 FPGA KIT</h1>
            
            <p>To summarize, the design and implementation of a 16x8 RAM module on an
                FPGA kit represent a significant advancement in digital system
                performance and flexibility. By leveraging Verilog for hardware
                description and Xilinx Vivado for FPGA synthesis and implementation, the
                project achieves efficient memory management with minimal latency. Key
                components such as address decoding, data input/output multiplexing, and synchronous control logic ensure reliable operation within the FPGA
                architecture. The RAM module's ability to store and retrieve data on command, coupled
                with its integration into larger digital systems, underscores its utility in
                applications ranging from DSP and embedded systems to educational
                environments. The use of synchronous single-port access optimizes
                memory performance, enhancing overall system responsiveness and data
                throughput. This project not only demonstrates the power of FPGA
                technology in custom hardware design but also highlights its versatility in
                meeting diverse computational needs effectively</p>

            <li>Below linked is the project report containing requirements, code and video recording.</li>
            <a href="./assests/VLSI RAM REPORT.pdf">PROJECT REPORT</a>
            <ul>
        </div>
    </body>
</html>