{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586457386529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586457386534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 20:36:26 2020 " "Processing started: Thu Apr 09 20:36:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586457386534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457386534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457386534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586457386801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586457386801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-funcLab7 " "Found design unit 1: lab7-funcLab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394382 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457394382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/disp_seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/disp_seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_seg7-dispFunc " "Found design unit 1: disp_seg7-dispFunc" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394383 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_seg7 " "Found entity 1: disp_seg7" {  } { { "../../../Componentes/disp_seg7.vhd" "" { Text "E:/VLSI/Componentes/disp_seg7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457394383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi/componentes/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vlsi/componentes/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-aluFunc " "Found design unit 1: alu-aluFunc" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../../Componentes/alu.vhd" "" { Text "E:/VLSI/Componentes/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586457394385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457394385 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DIP_SW lab7.vhd(22) " "VHDL error at lab7.vhd(22): object \"DIP_SW\" is used but not declared" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586457394385 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DIP_SW lab7.vhd(23) " "VHDL error at lab7.vhd(23): object \"DIP_SW\" is used but not declared" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 23 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586457394385 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DIP_SW lab7.vhd(24) " "VHDL error at lab7.vhd(24): object \"DIP_SW\" is used but not declared" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 24 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586457394385 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DIP_SW lab7.vhd(25) " "VHDL error at lab7.vhd(25): object \"DIP_SW\" is used but not declared" {  } { { "lab7.vhd" "" { Text "E:/VLSI/Proyectos/lab7/ALU74381/lab7.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1586457394385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586457394490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 09 20:36:34 2020 " "Processing ended: Thu Apr 09 20:36:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586457394490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586457394490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586457394490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457394490 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586457395172 ""}
