# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../exer7.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../exer7.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../exer7.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../exer7.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" --include "/home/panos/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../exer7.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
