// Seed: 835128264
module module_0 ();
  always @(1 or 1) begin
    if (1)
      assume ((id_1 == 1));
      else if (id_1) id_1 = ~id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  module_0();
endmodule
