{"vcs1":{"timestamp_begin":1678602292.806903221, "rt":0.32, "ut":0.10, "st":0.09}}
{"vcselab":{"timestamp_begin":1678602293.160365240, "rt":0.34, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1678602293.520910359, "rt":0.18, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678602292.549181016}
{"VCS_COMP_START_TIME": 1678602292.549181016}
{"VCS_COMP_END_TIME": 1678602293.738037152}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337544}}
{"stitch_vcselab": {"peak_mem": 222596}}
