

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sun Apr 11 01:33:33 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      222|      222|  2.220 us|  2.220 us|  223|  223|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 223
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:7]   --->   Operation 224 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_5" [dfg_199.c:7]   --->   Operation 225 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [6/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 226 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %p_11_read" [dfg_199.c:21]   --->   Operation 227 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [6/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 228 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 229 [5/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 229 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 230 [5/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 230 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 231 [4/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 231 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 232 [4/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 232 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 233 [3/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 233 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 234 [3/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 234 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 235 [2/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 235 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 236 [2/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 236 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 237 [1/6] (6.28ns)   --->   "%v_9 = sitodp i64 %p_5_read" [dfg_199.c:15]   --->   Operation 237 'sitodp' 'v_9' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 238 [1/6] (6.28ns)   --->   "%conv8 = sitodp i32 %sext_ln21_1" [dfg_199.c:21]   --->   Operation 238 'sitodp' 'conv8' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.46>
ST_7 : Operation 239 [7/7] (8.46ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 239 'dadd' 'dc' <Predicate = true> <Delay = 8.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 240 [6/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 240 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 241 [5/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 241 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 242 [4/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 242 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 243 [3/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 243 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 244 [2/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 244 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 245 [1/7] (7.29ns)   --->   "%dc = dadd i64 %v_9, i64 %conv8" [dfg_199.c:21]   --->   Operation 245 'dadd' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.94>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 246 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 247 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %data_V"   --->   Operation 248 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_9, i1 0"   --->   Operation 249 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 250 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_8" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 251 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 252 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 253 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_8"   --->   Operation 254 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 255 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 256 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i46_cast_cast_cast = sext i12 %ush"   --->   Operation 257 'sext' 'sh_prom_i_i_i_i_i46_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i46_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i46_cast_cast_cast"   --->   Operation 258 'zext' 'sh_prom_i_i_i_i_i46_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast"   --->   Operation 259 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i46_cast_cast_cast_cast"   --->   Operation 260 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 261 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 262 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_1, i32 53, i32 116"   --->   Operation 263 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 264 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p" [dfg_199.c:7]   --->   Operation 265 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %p_read" [dfg_199.c:21]   --->   Operation 266 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %sext_ln21, i64 %p_5_read" [dfg_199.c:21]   --->   Operation 267 'add' 'add_ln21' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 268 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (3.52ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 269 'sub' 'result_V_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln21_1)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 270 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln21_1 = add i64 %result_V, i64 966" [dfg_199.c:21]   --->   Operation 271 'add' 'add_ln21_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 272 [68/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 272 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 273 [67/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 273 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 274 [66/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 274 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 275 [65/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 275 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 276 [64/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 276 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 277 [63/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 277 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 278 [62/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 278 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 279 [61/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 279 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 280 [60/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 280 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 281 [59/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 281 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 282 [58/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 282 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 283 [57/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 283 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 284 [56/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 284 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 285 [55/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 285 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 286 [54/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 286 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 287 [53/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 287 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 288 [52/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 288 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 289 [51/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 289 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 290 [50/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 290 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 291 [49/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 291 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 292 [48/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 292 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 293 [47/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 293 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 294 [46/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 294 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 295 [45/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 295 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 296 [44/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 296 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 297 [43/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 297 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 298 [42/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 298 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 299 [41/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 299 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 300 [40/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 300 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 301 [39/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 301 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 302 [38/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 302 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 303 [37/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 303 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 304 [36/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 304 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 305 [35/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 305 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 306 [34/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 306 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 307 [33/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 307 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 308 [32/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 308 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 309 [31/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 309 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 310 [30/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 310 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 311 [29/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 311 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 312 [28/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 312 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 313 [27/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 313 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 314 [26/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 314 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 315 [25/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 315 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 316 [24/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 316 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 317 [23/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 317 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 318 [22/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 318 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 319 [21/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 319 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 320 [20/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 320 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 321 [19/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 321 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 322 [18/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 322 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 323 [17/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 323 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 324 [16/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 324 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 325 [15/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 325 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 326 [14/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 326 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.28>
ST_71 : Operation 327 [13/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 327 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %p_read" [dfg_199.c:22]   --->   Operation 328 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 329 [6/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 329 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.28>
ST_72 : Operation 330 [12/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 330 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 331 [5/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 331 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.28>
ST_73 : Operation 332 [11/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 332 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 333 [4/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 333 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.28>
ST_74 : Operation 334 [10/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 334 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 335 [3/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 335 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.28>
ST_75 : Operation 336 [9/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 336 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 337 [2/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 337 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.28>
ST_76 : Operation 338 [8/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 338 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 339 [1/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln22" [dfg_199.c:22]   --->   Operation 339 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.46>
ST_77 : Operation 340 [7/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 340 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 341 [7/7] (8.46ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 341 'dadd' 'add' <Predicate = true> <Delay = 8.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.29>
ST_78 : Operation 342 [6/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 342 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 343 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 343 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.29>
ST_79 : Operation 344 [5/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 344 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 345 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 345 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.29>
ST_80 : Operation 346 [4/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 346 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 347 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 347 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.29>
ST_81 : Operation 348 [3/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 348 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 349 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 349 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.29>
ST_82 : Operation 350 [2/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 350 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 351 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 351 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.29>
ST_83 : Operation 352 [1/68] (5.07ns)   --->   "%sdiv_ln21 = sdiv i64 %add_ln21, i64 %add_ln21_1" [dfg_199.c:21]   --->   Operation 352 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 353 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv, i64 169.156" [dfg_199.c:23]   --->   Operation 353 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.46>
ST_84 : Operation 354 [1/1] (2.77ns)   --->   "%v = icmp_eq  i64 %sdiv_ln21, i64 0" [dfg_199.c:21]   --->   Operation 354 'icmp' 'v' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 355 [7/7] (8.46ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 355 'dadd' 'add1' <Predicate = true> <Delay = 8.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.29>
ST_85 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %v" [dfg_199.c:21]   --->   Operation 356 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 357 [6/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 357 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 358 [6/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 358 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.29>
ST_86 : Operation 359 [5/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 359 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 360 [5/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 360 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.29>
ST_87 : Operation 361 [4/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 361 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 362 [4/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 362 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.29>
ST_88 : Operation 363 [3/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 363 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 364 [3/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 364 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.29>
ST_89 : Operation 365 [2/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 365 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 366 [2/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 366 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.29>
ST_90 : Operation 367 [1/6] (6.28ns)   --->   "%conv1 = sitodp i64 %zext_ln21" [dfg_199.c:22]   --->   Operation 367 'sitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 368 [1/7] (7.29ns)   --->   "%add1 = dadd i64 %add, i64 644" [dfg_199.c:23]   --->   Operation 368 'dadd' 'add1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.55>
ST_91 : Operation 369 [59/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 369 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.55>
ST_92 : Operation 370 [58/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 370 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.55>
ST_93 : Operation 371 [57/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 371 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.55>
ST_94 : Operation 372 [56/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 372 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.55>
ST_95 : Operation 373 [55/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 373 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.55>
ST_96 : Operation 374 [54/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 374 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.55>
ST_97 : Operation 375 [53/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 375 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 4.55>
ST_98 : Operation 376 [52/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 376 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 4.55>
ST_99 : Operation 377 [51/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 377 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 4.55>
ST_100 : Operation 378 [50/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 378 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 4.55>
ST_101 : Operation 379 [49/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 379 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 4.55>
ST_102 : Operation 380 [48/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 380 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 4.55>
ST_103 : Operation 381 [47/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 381 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 4.55>
ST_104 : Operation 382 [46/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 382 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 4.55>
ST_105 : Operation 383 [45/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 383 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 4.55>
ST_106 : Operation 384 [44/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 384 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 4.55>
ST_107 : Operation 385 [43/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 385 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 4.55>
ST_108 : Operation 386 [42/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 386 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 4.55>
ST_109 : Operation 387 [41/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 387 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 4.55>
ST_110 : Operation 388 [40/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 388 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 4.55>
ST_111 : Operation 389 [39/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 389 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 4.55>
ST_112 : Operation 390 [38/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 390 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 4.55>
ST_113 : Operation 391 [37/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 391 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 4.55>
ST_114 : Operation 392 [36/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 392 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 4.55>
ST_115 : Operation 393 [35/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 393 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 4.55>
ST_116 : Operation 394 [34/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 394 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 4.55>
ST_117 : Operation 395 [33/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 395 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 4.55>
ST_118 : Operation 396 [32/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 396 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 4.55>
ST_119 : Operation 397 [31/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 397 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 4.55>
ST_120 : Operation 398 [30/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 398 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 4.55>
ST_121 : Operation 399 [29/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 399 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 4.55>
ST_122 : Operation 400 [28/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 400 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 4.55>
ST_123 : Operation 401 [27/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 401 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 4.55>
ST_124 : Operation 402 [26/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 402 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 4.55>
ST_125 : Operation 403 [25/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 403 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 4.55>
ST_126 : Operation 404 [24/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 404 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 4.55>
ST_127 : Operation 405 [23/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 405 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 4.55>
ST_128 : Operation 406 [22/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 406 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 4.55>
ST_129 : Operation 407 [21/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 407 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 4.55>
ST_130 : Operation 408 [20/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 408 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 4.55>
ST_131 : Operation 409 [19/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 409 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 4.55>
ST_132 : Operation 410 [18/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 410 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 4.55>
ST_133 : Operation 411 [17/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 411 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 4.55>
ST_134 : Operation 412 [16/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 412 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 4.55>
ST_135 : Operation 413 [15/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 413 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 4.55>
ST_136 : Operation 414 [14/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 414 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 4.55>
ST_137 : Operation 415 [13/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 415 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 4.55>
ST_138 : Operation 416 [12/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 416 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 4.55>
ST_139 : Operation 417 [11/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 417 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 4.55>
ST_140 : Operation 418 [10/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 418 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 4.55>
ST_141 : Operation 419 [9/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 419 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 4.55>
ST_142 : Operation 420 [8/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 420 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 4.55>
ST_143 : Operation 421 [7/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 421 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 4.55>
ST_144 : Operation 422 [6/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 422 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 4.55>
ST_145 : Operation 423 [5/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 423 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 4.55>
ST_146 : Operation 424 [4/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 424 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 4.55>
ST_147 : Operation 425 [3/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 425 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 4.55>
ST_148 : Operation 426 [2/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 426 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 4.55>
ST_149 : Operation 427 [1/59] (4.55ns)   --->   "%div = ddiv i64 %conv1, i64 %add1" [dfg_199.c:22]   --->   Operation 427 'ddiv' 'div' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 8.46>
ST_150 : Operation 428 [7/7] (8.46ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 428 'dadd' 'add2' <Predicate = true> <Delay = 8.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.29>
ST_151 : Operation 429 [6/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 429 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.29>
ST_152 : Operation 430 [5/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 430 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.29>
ST_153 : Operation 431 [4/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 431 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.29>
ST_154 : Operation 432 [3/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 432 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.29>
ST_155 : Operation 433 [2/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 433 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.29>
ST_156 : Operation 434 [1/7] (7.29ns)   --->   "%add2 = dadd i64 %div, i64 9319" [dfg_199.c:22]   --->   Operation 434 'dadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 8.46>
ST_157 : Operation 435 [7/7] (8.46ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 435 'dadd' 'add3' <Predicate = true> <Delay = 8.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.29>
ST_158 : Operation 436 [6/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 436 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.29>
ST_159 : Operation 437 [5/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 437 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.29>
ST_160 : Operation 438 [4/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 438 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.29>
ST_161 : Operation 439 [3/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 439 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.29>
ST_162 : Operation 440 [2/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 440 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.29>
ST_163 : Operation 441 [1/7] (7.29ns)   --->   "%add3 = dadd i64 %add2, i64 574" [dfg_199.c:23]   --->   Operation 441 'dadd' 'add3' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 4.55>
ST_164 : Operation 442 [59/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 442 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 4.55>
ST_165 : Operation 443 [58/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 443 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 4.55>
ST_166 : Operation 444 [57/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 444 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 4.55>
ST_167 : Operation 445 [56/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 445 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 4.55>
ST_168 : Operation 446 [55/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 446 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 4.55>
ST_169 : Operation 447 [54/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 447 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 4.55>
ST_170 : Operation 448 [53/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 448 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 4.55>
ST_171 : Operation 449 [52/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 449 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.55>
ST_172 : Operation 450 [51/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 450 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 4.55>
ST_173 : Operation 451 [50/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 451 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 4.55>
ST_174 : Operation 452 [49/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 452 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 4.55>
ST_175 : Operation 453 [48/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 453 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 4.55>
ST_176 : Operation 454 [47/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 454 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 4.55>
ST_177 : Operation 455 [46/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 455 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 4.55>
ST_178 : Operation 456 [45/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 456 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 4.55>
ST_179 : Operation 457 [44/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 457 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 4.55>
ST_180 : Operation 458 [43/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 458 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 4.55>
ST_181 : Operation 459 [42/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 459 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 4.55>
ST_182 : Operation 460 [41/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 460 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 4.55>
ST_183 : Operation 461 [40/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 461 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 4.55>
ST_184 : Operation 462 [39/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 462 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 4.55>
ST_185 : Operation 463 [38/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 463 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 4.55>
ST_186 : Operation 464 [37/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 464 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 4.55>
ST_187 : Operation 465 [36/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 465 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 4.55>
ST_188 : Operation 466 [35/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 466 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 4.55>
ST_189 : Operation 467 [34/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 467 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 4.55>
ST_190 : Operation 468 [33/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 468 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 4.55>
ST_191 : Operation 469 [32/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 469 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 4.55>
ST_192 : Operation 470 [31/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 470 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 4.55>
ST_193 : Operation 471 [30/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 471 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 4.55>
ST_194 : Operation 472 [29/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 472 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 4.55>
ST_195 : Operation 473 [28/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 473 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 4.55>
ST_196 : Operation 474 [27/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 474 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 4.55>
ST_197 : Operation 475 [26/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 475 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 4.55>
ST_198 : Operation 476 [25/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 476 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 4.55>
ST_199 : Operation 477 [24/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 477 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 4.55>
ST_200 : Operation 478 [23/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 478 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 4.55>
ST_201 : Operation 479 [22/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 479 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 4.55>
ST_202 : Operation 480 [21/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 480 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 4.55>
ST_203 : Operation 481 [20/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 481 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 4.55>
ST_204 : Operation 482 [19/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 482 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 4.55>
ST_205 : Operation 483 [18/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 483 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 4.55>
ST_206 : Operation 484 [17/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 484 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 4.55>
ST_207 : Operation 485 [16/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 485 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 4.55>
ST_208 : Operation 486 [15/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 486 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 4.55>
ST_209 : Operation 487 [14/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 487 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 4.55>
ST_210 : Operation 488 [13/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 488 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 4.55>
ST_211 : Operation 489 [12/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 489 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 4.55>
ST_212 : Operation 490 [11/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 490 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 4.55>
ST_213 : Operation 491 [10/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 491 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 4.55>
ST_214 : Operation 492 [9/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 492 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 4.55>
ST_215 : Operation 493 [8/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 493 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 4.55>
ST_216 : Operation 494 [7/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 494 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 4.55>
ST_217 : Operation 495 [6/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 495 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 4.55>
ST_218 : Operation 496 [5/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 496 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 4.55>
ST_219 : Operation 497 [4/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 497 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 4.55>
ST_220 : Operation 498 [3/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 498 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 4.55>
ST_221 : Operation 499 [2/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 499 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 4.55>
ST_222 : Operation 500 [1/59] (4.55ns)   --->   "%dc_1 = ddiv i64 %conv, i64 %add3" [dfg_199.c:22]   --->   Operation 500 'ddiv' 'dc_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 501 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 501 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 502 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %data_V_1"   --->   Operation 503 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 223 <SV = 222> <Delay = 6.94>
ST_223 : Operation 504 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 504 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 505 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 505 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 506 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 506 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 507 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 507 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 508 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 508 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 509 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 509 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 510 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 510 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 511 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 511 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 512 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_11, i1 0"   --->   Operation 512 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 513 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 514 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 515 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 515 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 516 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 516 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 517 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_10"   --->   Operation 517 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 518 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 519 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 519 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 520 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i83_cast_cast_cast = sext i12 %ush_1"   --->   Operation 520 'sext' 'sh_prom_i_i_i_i_i83_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 521 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i83_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i83_cast_cast_cast"   --->   Operation 521 'zext' 'sh_prom_i_i_i_i_i83_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i137 %zext_ln68, i137 %sh_prom_i_i_i_i_i83_cast_cast_cast_cast"   --->   Operation 522 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i137 %zext_ln68, i137 %sh_prom_i_i_i_i_i83_cast_cast_cast_cast"   --->   Operation 523 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_2, i32 53"   --->   Operation 524 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_7"   --->   Operation 525 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_3, i32 53, i32 84"   --->   Operation 526 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 527 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_6"   --->   Operation 527 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 528 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i32 %val_1" [dfg_199.c:24]   --->   Operation 528 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_11_read                               (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_5_read                                (read          ) [ 00111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21_1                             (sext          ) [ 00111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_9                                     (sitodp        ) [ 00000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv8                                   (sitodp        ) [ 00000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                                      (dadd          ) [ 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                   (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i46_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i46_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                     (select        ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 00000000000000001111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21                                (add           ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                                (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21_1                              (add           ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln22                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv                                    (uitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
sdiv_ln21                               (sdiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add                                     (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v                                       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1                                   (sitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
add1                                    (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000]
div                                     (ddiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000]
add2                                    (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000]
add3                                    (dadd          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111110]
dc_1                                    (ddiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V_1                                (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_11                                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510_1                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510_1                             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311_1                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i83_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i83_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                                   (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                                   (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662_1                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln24                                (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="p_11_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_5_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/15 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="1"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/7 add/77 add1/84 add2/150 add3/157 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="0" index="1" bw="64" slack="1"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="div/91 dc_1/164 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv/71 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="v_9/1 conv1/85 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv8/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_9 conv1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc add add1 add2 add3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln21_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="data_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/14 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_8_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="7" slack="0"/>
<pin id="140" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/14 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_9_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mantissa_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="54" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="52" slack="0"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/14 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln15_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="54" slack="0"/>
<pin id="161" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/14 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln510_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln510_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="isNeg_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="12" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/14 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sub_ln1311_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln1311_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/14 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ush_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sh_prom_i_i_i_i_i46_cast_cast_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i46_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sh_prom_i_i_i_i_i46_cast_cast_cast_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i46_cast_cast_cast_cast/14 "/>
</bind>
</comp>

<comp id="207" class="1004" name="r_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="54" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="213" class="1004" name="r_V_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="54" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="169" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln662_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/14 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="169" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="0" index="3" bw="8" slack="0"/>
<pin id="236" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="val_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="64" slack="0"/>
<pin id="245" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln21_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/15 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln21_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="14"/>
<pin id="256" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_Result_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="1"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="result_V_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="1"/>
<pin id="268" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/15 "/>
</bind>
</comp>

<comp id="270" class="1004" name="result_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="0" index="2" bw="64" slack="1"/>
<pin id="274" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/15 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln21_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/15 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="0" index="1" bw="64" slack="1"/>
<pin id="286" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln21/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln22_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="56"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/71 "/>
</bind>
</comp>

<comp id="291" class="1004" name="v_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="v/84 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln21_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/85 "/>
</bind>
</comp>

<comp id="300" class="1004" name="data_V_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/222 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/222 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_11_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/222 "/>
</bind>
</comp>

<comp id="318" class="1004" name="mantissa_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="54" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="52" slack="1"/>
<pin id="322" dir="0" index="3" bw="1" slack="0"/>
<pin id="323" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/223 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln68_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/223 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln510_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/223 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln510_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/223 "/>
</bind>
</comp>

<comp id="340" class="1004" name="isNeg_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/223 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln1311_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="1"/>
<pin id="351" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/223 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln1311_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/223 "/>
</bind>
</comp>

<comp id="357" class="1004" name="ush_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="11" slack="0"/>
<pin id="360" dir="0" index="2" bw="12" slack="0"/>
<pin id="361" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/223 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sh_prom_i_i_i_i_i83_cast_cast_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i83_cast_cast_cast/223 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sh_prom_i_i_i_i_i83_cast_cast_cast_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i83_cast_cast_cast_cast/223 "/>
</bind>
</comp>

<comp id="373" class="1004" name="r_V_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="54" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/223 "/>
</bind>
</comp>

<comp id="379" class="1004" name="r_V_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="54" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/223 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_7_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="137" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/223 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln662_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/223 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_6_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="137" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="8" slack="0"/>
<pin id="402" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/223 "/>
</bind>
</comp>

<comp id="407" class="1004" name="val_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/223 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_5_read_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_5_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="sext_ln21_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_1 "/>
</bind>
</comp>

<comp id="426" class="1005" name="conv8_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv8 "/>
</bind>
</comp>

<comp id="431" class="1005" name="data_V_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="val_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="56"/>
<pin id="444" dir="1" index="1" bw="8" slack="56"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="add_ln21_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln21_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="zext_ln22_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="462" class="1005" name="conv_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="468" class="1005" name="sdiv_ln21_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln21 "/>
</bind>
</comp>

<comp id="473" class="1005" name="v_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="478" class="1005" name="zext_ln21_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="483" class="1005" name="div_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_10_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="1"/>
<pin id="490" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_11_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="52" slack="1"/>
<pin id="496" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="110"><net_src comp="80" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="123"><net_src comp="92" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="129"><net_src comp="74" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="134"><net_src comp="120" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="148"><net_src comp="131" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="162"><net_src comp="149" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="135" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="135" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="167" pin="2"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="159" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="159" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="203" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="213" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="246"><net_src comp="173" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="227" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="231" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="86" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="258" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="303"><net_src comp="100" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="12" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="300" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="330"><net_src comp="318" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="340" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="334" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="327" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="327" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="369" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="68" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="373" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="379" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="32" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="72" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="412"><net_src comp="340" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="393" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="397" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="80" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="424"><net_src comp="126" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="429"><net_src comp="111" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="434"><net_src comp="131" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="439"><net_src comp="241" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="445"><net_src comp="86" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="450"><net_src comp="253" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="455"><net_src comp="277" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="460"><net_src comp="287" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="465"><net_src comp="104" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="471"><net_src comp="283" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="476"><net_src comp="291" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="481"><net_src comp="296" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="486"><net_src comp="100" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="491"><net_src comp="304" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="497"><net_src comp="314" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="318" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {15 }
	Port: fn1 : p_5 | {1 }
	Port: fn1 : p_11 | {1 }
  - Chain level:
	State 1
		conv8 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_8 : 1
		tmp_9 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i46_cast_cast_cast : 6
		sh_prom_i_i_i_i_i46_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		val : 11
	State 15
		add_ln21 : 1
		result_V : 1
		add_ln21_1 : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		conv : 1
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		conv1 : 1
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
		data_V_1 : 1
		tmp_10 : 2
		tmp_11 : 2
	State 223
		zext_ln68 : 1
		add_ln510_1 : 1
		isNeg_1 : 2
		sext_ln1311_1 : 1
		ush_1 : 3
		sh_prom_i_i_i_i_i83_cast_cast_cast : 4
		sh_prom_i_i_i_i_i83_cast_cast_cast_cast : 5
		r_V_2 : 6
		r_V_3 : 6
		tmp_7 : 7
		zext_ln662_1 : 8
		tmp_6 : 7
		val_1 : 9
		ret_ln24 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   dadd   |                    grp_fu_92                   |    3    |   630   |   1141  |
|----------|------------------------------------------------|---------|---------|---------|
|   sdiv   |                   grp_fu_283                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_207                   |    0    |    0    |   161   |
|          |                  r_V_2_fu_373                  |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|    shl   |                  r_V_1_fu_213                  |    0    |    0    |   161   |
|          |                  r_V_3_fu_379                  |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_191                   |    0    |    0    |    12   |
|          |                   val_fu_241                   |    0    |    0    |    64   |
|  select  |                 result_V_fu_270                |    0    |    0    |    64   |
|          |                  ush_1_fu_357                  |    0    |    0    |    12   |
|          |                  val_1_fu_407                  |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                add_ln510_fu_167                |    0    |    0    |    12   |
|    add   |                 add_ln21_fu_253                |    0    |    0    |    71   |
|          |                add_ln21_1_fu_277               |    0    |    0    |    71   |
|          |               add_ln510_1_fu_334               |    0    |    0    |    12   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_181               |    0    |    0    |    12   |
|    sub   |                result_V_2_fu_265               |    0    |    0    |    71   |
|          |               sub_ln1311_1_fu_348              |    0    |    0    |    12   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                    v_fu_291                    |    0    |    0    |    29   |
|----------|------------------------------------------------|---------|---------|---------|
|          |              p_11_read_read_fu_74              |    0    |    0    |    0    |
|   read   |               p_5_read_read_fu_80              |    0    |    0    |    0    |
|          |                p_read_read_fu_86               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   ddiv   |                   grp_fu_100                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitodp  |                   grp_fu_104                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitodp  |                   grp_fu_107                   |    0    |    0    |    0    |
|          |                   grp_fu_111                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |               sext_ln21_1_fu_126               |    0    |    0    |    0    |
|          |               sext_ln1311_fu_187               |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i_i_i_i46_cast_cast_cast_fu_199   |    0    |    0    |    0    |
|          |                sext_ln21_fu_249                |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_353              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i83_cast_cast_cast_fu_365   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_8_fu_135                  |    0    |    0    |    0    |
|partselect|                  tmp_1_fu_231                  |    0    |    0    |    0    |
|          |                  tmp_10_fu_304                 |    0    |    0    |    0    |
|          |                  tmp_6_fu_397                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   trunc  |                  tmp_9_fu_145                  |    0    |    0    |    0    |
|          |                  tmp_11_fu_314                 |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_149                |    0    |    0    |    0    |
|          |                mantissa_1_fu_318               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln15_fu_159                |    0    |    0    |    0    |
|          |                zext_ln510_fu_163               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i46_cast_cast_cast_cast_fu_203 |    0    |    0    |    0    |
|          |                zext_ln662_fu_227               |    0    |    0    |    0    |
|   zext   |                zext_ln22_fu_287                |    0    |    0    |    0    |
|          |                zext_ln21_fu_296                |    0    |    0    |    0    |
|          |                zext_ln68_fu_327                |    0    |    0    |    0    |
|          |               zext_ln510_1_fu_331              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i83_cast_cast_cast_cast_fu_369 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_393              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  isNeg_fu_173                  |    0    |    0    |    0    |
|          |                   tmp_fu_219                   |    0    |    0    |    0    |
| bitselect|                p_Result_s_fu_258               |    0    |    0    |    0    |
|          |                 isNeg_1_fu_340                 |    0    |    0    |    0    |
|          |                  tmp_7_fu_385                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    3    |   1409  |   2728  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln21_1_reg_452|   64   |
|  add_ln21_reg_447 |   64   |
|   conv8_reg_426   |   64   |
|    conv_reg_462   |   64   |
|   data_V_reg_431  |   64   |
|    div_reg_483    |   64   |
|  p_5_read_reg_415 |   64   |
|   p_read_reg_442  |    8   |
|      reg_114      |   64   |
|      reg_120      |   64   |
| sdiv_ln21_reg_468 |   64   |
|sext_ln21_1_reg_421|   32   |
|   tmp_10_reg_488  |   11   |
|   tmp_11_reg_494  |   52   |
|     v_reg_473     |    1   |
|    val_reg_436    |   64   |
| zext_ln21_reg_478 |   64   |
| zext_ln22_reg_457 |   32   |
+-------------------+--------+
|       Total       |   904  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_92 |  p0  |   4  |  64  |   256  ||    20   |
|  grp_fu_92 |  p1  |   5  |  64  |   320  ||    14   |
| grp_fu_100 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_104 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_107 |  p0  |   4  |  64  |   256  ||    20   |
| grp_fu_111 |  p0  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   992  || 10.3631 ||    81   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |  1409  |  2728  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   81   |
|  Register |    -   |    -   |   904  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |  2313  |  2809  |
+-----------+--------+--------+--------+--------+
