#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr  1 20:35:21 2015
# Process ID: 22484
# Log file: /home/michael/android_partial_reconfiguration/boot/vivado.log
# Journal file: /home/michael/android_partial_reconfiguration/boot/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/D/xilinx_workspace/aes_runner'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-3490] Corrected incorrect value for component_name parameter when reading XCI file '/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0.xci'
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 5021.617 ; gain = 185.578
open_bd_design {/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- analog.com:user:util_i2c_mixer:1.0 - sys_i2c_mixer
Adding component instance block -- xilinx.com:ip:xlconcat:1.0 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - sys_logic_inv
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- xilinx.com:ip:axi_vdma:6.1 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_fmc
Adding component instance block -- xilinx.com:ip:xlconstant:1.0 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:hls:aes:1.0 - aes_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.1 - aes_0_bram
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.1 - aes_0_bram_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:3.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file </home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 5116.227 ; gain = 94.609
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_spdif_tx_core/DMA_ACK is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_spdif_tx_core/DMA_REQ is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_ACK_RX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_REQ_RX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_ACK_TX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_REQ_TX is not associated to any clock pin. It may not work correctly.
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_hdmi_interconnect/xbar/S00_AXI(READ_WRITE) and /axi_hdmi_dma/M_AXI_MM2S(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_hdmi_interconnect/xbar/S00_AXI(1) and /axi_hdmi_dma/M_AXI_MM2S(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_hdmi_interconnect/xbar/S00_AXI(256) and /axi_hdmi_dma/M_AXI_MM2S(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_hdmi_interconnect/xbar/S01_AXI(1) and /axi_mem_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_hdmi_interconnect/xbar/S01_AXI(256) and /axi_mem_intercon/xbar/M01_AXI(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/sys_concat_intc/In2
/sys_concat_intc/In3
/axi_hdmi_dma/mm2s_frame_ptr_in
/sys_audio_clkgen/reset

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_ARID'(6) to net 'axi_hdmi_interconnect_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_WID'(6) to net 'axi_hdmi_interconnect_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/M00_AXI_bid'(2) to net 'axi_hdmi_interconnect_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_AWID'(6) to net 'axi_hdmi_interconnect_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/M00_AXI_rid'(2) to net 'axi_hdmi_interconnect_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph_1/S00_AXI_awlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph_1/S00_AXI_arlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/web'(16) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/dinb'(128) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(128) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/web'(16) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/dinb'(128) to net 'axi_bram_ctrl_1_BRAM_PORTA_DIN'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1/bram_rddata_a'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_DOUT'(128) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_ps7 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd
INFO: [Common 17-681] Processing pending cancel.
set_param memdata.disableAnnotatedBMM 1
1
set_param memdata.disableBRAMInitStrings 1
1
set_param memdata.ignoreEmbeddedBMMProperties 1
1
launch_runs impl_1 -to_step write_bitstream
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_spdif_tx_core/DMA_ACK is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_spdif_tx_core/DMA_REQ is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_ACK_RX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_REQ_RX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_ACK_TX is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /axi_i2s_adi/DMA_REQ_TX is not associated to any clock pin. It may not work correctly.
INFO: [BD 41-237] Bus Interface property READ_WRITE_MODE does not match between /axi_hdmi_interconnect/xbar/S00_AXI(READ_WRITE) and /axi_hdmi_dma/M_AXI_MM2S(READ_ONLY)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_hdmi_interconnect/xbar/S00_AXI(1) and /axi_hdmi_dma/M_AXI_MM2S(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_hdmi_interconnect/xbar/S00_AXI(256) and /axi_hdmi_dma/M_AXI_MM2S(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_hdmi_interconnect/xbar/S01_AXI(1) and /axi_mem_intercon/xbar/M01_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_hdmi_interconnect/xbar/S01_AXI(256) and /axi_mem_intercon/xbar/M01_AXI(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S01_AXI(1) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property NUM_READ_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property NUM_WRITE_OUTSTANDING does not match between /axi_mem_intercon/xbar/S01_AXI(2) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S01_AXI(256) and /axi_mem_intercon/s01_couplers/auto_us/M_AXI(8)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/sys_concat_intc/In2
/sys_concat_intc/In3
/axi_hdmi_dma/mm2s_frame_ptr_in
/sys_audio_clkgen/reset

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/s01_couplers/M_AXI_bid'(1) to net 's01_couplers_to_xbar_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/s01_couplers/M_AXI_rid'(1) to net 's01_couplers_to_xbar_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_ARID'(6) to net 'axi_hdmi_interconnect_m00_axi_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_WID'(6) to net 'axi_hdmi_interconnect_m00_axi_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/M00_AXI_bid'(2) to net 'axi_hdmi_interconnect_m00_axi_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/sys_ps7/S_AXI_HP0_AWID'(6) to net 'axi_hdmi_interconnect_m00_axi_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_hdmi_interconnect/M00_AXI_rid'(2) to net 'axi_hdmi_interconnect_m00_axi_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph_1/S00_AXI_awlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph_1/S00_AXI_arlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : system.v
Verilog Output written to : system_wrapper.v
Wrote  : </home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_ps7_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_ps7 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_iic_main_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_main .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_i2c_mixer_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_i2c_mixer .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_concat_intc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_concat_intc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_rstgen_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_rstgen .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_logic_inv_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_logic_inv .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_hdmi_clkgen_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_clkgen .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_hdmi_core_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_core .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_hdmi_dma_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_dma .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_sys_audio_clkgen_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_audio_clkgen .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_spdif_tx_core_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_spdif_tx_core .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_i2s_adi_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_i2s_adi .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_iic_fmc_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_fmc .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_aes_0_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_5'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_interconnect/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_gpio_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_aes_0_bram_6'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_aes_0_bram_6' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_aes_0_bram_0_7'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_aes_0_bram_0_7' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_0_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_bram_ctrl_1_5'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_136'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_137'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_interconnect/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_111'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_ds_112'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_113'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_138'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_114'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_139'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph_1/s00_couplers/auto_pc .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design system
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_i2c_mixer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_logic_inv .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /sys_audio_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_spdif_tx_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_i2s_adi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_iic_fmc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_hdmi_interconnect/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s01_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph_1/s00_couplers/auto_pc .
[Wed Apr  1 21:43:32 2015] Launched synth_1...
Run output will be captured here: /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.runs/synth_1/runme.log
[Wed Apr  1 21:43:33 2015] Launched impl_1...
Run output will be captured here: /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5261.215 ; gain = 20.969
open_run impl_1
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/system_top_early.xdc]
Finished Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/system_top_early.xdc]
Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/system_top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc:56]
Finished Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/system_top.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5991.949 ; gain = 15.996
Restoring placement.
Restored 6501 out of 6501 XDEF sites from archive | CPU: 3.380000 secs | Memory: 49.193298 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 81 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 6199.121 ; gain = 921.008
export_hardware [get_files /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.srcs/sources_1/bd/system/system.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top_bd.bmm
Exporting to file /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [BD 41-436] exporting bit file '/home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.runs/impl_1/system_top.bit'...
export_hardware: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6199.121 ; gain = 0.000
launch_sdk -bit /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system_top.bit -workspace /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export -hwspec /home/michael/android_partial_reconfiguration/hdmi_ref/vivado/projects/adv7511/zed/adv7511_zed.sdk/SDK/SDK_Export/hw/system.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
create_project aes_no_hdmi /D/xilinx_workspace/aes_no_hdmi -part xc7z020clg484-1
set_property board em.avnet.com:zynq:zed:d [current_project]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2013.4/data/ip'.
set_property ip_repo_paths  /D/xilinx_workspace/aes_runner [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/D/xilinx_workspace/aes_runner'.
create_bd_design "design_1"
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.3 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.preset {ZedBoard}] [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:aes:1.0 aes_0
endgroup
set_property location {0.5 -58 260} [get_bd_cells aes_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins aes_0/S_AXI_AXI4LITES]
</aes_0/S_AXI_AXI4LITES/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins aes_0/s_data_in_V_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins aes_0/s_encrypted_out_V_PORTB]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells aes_0_bram]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM}] [get_bd_cells aes_0_bram_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_cdma:4.1 axi_cdma_0
endgroup
set_property location {2 530 520} [get_bd_cells axi_cdma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/aes_0/M_AXI_AXI_DMA_SLAVE" }  [get_bd_intf_pins axi_cdma_0/S_AXI_LITE]
</axi_cdma_0/S_AXI_LITE/Reg> is being mapped into </aes_0/Data> at <0x44A00000[ 64K ]>
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_cdma_0/Data> at <0x00000000[ 512M ]>
apply_bd_automation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 6199.121 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.Component_Name {design_1_axi_cdma_0_0} CONFIG.C_INCLUDE_SG {0}] [get_bd_cells axi_cdma_0]
WARNING: [BD 5-261] Attempt to change 'Component_Name' on 'axi_cdma_0' to 'design_1_axi_cdma_0_0' is not allowed and is ignored.
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {3}] [get_bd_cells axi_mem_intercon]
-32
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {3}] [get_bd_cells axi_mem_intercon]
-32
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_0
endgroup
set_property location {6 1873 466} [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/aes_0_bram" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
</axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC0000000[ 4K ]>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_1
endgroup
set_property location {6 1907 603} [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_1_1: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_1]
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_1_1: value of PARAM_VALUE.SINGLE_PORT_BRAM = 1
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/aes_0_bram_0" }  [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_cdma_0/M_AXI" }  [get_bd_intf_pins axi_bram_ctrl_1/S_AXI]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </axi_cdma_0/Data> at <0xC2000000[ 4K ]>
save_bd_design
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.0 xlconstant_0
endgroup
set_property location {2 627 668} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/const] [get_bd_pins aes_0/ap_start]
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins aes_0/read_finished_interrupt_V]
connect_bd_net -net [get_bd_nets axi_cdma_0_cdma_introut] [get_bd_pins aes_0/write_finished_interrupt_V] [get_bd_pins axi_cdma_0/cdma_introut]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
connect_bd_net [get_bd_pins aes_0/finished] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "Custom" }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE Custom [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
WARNING: [board_rule:/axi_gpio_0-100] Board automation did not generate location constraint for /axi_gpio_0/GPIO. Users may need to specify the location constraint manually.
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
save_bd_design
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
regenerate_bd_layout
save_bd_design
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
ERROR: [Designutils 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
make_wrapper -files [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_1_1: value of PARAM_VALUE.MEM_DEPTH = 1024
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_0_0: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [xilinx.com:ip:axi_bram_ctrl:3.0-99] design_1_axi_bram_ctrl_1_1: value of PARAM_VALUE.SUPPORTS_NARROW_BURST = 0
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_awlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_arlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/web'(16) to net 'axi_bram_ctrl_0_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/dinb'(128) to net 'axi_bram_ctrl_0_BRAM_PORTA_DIN'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0/bram_rddata_a'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_DOUT'(128) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/web'(16) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/dinb'(128) to net 'axi_bram_ctrl_1_BRAM_PORTA_DIN'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1/bram_rddata_a'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_DOUT'(128) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6199.121 ; gain = 0.000
add_files -norecurse /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_awlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_arlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_aes_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_rst_processing_system7_0_100M_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_aes_0_bram_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_aes_0_bram_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_aes_0_bram_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_aes_0_bram_0_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_cdma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_3'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_1_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_bram_ctrl_1_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_axi_gpio_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_4'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_3'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_4'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_5'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_3'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_4'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_5'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design_1
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
[Wed Apr  1 22:22:18 2015] Launched synth_1...
Run output will be captured here: /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/synth_1/runme.log
[Wed Apr  1 22:22:18 2015] Launched impl_1...
Run output will be captured here: /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 6199.121 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.63 . Memory (MB): peak = 6199.121 ; gain = 0.000
Restoring placement.
Restored 4160 out of 4160 XDEF sites from archive | CPU: 2.000000 secs | Memory: 33.446640 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 26 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 6199.121 ; gain = 0.000
export_hardware [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/design_1_wrapper_bd.bmm
Exporting to file /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [BD 41-436] exporting bit file '/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/design_1_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 6199.121 ; gain = 0.000
launch_sdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_M_AXI_AXI_DMA_SLAVE_TARGET_ADDR {0x44A00000}] [get_bd_cells aes_0]
endgroup
save_bd_design
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-237] Bus Interface property SUPPORTS_NARROW_BURST does not match between /axi_mem_intercon/xbar/S00_AXI(1) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(0)
INFO: [BD 41-237] Bus Interface property MAX_BURST_LENGTH does not match between /axi_mem_intercon/xbar/S00_AXI(256) and /axi_mem_intercon/s00_couplers/auto_us/M_AXI(8)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_awlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_axi_periph/S00_AXI_arlock'(1) to net 'aes_0_M_AXI_AXI_DMA_SLAVE_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/aes_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : </D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_aes_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_aes_0_bram_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_aes_0_bram_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_cdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_3'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_bram_ctrl_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_xbar_4'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_6'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_7'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_8'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_6'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_ds_7'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_8'...
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-539] Not generating up to date 'Implementation' target for block design design_1
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_cdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /aes_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m02_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us .
[Wed Apr  1 22:42:39 2015] Launched synth_1...
Run output will be captured here: /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/synth_1/runme.log
[Wed Apr  1 22:42:39 2015] Launched impl_1...
Run output will be captured here: /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6199.121 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/michael/android_partial_reconfiguration/boot/.Xil/Vivado-22484-michael/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 6199.121 ; gain = 0.000
Restoring placement.
Restored 4066 out of 4066 XDEF sites from archive | CPU: 2.020000 secs | Memory: 32.612167 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 6199.121 ; gain = 0.000
export_hardware [get_files /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.srcs/sources_1/bd/design_1/design_1.bd] [get_runs impl_1] -bitstream
WARNING: [Vivado 12-690] Backannotated BMM file does not exist in the run dir:/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/design_1_wrapper_bd.bmm
Exporting to file /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [BD 41-436] exporting bit file '/D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.runs/impl_1/design_1_wrapper.bit'...
export_hardware: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 6199.121 ; gain = 0.000
launch_sdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -bit /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1_wrapper.bit -workspace /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export -hwspec /D/xilinx_workspace/aes_no_hdmi/aes_no_hdmi.sdk/SDK/SDK_Export/hw/design_1.xml
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 23:23:08 2015...
