<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-gemini › gpio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>gpio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Gemini gpiochip and interrupt routines</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008-2009 Paulius Zaleckas &lt;paulius.zaleckas@teltonika.lt&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on plat-mxc/gpio.c:</span>
<span class="cm"> *  MXC GPIO support. (c) 2008 Daniel Mack &lt;daniel@caiaq.de&gt;</span>
<span class="cm"> *  Copyright 2008 Juergen Beisert, kernel@pengutronix.de</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#define GPIO_BASE(x)		IO_ADDRESS(GEMINI_GPIO_BASE(x))</span>

<span class="cm">/* GPIO registers definition */</span>
<span class="cp">#define GPIO_DATA_OUT		0x0</span>
<span class="cp">#define GPIO_DATA_IN		0x4</span>
<span class="cp">#define GPIO_DIR		0x8</span>
<span class="cp">#define GPIO_DATA_SET		0x10</span>
<span class="cp">#define GPIO_DATA_CLR		0x14</span>
<span class="cp">#define GPIO_PULL_EN		0x18</span>
<span class="cp">#define GPIO_PULL_TYPE		0x1C</span>
<span class="cp">#define GPIO_INT_EN		0x20</span>
<span class="cp">#define GPIO_INT_STAT		0x24</span>
<span class="cp">#define GPIO_INT_MASK		0x2C</span>
<span class="cp">#define GPIO_INT_CLR		0x30</span>
<span class="cp">#define GPIO_INT_TYPE		0x34</span>
<span class="cp">#define GPIO_INT_BOTH_EDGE	0x38</span>
<span class="cp">#define GPIO_INT_LEVEL		0x3C</span>
<span class="cp">#define GPIO_DEBOUNCE_EN	0x40</span>
<span class="cp">#define GPIO_DEBOUNCE_PRESCALE	0x44</span>

<span class="cp">#define GPIO_PORT_NUM		3</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_set_gpio_irqenable</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_EN</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">)))</span> <span class="o">|</span> <span class="p">(</span><span class="o">!!</span><span class="n">enable</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_EN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irq_to_gpio</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irq_to_gpio</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">_set_gpio_irqenable</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irq_to_gpio</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">_set_gpio_irqenable</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gpio_set_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irq_to_gpio</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio_mask</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">gpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg_both</span><span class="p">,</span> <span class="n">reg_level</span><span class="p">,</span> <span class="n">reg_type</span><span class="p">;</span>

	<span class="n">reg_type</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_TYPE</span><span class="p">);</span>
	<span class="n">reg_level</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_LEVEL</span><span class="p">);</span>
	<span class="n">reg_both</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_BOTH_EDGE</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">reg_type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_both</span> <span class="o">|=</span> <span class="n">gpio_mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">reg_type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_both</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_level</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">reg_type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_both</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_level</span> <span class="o">|=</span> <span class="n">gpio_mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">reg_type</span> <span class="o">|=</span> <span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_level</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">gpio_mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">reg_type</span> <span class="o">|=</span> <span class="n">gpio_mask</span><span class="p">;</span>
		<span class="n">reg_level</span> <span class="o">|=</span> <span class="n">gpio_mask</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg_type</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_TYPE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg_level</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_LEVEL</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg_both</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_INT_BOTH_EDGE</span><span class="p">);</span>

	<span class="n">gpio_ack_irq</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gpio_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">port</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio_irq_no</span><span class="p">,</span> <span class="n">irq_stat</span><span class="p">;</span>

	<span class="n">irq_stat</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">port</span><span class="p">)</span> <span class="o">+</span> <span class="n">GPIO_INT_STAT</span><span class="p">);</span>

	<span class="n">gpio_irq_no</span> <span class="o">=</span> <span class="n">GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">port</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">irq_stat</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">irq_stat</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">gpio_irq_no</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">gpio_irq_no</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">gpio_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">gpio_ack_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">gpio_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">gpio_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span> <span class="o">=</span> <span class="n">gpio_set_irq_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_set_gpio_direction</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_DIR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dir</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_DIR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gemini_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_DATA_SET</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_DATA_CLR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gemini_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span> <span class="o">=</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">offset</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIO_DATA_IN</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gemini_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_set_gpio_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gemini_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_set_gpio_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">gemini_gpio_set</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">gemini_gpio_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">label</span>			<span class="o">=</span> <span class="s">&quot;Gemini&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">direction_input</span>	<span class="o">=</span> <span class="n">gemini_gpio_direction_input</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>			<span class="o">=</span> <span class="n">gemini_gpio_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">direction_output</span>	<span class="o">=</span> <span class="n">gemini_gpio_direction_output</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set</span>			<span class="o">=</span> <span class="n">gemini_gpio_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">base</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngpio</span>			<span class="o">=</span> <span class="n">GPIO_PORT_NUM</span> <span class="o">*</span> <span class="mi">32</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">gemini_gpio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">GPIO_PORT_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* disable, unmask and clear all interrupts */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span> <span class="n">GPIO_INT_EN</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span> <span class="n">GPIO_INT_MASK</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="o">~</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">GPIO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span> <span class="n">GPIO_INT_CLR</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span>
		     <span class="n">j</span> <span class="o">&lt;</span> <span class="n">GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">32</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_irq_chip</span><span class="p">,</span>
						 <span class="n">handle_edge_irq</span><span class="p">);</span>
			<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">j</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">IRQ_GPIO</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">gpio_irq_handler</span><span class="p">);</span>
		<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">IRQ_GPIO</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gemini_gpio_chip</span><span class="p">));</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
