// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Sun Oct  6 12:06:59 2024
// Host        : DESKTOP-T6T718M running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/Usuario/Desktop/TFG_codes/TFG_IP/L293D_0_1/L293D_0_sim_netlist.v
// Design      : L293D_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "L293D_0,L293D_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "L293D_v1_0,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module L293D_0
   (PWM_OUT,
    Forward,
    Backward,
    s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  output PWM_OUT;
  output Forward;
  output Backward;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire Backward;
  wire Forward;
  wire PWM_OUT;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  L293D_0_L293D_v1_0 U0
       (.Backward(Backward),
        .Forward(Forward),
        .PWM_OUT(PWM_OUT),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "DEBOUNCING" *) 
module L293D_0_DEBOUNCING
   (tmp1,
    DI,
    Q_reg_0,
    slow_clk_en,
    Q,
    s00_axi_aclk,
    tmp2,
    \DUTY_CYCLE_reg[5] ,
    \DUTY_CYCLE_reg[5]_0 );
  output tmp1;
  output [0:0]DI;
  output Q_reg_0;
  input slow_clk_en;
  input [0:0]Q;
  input s00_axi_aclk;
  input tmp2;
  input \DUTY_CYCLE_reg[5] ;
  input \DUTY_CYCLE_reg[5]_0 ;

  wire [0:0]DI;
  wire \DUTY_CYCLE_reg[5] ;
  wire \DUTY_CYCLE_reg[5]_0 ;
  wire [0:0]Q;
  wire Q_reg_0;
  wire s00_axi_aclk;
  wire slow_clk_en;
  wire tmp1;
  wire tmp2;

  LUT2 #(
    .INIT(4'h2)) 
    \DUTY_CYCLE[2]_i_5 
       (.I0(tmp1),
        .I1(tmp2),
        .O(Q_reg_0));
  LUT5 #(
    .INIT(32'h08080800)) 
    \DUTY_CYCLE[2]_i_7 
       (.I0(slow_clk_en),
        .I1(tmp1),
        .I2(tmp2),
        .I3(\DUTY_CYCLE_reg[5] ),
        .I4(\DUTY_CYCLE_reg[5]_0 ),
        .O(DI));
  FDRE Q_reg
       (.C(s00_axi_aclk),
        .CE(slow_clk_en),
        .D(Q),
        .Q(tmp1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DEBOUNCING" *) 
module L293D_0_DEBOUNCING_0
   (tmp2,
    O,
    \DUTY_CYCLE_reg[9] ,
    \DUTY_CYCLE_reg[11] ,
    \DUTY_CYCLE_reg[15] ,
    slow_clk_en,
    tmp1,
    s00_axi_aclk,
    DUTY_CYCLE_reg_5_sp_1,
    \DUTY_CYCLE_reg[5]_0 ,
    DUTY_CYCLE_reg,
    DI);
  output tmp2;
  output [3:0]O;
  output [3:0]\DUTY_CYCLE_reg[9] ;
  output [3:0]\DUTY_CYCLE_reg[11] ;
  output [2:0]\DUTY_CYCLE_reg[15] ;
  input slow_clk_en;
  input tmp1;
  input s00_axi_aclk;
  input DUTY_CYCLE_reg_5_sp_1;
  input \DUTY_CYCLE_reg[5]_0 ;
  input [14:0]DUTY_CYCLE_reg;
  input [0:0]DI;

  wire [0:0]DI;
  wire \DUTY_CYCLE[10]_i_2_n_0 ;
  wire \DUTY_CYCLE[10]_i_3_n_0 ;
  wire \DUTY_CYCLE[10]_i_4_n_0 ;
  wire \DUTY_CYCLE[10]_i_5_n_0 ;
  wire \DUTY_CYCLE[14]_i_2_n_0 ;
  wire \DUTY_CYCLE[14]_i_3_n_0 ;
  wire \DUTY_CYCLE[14]_i_4_n_0 ;
  wire \DUTY_CYCLE[2]_i_10_n_0 ;
  wire \DUTY_CYCLE[2]_i_11_n_0 ;
  wire \DUTY_CYCLE[2]_i_6_n_0 ;
  wire \DUTY_CYCLE[2]_i_8_n_0 ;
  wire \DUTY_CYCLE[2]_i_9_n_0 ;
  wire \DUTY_CYCLE[6]_i_2_n_0 ;
  wire \DUTY_CYCLE[6]_i_3_n_0 ;
  wire \DUTY_CYCLE[6]_i_4_n_0 ;
  wire \DUTY_CYCLE[6]_i_5_n_0 ;
  wire [14:0]DUTY_CYCLE_reg;
  wire \DUTY_CYCLE_reg[10]_i_1_n_0 ;
  wire \DUTY_CYCLE_reg[10]_i_1_n_1 ;
  wire \DUTY_CYCLE_reg[10]_i_1_n_2 ;
  wire \DUTY_CYCLE_reg[10]_i_1_n_3 ;
  wire [3:0]\DUTY_CYCLE_reg[11] ;
  wire \DUTY_CYCLE_reg[14]_i_1_n_2 ;
  wire \DUTY_CYCLE_reg[14]_i_1_n_3 ;
  wire [2:0]\DUTY_CYCLE_reg[15] ;
  wire \DUTY_CYCLE_reg[2]_i_2_n_0 ;
  wire \DUTY_CYCLE_reg[2]_i_2_n_1 ;
  wire \DUTY_CYCLE_reg[2]_i_2_n_2 ;
  wire \DUTY_CYCLE_reg[2]_i_2_n_3 ;
  wire \DUTY_CYCLE_reg[5]_0 ;
  wire \DUTY_CYCLE_reg[6]_i_1_n_0 ;
  wire \DUTY_CYCLE_reg[6]_i_1_n_1 ;
  wire \DUTY_CYCLE_reg[6]_i_1_n_2 ;
  wire \DUTY_CYCLE_reg[6]_i_1_n_3 ;
  wire [3:0]\DUTY_CYCLE_reg[9] ;
  wire DUTY_CYCLE_reg_5_sn_1;
  wire [3:0]O;
  wire s00_axi_aclk;
  wire slow_clk_en;
  wire tmp1;
  wire tmp2;
  wire [3:2]\NLW_DUTY_CYCLE_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_DUTY_CYCLE_reg[14]_i_1_O_UNCONNECTED ;

  assign DUTY_CYCLE_reg_5_sn_1 = DUTY_CYCLE_reg_5_sp_1;
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[10]_i_2 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[11]),
        .O(\DUTY_CYCLE[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[10]_i_3 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[10]),
        .O(\DUTY_CYCLE[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[10]_i_4 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[9]),
        .O(\DUTY_CYCLE[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[10]_i_5 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[8]),
        .O(\DUTY_CYCLE[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55A9555555555555)) 
    \DUTY_CYCLE[14]_i_2 
       (.I0(DUTY_CYCLE_reg[14]),
        .I1(DUTY_CYCLE_reg_5_sn_1),
        .I2(\DUTY_CYCLE_reg[5]_0 ),
        .I3(tmp2),
        .I4(tmp1),
        .I5(slow_clk_en),
        .O(\DUTY_CYCLE[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[14]_i_3 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[13]),
        .O(\DUTY_CYCLE[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[14]_i_4 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[12]),
        .O(\DUTY_CYCLE[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[2]_i_10 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[1]),
        .O(\DUTY_CYCLE[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[2]_i_11 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[0]),
        .O(\DUTY_CYCLE[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hF1FFFFFF)) 
    \DUTY_CYCLE[2]_i_6 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .O(\DUTY_CYCLE[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[2]_i_8 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[3]),
        .O(\DUTY_CYCLE[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[2]_i_9 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[2]),
        .O(\DUTY_CYCLE[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[6]_i_2 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[7]),
        .O(\DUTY_CYCLE[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0E000000F1FFFFFF)) 
    \DUTY_CYCLE[6]_i_3 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[6]),
        .O(\DUTY_CYCLE[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[6]_i_4 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[5]),
        .O(\DUTY_CYCLE[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF1FFFFFF0E000000)) 
    \DUTY_CYCLE[6]_i_5 
       (.I0(DUTY_CYCLE_reg_5_sn_1),
        .I1(\DUTY_CYCLE_reg[5]_0 ),
        .I2(tmp2),
        .I3(tmp1),
        .I4(slow_clk_en),
        .I5(DUTY_CYCLE_reg[4]),
        .O(\DUTY_CYCLE[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \DUTY_CYCLE_reg[10]_i_1 
       (.CI(\DUTY_CYCLE_reg[6]_i_1_n_0 ),
        .CO({\DUTY_CYCLE_reg[10]_i_1_n_0 ,\DUTY_CYCLE_reg[10]_i_1_n_1 ,\DUTY_CYCLE_reg[10]_i_1_n_2 ,\DUTY_CYCLE_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,DI,DUTY_CYCLE_reg[9:8]}),
        .O(\DUTY_CYCLE_reg[11] ),
        .S({\DUTY_CYCLE[10]_i_2_n_0 ,\DUTY_CYCLE[10]_i_3_n_0 ,\DUTY_CYCLE[10]_i_4_n_0 ,\DUTY_CYCLE[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \DUTY_CYCLE_reg[14]_i_1 
       (.CI(\DUTY_CYCLE_reg[10]_i_1_n_0 ),
        .CO({\NLW_DUTY_CYCLE_reg[14]_i_1_CO_UNCONNECTED [3:2],\DUTY_CYCLE_reg[14]_i_1_n_2 ,\DUTY_CYCLE_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DUTY_CYCLE_reg[13:12]}),
        .O({\NLW_DUTY_CYCLE_reg[14]_i_1_O_UNCONNECTED [3],\DUTY_CYCLE_reg[15] }),
        .S({1'b0,\DUTY_CYCLE[14]_i_2_n_0 ,\DUTY_CYCLE[14]_i_3_n_0 ,\DUTY_CYCLE[14]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \DUTY_CYCLE_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\DUTY_CYCLE_reg[2]_i_2_n_0 ,\DUTY_CYCLE_reg[2]_i_2_n_1 ,\DUTY_CYCLE_reg[2]_i_2_n_2 ,\DUTY_CYCLE_reg[2]_i_2_n_3 }),
        .CYINIT(\DUTY_CYCLE[2]_i_6_n_0 ),
        .DI({DUTY_CYCLE_reg[3],DI,DUTY_CYCLE_reg[1],DI}),
        .O(O),
        .S({\DUTY_CYCLE[2]_i_8_n_0 ,\DUTY_CYCLE[2]_i_9_n_0 ,\DUTY_CYCLE[2]_i_10_n_0 ,\DUTY_CYCLE[2]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \DUTY_CYCLE_reg[6]_i_1 
       (.CI(\DUTY_CYCLE_reg[2]_i_2_n_0 ),
        .CO({\DUTY_CYCLE_reg[6]_i_1_n_0 ,\DUTY_CYCLE_reg[6]_i_1_n_1 ,\DUTY_CYCLE_reg[6]_i_1_n_2 ,\DUTY_CYCLE_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DUTY_CYCLE_reg[7:6],DI,DI}),
        .O(\DUTY_CYCLE_reg[9] ),
        .S({\DUTY_CYCLE[6]_i_2_n_0 ,\DUTY_CYCLE[6]_i_3_n_0 ,\DUTY_CYCLE[6]_i_4_n_0 ,\DUTY_CYCLE[6]_i_5_n_0 }));
  FDRE Q_reg
       (.C(s00_axi_aclk),
        .CE(slow_clk_en),
        .D(tmp1),
        .Q(tmp2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DEBOUNCING" *) 
module L293D_0_DEBOUNCING_1
   (tmp3,
    slow_clk_en,
    Q,
    s00_axi_aclk);
  output tmp3;
  input slow_clk_en;
  input [0:0]Q;
  input s00_axi_aclk;

  wire [0:0]Q;
  wire s00_axi_aclk;
  wire slow_clk_en;
  wire tmp3;

  FDRE Q_reg
       (.C(s00_axi_aclk),
        .CE(slow_clk_en),
        .D(Q),
        .Q(tmp3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "DEBOUNCING" *) 
module L293D_0_DEBOUNCING_2
   (slow_clk_en,
    Q_reg_0,
    tmp3,
    s00_axi_aclk,
    geqOp,
    \DUTY_CYCLE_reg[2] ,
    \DUTY_CYCLE_reg[2]_0 ,
    counter_slow_reg);
  output slow_clk_en;
  output Q_reg_0;
  input tmp3;
  input s00_axi_aclk;
  input geqOp;
  input \DUTY_CYCLE_reg[2] ;
  input \DUTY_CYCLE_reg[2]_0 ;
  input [23:0]counter_slow_reg;

  wire \DUTY_CYCLE_reg[2] ;
  wire \DUTY_CYCLE_reg[2]_0 ;
  wire Q_i_2_n_0;
  wire Q_i_3_n_0;
  wire Q_i_4_n_0;
  wire Q_i_5_n_0;
  wire Q_i_6_n_0;
  wire Q_i_7_n_0;
  wire Q_reg_0;
  wire [23:0]counter_slow_reg;
  wire geqOp;
  wire s00_axi_aclk;
  wire slow_clk_en;
  wire tmp3;
  wire tmp4;

  LUT6 #(
    .INIT(64'hFF20202000000000)) 
    \DUTY_CYCLE[2]_i_1 
       (.I0(geqOp),
        .I1(tmp4),
        .I2(tmp3),
        .I3(\DUTY_CYCLE_reg[2] ),
        .I4(\DUTY_CYCLE_reg[2]_0 ),
        .I5(slow_clk_en),
        .O(Q_reg_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    Q_i_1
       (.I0(Q_i_2_n_0),
        .I1(Q_i_3_n_0),
        .I2(Q_i_4_n_0),
        .I3(Q_i_5_n_0),
        .I4(Q_i_6_n_0),
        .I5(Q_i_7_n_0),
        .O(slow_clk_en));
  LUT4 #(
    .INIT(16'h8000)) 
    Q_i_2
       (.I0(counter_slow_reg[10]),
        .I1(counter_slow_reg[5]),
        .I2(counter_slow_reg[12]),
        .I3(counter_slow_reg[11]),
        .O(Q_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    Q_i_3
       (.I0(counter_slow_reg[23]),
        .I1(counter_slow_reg[21]),
        .I2(counter_slow_reg[20]),
        .I3(counter_slow_reg[19]),
        .O(Q_i_3_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    Q_i_4
       (.I0(counter_slow_reg[18]),
        .I1(counter_slow_reg[17]),
        .I2(counter_slow_reg[15]),
        .I3(counter_slow_reg[13]),
        .O(Q_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    Q_i_5
       (.I0(counter_slow_reg[1]),
        .I1(counter_slow_reg[0]),
        .I2(counter_slow_reg[3]),
        .I3(counter_slow_reg[2]),
        .O(Q_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    Q_i_6
       (.I0(counter_slow_reg[22]),
        .I1(counter_slow_reg[16]),
        .I2(counter_slow_reg[14]),
        .I3(counter_slow_reg[9]),
        .O(Q_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    Q_i_7
       (.I0(counter_slow_reg[8]),
        .I1(counter_slow_reg[7]),
        .I2(counter_slow_reg[6]),
        .I3(counter_slow_reg[4]),
        .O(Q_i_7_n_0));
  FDRE Q_reg
       (.C(s00_axi_aclk),
        .CE(slow_clk_en),
        .D(tmp3),
        .Q(tmp4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "L293D_v1_0" *) 
module L293D_0_L293D_v1_0
   (S_AXI_AWREADY,
    Forward,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    PWM_OUT,
    s00_axi_rvalid,
    s00_axi_bvalid,
    Backward,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output Forward;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output PWM_OUT;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output Backward;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire Backward;
  wire Forward;
  wire PWM_OUT;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  L293D_0_L293D_v1_0_S00_AXI L293D_v1_0_S00_AXI_inst
       (.Backward(Backward),
        .Forward(Forward),
        .PWM_OUT(PWM_OUT),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "L293D_v1_0_S00_AXI" *) 
module L293D_0_L293D_v1_0_S00_AXI
   (S_AXI_AWREADY,
    Forward,
    S_AXI_WREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    PWM_OUT,
    s00_axi_rvalid,
    s00_axi_bvalid,
    Backward,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_aclk,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_arvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_AWREADY;
  output Forward;
  output S_AXI_WREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output PWM_OUT;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  output Backward;
  input [1:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_aclk;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input s00_axi_arvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire Backward;
  wire D;
  wire Direction;
  wire Forward;
  wire PWM_OUT;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire slv_reg_rden;
  wire slv_reg_wren__2;

  L293D_0_PWM_generator PWM_instance
       (.Backward(Backward),
        .Forward(Forward),
        .PWM_OUT(PWM_OUT),
        .Q({Direction,D,\slv_reg0_reg_n_0_[0] }),
        .s00_axi_aclk(s00_axi_aclk));
  LUT6 #(
    .INIT(64'hBFFFBF00BF00BF00)) 
    aw_en_i_1
       (.I0(S_AXI_AWREADY),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .S(axi_awready_i_1_n_0));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .S(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(aw_en_reg_n_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg1[0]),
        .I1(\slv_reg0_reg_n_0_[0] ),
        .I2(slv_reg3[0]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg1[10]),
        .I1(\slv_reg0_reg_n_0_[10] ),
        .I2(slv_reg3[10]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[10]),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg1[11]),
        .I1(\slv_reg0_reg_n_0_[11] ),
        .I2(slv_reg3[11]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[11]),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg1[12]),
        .I1(\slv_reg0_reg_n_0_[12] ),
        .I2(slv_reg3[12]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[12]),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg1[13]),
        .I1(\slv_reg0_reg_n_0_[13] ),
        .I2(slv_reg3[13]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[13]),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg1[14]),
        .I1(\slv_reg0_reg_n_0_[14] ),
        .I2(slv_reg3[14]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[14]),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg1[15]),
        .I1(\slv_reg0_reg_n_0_[15] ),
        .I2(slv_reg3[15]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[15]),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg1[16]),
        .I1(\slv_reg0_reg_n_0_[16] ),
        .I2(slv_reg3[16]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[16]),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg1[17]),
        .I1(\slv_reg0_reg_n_0_[17] ),
        .I2(slv_reg3[17]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[17]),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg1[18]),
        .I1(\slv_reg0_reg_n_0_[18] ),
        .I2(slv_reg3[18]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[18]),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg1[19]),
        .I1(\slv_reg0_reg_n_0_[19] ),
        .I2(slv_reg3[19]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[19]),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg1[1]),
        .I1(D),
        .I2(slv_reg3[1]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg1[20]),
        .I1(\slv_reg0_reg_n_0_[20] ),
        .I2(slv_reg3[20]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[20]),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg1[21]),
        .I1(\slv_reg0_reg_n_0_[21] ),
        .I2(slv_reg3[21]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[21]),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg1[22]),
        .I1(\slv_reg0_reg_n_0_[22] ),
        .I2(slv_reg3[22]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[22]),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg1[23]),
        .I1(\slv_reg0_reg_n_0_[23] ),
        .I2(slv_reg3[23]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[23]),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg1[24]),
        .I1(\slv_reg0_reg_n_0_[24] ),
        .I2(slv_reg3[24]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[24]),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg1[25]),
        .I1(\slv_reg0_reg_n_0_[25] ),
        .I2(slv_reg3[25]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[25]),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg1[26]),
        .I1(\slv_reg0_reg_n_0_[26] ),
        .I2(slv_reg3[26]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[26]),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg1[27]),
        .I1(\slv_reg0_reg_n_0_[27] ),
        .I2(slv_reg3[27]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[27]),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg1[28]),
        .I1(\slv_reg0_reg_n_0_[28] ),
        .I2(slv_reg3[28]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[28]),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg1[29]),
        .I1(\slv_reg0_reg_n_0_[29] ),
        .I2(slv_reg3[29]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[29]),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg1[2]),
        .I1(Direction),
        .I2(slv_reg3[2]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg1[30]),
        .I1(\slv_reg0_reg_n_0_[30] ),
        .I2(slv_reg3[30]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[30]),
        .O(reg_data_out[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg1[31]),
        .I1(\slv_reg0_reg_n_0_[31] ),
        .I2(slv_reg3[31]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[31]),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg1[3]),
        .I1(\slv_reg0_reg_n_0_[3] ),
        .I2(slv_reg3[3]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg1[4]),
        .I1(\slv_reg0_reg_n_0_[4] ),
        .I2(slv_reg3[4]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg1[5]),
        .I1(\slv_reg0_reg_n_0_[5] ),
        .I2(slv_reg3[5]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg1[6]),
        .I1(\slv_reg0_reg_n_0_[6] ),
        .I2(slv_reg3[6]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg1[7]),
        .I1(\slv_reg0_reg_n_0_[7] ),
        .I2(slv_reg3[7]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg1[8]),
        .I1(\slv_reg0_reg_n_0_[8] ),
        .I2(slv_reg3[8]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[8]),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg1[9]),
        .I1(\slv_reg0_reg_n_0_[9] ),
        .I2(slv_reg3[9]),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[2]),
        .I5(slv_reg2[9]),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_wvalid),
        .O(slv_reg_wren__2));
  LUT4 #(
    .INIT(16'h0200)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(D),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(Direction),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[1]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[2]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[3]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(p_0_in[1]),
        .I2(s00_axi_wstrb[0]),
        .I3(p_0_in[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__2),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .O(p_1_in[7]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "PWM_generator" *) 
module L293D_0_PWM_generator
   (Forward,
    Backward,
    PWM_OUT,
    Q,
    s00_axi_aclk);
  output Forward;
  output Backward;
  output PWM_OUT;
  input [2:0]Q;
  input s00_axi_aclk;

  wire Backward;
  wire Backward_i_1_n_0;
  wire DUTY_CYCLE1;
  wire \DUTY_CYCLE[2]_i_12_n_0 ;
  wire \DUTY_CYCLE[2]_i_13_n_0 ;
  wire \DUTY_CYCLE[2]_i_14_n_0 ;
  wire \DUTY_CYCLE[2]_i_15_n_0 ;
  wire \DUTY_CYCLE[2]_i_16_n_0 ;
  wire \DUTY_CYCLE[2]_i_17_n_0 ;
  wire \DUTY_CYCLE[2]_i_18_n_0 ;
  wire \DUTY_CYCLE[2]_i_19_n_0 ;
  wire \DUTY_CYCLE[2]_i_20_n_0 ;
  wire \DUTY_CYCLE[2]_i_21_n_0 ;
  wire \DUTY_CYCLE[2]_i_4_n_0 ;
  wire [16:2]DUTY_CYCLE_reg;
  wire Forward;
  wire PWM_OUT;
  wire [2:0]Q;
  wire clear;
  wire \counter_PWM[0]_i_3_n_0 ;
  wire \counter_PWM[0]_i_4_n_0 ;
  wire \counter_PWM[0]_i_5_n_0 ;
  wire \counter_PWM[0]_i_6_n_0 ;
  wire [19:0]counter_PWM_reg;
  wire \counter_PWM_reg[0]_i_2_n_0 ;
  wire \counter_PWM_reg[0]_i_2_n_1 ;
  wire \counter_PWM_reg[0]_i_2_n_2 ;
  wire \counter_PWM_reg[0]_i_2_n_3 ;
  wire \counter_PWM_reg[0]_i_2_n_4 ;
  wire \counter_PWM_reg[0]_i_2_n_5 ;
  wire \counter_PWM_reg[0]_i_2_n_6 ;
  wire \counter_PWM_reg[0]_i_2_n_7 ;
  wire \counter_PWM_reg[12]_i_1_n_0 ;
  wire \counter_PWM_reg[12]_i_1_n_1 ;
  wire \counter_PWM_reg[12]_i_1_n_2 ;
  wire \counter_PWM_reg[12]_i_1_n_3 ;
  wire \counter_PWM_reg[12]_i_1_n_4 ;
  wire \counter_PWM_reg[12]_i_1_n_5 ;
  wire \counter_PWM_reg[12]_i_1_n_6 ;
  wire \counter_PWM_reg[12]_i_1_n_7 ;
  wire \counter_PWM_reg[16]_i_1_n_1 ;
  wire \counter_PWM_reg[16]_i_1_n_2 ;
  wire \counter_PWM_reg[16]_i_1_n_3 ;
  wire \counter_PWM_reg[16]_i_1_n_4 ;
  wire \counter_PWM_reg[16]_i_1_n_5 ;
  wire \counter_PWM_reg[16]_i_1_n_6 ;
  wire \counter_PWM_reg[16]_i_1_n_7 ;
  wire \counter_PWM_reg[4]_i_1_n_0 ;
  wire \counter_PWM_reg[4]_i_1_n_1 ;
  wire \counter_PWM_reg[4]_i_1_n_2 ;
  wire \counter_PWM_reg[4]_i_1_n_3 ;
  wire \counter_PWM_reg[4]_i_1_n_4 ;
  wire \counter_PWM_reg[4]_i_1_n_5 ;
  wire \counter_PWM_reg[4]_i_1_n_6 ;
  wire \counter_PWM_reg[4]_i_1_n_7 ;
  wire \counter_PWM_reg[8]_i_1_n_0 ;
  wire \counter_PWM_reg[8]_i_1_n_1 ;
  wire \counter_PWM_reg[8]_i_1_n_2 ;
  wire \counter_PWM_reg[8]_i_1_n_3 ;
  wire \counter_PWM_reg[8]_i_1_n_4 ;
  wire \counter_PWM_reg[8]_i_1_n_5 ;
  wire \counter_PWM_reg[8]_i_1_n_6 ;
  wire \counter_PWM_reg[8]_i_1_n_7 ;
  wire \counter_slow[0]_i_2_n_0 ;
  wire [23:0]counter_slow_reg;
  wire \counter_slow_reg[0]_i_1_n_0 ;
  wire \counter_slow_reg[0]_i_1_n_1 ;
  wire \counter_slow_reg[0]_i_1_n_2 ;
  wire \counter_slow_reg[0]_i_1_n_3 ;
  wire \counter_slow_reg[0]_i_1_n_4 ;
  wire \counter_slow_reg[0]_i_1_n_5 ;
  wire \counter_slow_reg[0]_i_1_n_6 ;
  wire \counter_slow_reg[0]_i_1_n_7 ;
  wire \counter_slow_reg[12]_i_1_n_0 ;
  wire \counter_slow_reg[12]_i_1_n_1 ;
  wire \counter_slow_reg[12]_i_1_n_2 ;
  wire \counter_slow_reg[12]_i_1_n_3 ;
  wire \counter_slow_reg[12]_i_1_n_4 ;
  wire \counter_slow_reg[12]_i_1_n_5 ;
  wire \counter_slow_reg[12]_i_1_n_6 ;
  wire \counter_slow_reg[12]_i_1_n_7 ;
  wire \counter_slow_reg[16]_i_1_n_0 ;
  wire \counter_slow_reg[16]_i_1_n_1 ;
  wire \counter_slow_reg[16]_i_1_n_2 ;
  wire \counter_slow_reg[16]_i_1_n_3 ;
  wire \counter_slow_reg[16]_i_1_n_4 ;
  wire \counter_slow_reg[16]_i_1_n_5 ;
  wire \counter_slow_reg[16]_i_1_n_6 ;
  wire \counter_slow_reg[16]_i_1_n_7 ;
  wire \counter_slow_reg[20]_i_1_n_1 ;
  wire \counter_slow_reg[20]_i_1_n_2 ;
  wire \counter_slow_reg[20]_i_1_n_3 ;
  wire \counter_slow_reg[20]_i_1_n_4 ;
  wire \counter_slow_reg[20]_i_1_n_5 ;
  wire \counter_slow_reg[20]_i_1_n_6 ;
  wire \counter_slow_reg[20]_i_1_n_7 ;
  wire \counter_slow_reg[4]_i_1_n_0 ;
  wire \counter_slow_reg[4]_i_1_n_1 ;
  wire \counter_slow_reg[4]_i_1_n_2 ;
  wire \counter_slow_reg[4]_i_1_n_3 ;
  wire \counter_slow_reg[4]_i_1_n_4 ;
  wire \counter_slow_reg[4]_i_1_n_5 ;
  wire \counter_slow_reg[4]_i_1_n_6 ;
  wire \counter_slow_reg[4]_i_1_n_7 ;
  wire \counter_slow_reg[8]_i_1_n_0 ;
  wire \counter_slow_reg[8]_i_1_n_1 ;
  wire \counter_slow_reg[8]_i_1_n_2 ;
  wire \counter_slow_reg[8]_i_1_n_3 ;
  wire \counter_slow_reg[8]_i_1_n_4 ;
  wire \counter_slow_reg[8]_i_1_n_5 ;
  wire \counter_slow_reg[8]_i_1_n_6 ;
  wire \counter_slow_reg[8]_i_1_n_7 ;
  wire geqOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry__0_i_5_n_0;
  wire ltOp_carry__0_i_6_n_0;
  wire ltOp_carry__0_i_7_n_0;
  wire ltOp_carry__0_i_8_n_0;
  wire ltOp_carry__0_n_0;
  wire ltOp_carry__0_n_1;
  wire ltOp_carry__0_n_2;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry__1_i_1_n_0;
  wire ltOp_carry__1_i_2_n_0;
  wire ltOp_carry__1_i_3_n_0;
  wire ltOp_carry__1_n_3;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire s00_axi_aclk;
  wire slow_clk_en;
  wire stage0_n_2;
  wire stage1_n_1;
  wire stage1_n_10;
  wire stage1_n_11;
  wire stage1_n_12;
  wire stage1_n_13;
  wire stage1_n_14;
  wire stage1_n_15;
  wire stage1_n_2;
  wire stage1_n_3;
  wire stage1_n_4;
  wire stage1_n_5;
  wire stage1_n_6;
  wire stage1_n_7;
  wire stage1_n_8;
  wire stage1_n_9;
  wire stage3_n_1;
  wire tmp1;
  wire tmp2;
  wire tmp3;
  wire [3:3]\NLW_counter_PWM_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_counter_slow_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    Backward_i_1
       (.I0(Q[2]),
        .O(Backward_i_1_n_0));
  FDRE Backward_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(Backward_i_1_n_0),
        .Q(Backward),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \DUTY_CYCLE[2]_i_12 
       (.I0(DUTY_CYCLE_reg[15]),
        .I1(DUTY_CYCLE_reg[14]),
        .I2(DUTY_CYCLE_reg[16]),
        .O(\DUTY_CYCLE[2]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \DUTY_CYCLE[2]_i_13 
       (.I0(DUTY_CYCLE_reg[12]),
        .I1(DUTY_CYCLE_reg[13]),
        .O(\DUTY_CYCLE[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    \DUTY_CYCLE[2]_i_14 
       (.I0(DUTY_CYCLE_reg[7]),
        .I1(DUTY_CYCLE_reg[3]),
        .I2(DUTY_CYCLE_reg[2]),
        .I3(DUTY_CYCLE_reg[6]),
        .I4(DUTY_CYCLE_reg[4]),
        .O(\DUTY_CYCLE[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \DUTY_CYCLE[2]_i_15 
       (.I0(DUTY_CYCLE_reg[10]),
        .I1(DUTY_CYCLE_reg[9]),
        .I2(DUTY_CYCLE_reg[7]),
        .I3(DUTY_CYCLE_reg[5]),
        .I4(DUTY_CYCLE_reg[6]),
        .O(\DUTY_CYCLE[2]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h777F7F7F)) 
    \DUTY_CYCLE[2]_i_16 
       (.I0(DUTY_CYCLE_reg[16]),
        .I1(DUTY_CYCLE_reg[15]),
        .I2(DUTY_CYCLE_reg[14]),
        .I3(DUTY_CYCLE_reg[12]),
        .I4(DUTY_CYCLE_reg[13]),
        .O(\DUTY_CYCLE[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \DUTY_CYCLE[2]_i_17 
       (.I0(DUTY_CYCLE_reg[8]),
        .I1(DUTY_CYCLE_reg[7]),
        .I2(DUTY_CYCLE_reg[5]),
        .I3(DUTY_CYCLE_reg[10]),
        .I4(DUTY_CYCLE_reg[9]),
        .O(\DUTY_CYCLE[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001FFF)) 
    \DUTY_CYCLE[2]_i_18 
       (.I0(DUTY_CYCLE_reg[3]),
        .I1(DUTY_CYCLE_reg[2]),
        .I2(DUTY_CYCLE_reg[6]),
        .I3(DUTY_CYCLE_reg[4]),
        .I4(DUTY_CYCLE_reg[7]),
        .O(\DUTY_CYCLE[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \DUTY_CYCLE[2]_i_19 
       (.I0(DUTY_CYCLE_reg[7]),
        .I1(DUTY_CYCLE_reg[3]),
        .O(\DUTY_CYCLE[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    \DUTY_CYCLE[2]_i_20 
       (.I0(DUTY_CYCLE_reg[11]),
        .I1(DUTY_CYCLE_reg[14]),
        .I2(\DUTY_CYCLE[2]_i_19_n_0 ),
        .I3(DUTY_CYCLE_reg[7]),
        .I4(\DUTY_CYCLE[2]_i_21_n_0 ),
        .I5(\DUTY_CYCLE[2]_i_17_n_0 ),
        .O(\DUTY_CYCLE[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \DUTY_CYCLE[2]_i_21 
       (.I0(DUTY_CYCLE_reg[4]),
        .I1(DUTY_CYCLE_reg[6]),
        .I2(DUTY_CYCLE_reg[2]),
        .I3(DUTY_CYCLE_reg[3]),
        .O(\DUTY_CYCLE[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \DUTY_CYCLE[2]_i_3 
       (.I0(\DUTY_CYCLE[2]_i_12_n_0 ),
        .I1(\DUTY_CYCLE[2]_i_13_n_0 ),
        .I2(\DUTY_CYCLE[2]_i_14_n_0 ),
        .I3(DUTY_CYCLE_reg[8]),
        .I4(DUTY_CYCLE_reg[11]),
        .I5(\DUTY_CYCLE[2]_i_15_n_0 ),
        .O(geqOp));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFFE)) 
    \DUTY_CYCLE[2]_i_4 
       (.I0(\DUTY_CYCLE[2]_i_16_n_0 ),
        .I1(\DUTY_CYCLE[2]_i_17_n_0 ),
        .I2(\DUTY_CYCLE[2]_i_18_n_0 ),
        .I3(\DUTY_CYCLE[2]_i_19_n_0 ),
        .I4(DUTY_CYCLE_reg[14]),
        .I5(DUTY_CYCLE_reg[11]),
        .O(\DUTY_CYCLE[2]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[10] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_12),
        .Q(DUTY_CYCLE_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[11] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_11),
        .Q(DUTY_CYCLE_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[12] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_10),
        .Q(DUTY_CYCLE_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[13] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_9),
        .Q(DUTY_CYCLE_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[14] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_15),
        .Q(DUTY_CYCLE_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[15] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_14),
        .Q(DUTY_CYCLE_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[16] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_13),
        .Q(DUTY_CYCLE_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[2] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_4),
        .Q(DUTY_CYCLE_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[3] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_3),
        .Q(DUTY_CYCLE_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[4] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_2),
        .Q(DUTY_CYCLE_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[5] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_1),
        .Q(DUTY_CYCLE_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[6] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_8),
        .Q(DUTY_CYCLE_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[7] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_7),
        .Q(DUTY_CYCLE_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[8] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_6),
        .Q(DUTY_CYCLE_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DUTY_CYCLE_reg[9] 
       (.C(s00_axi_aclk),
        .CE(stage3_n_1),
        .D(stage1_n_5),
        .Q(DUTY_CYCLE_reg[9]),
        .R(1'b0));
  FDRE Forward_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(Forward),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \counter_PWM[0]_i_1 
       (.I0(counter_PWM_reg[19]),
        .I1(counter_PWM_reg[17]),
        .I2(counter_PWM_reg[18]),
        .I3(\counter_PWM[0]_i_3_n_0 ),
        .I4(counter_PWM_reg[12]),
        .I5(\counter_PWM[0]_i_4_n_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \counter_PWM[0]_i_3 
       (.I0(counter_PWM_reg[9]),
        .I1(counter_PWM_reg[8]),
        .I2(counter_PWM_reg[4]),
        .I3(counter_PWM_reg[6]),
        .I4(\counter_PWM[0]_i_6_n_0 ),
        .I5(counter_PWM_reg[11]),
        .O(\counter_PWM[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \counter_PWM[0]_i_4 
       (.I0(counter_PWM_reg[14]),
        .I1(counter_PWM_reg[13]),
        .I2(counter_PWM_reg[16]),
        .I3(counter_PWM_reg[15]),
        .O(\counter_PWM[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_PWM[0]_i_5 
       (.I0(counter_PWM_reg[0]),
        .O(\counter_PWM[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFA8)) 
    \counter_PWM[0]_i_6 
       (.I0(counter_PWM_reg[6]),
        .I1(counter_PWM_reg[3]),
        .I2(counter_PWM_reg[5]),
        .I3(counter_PWM_reg[10]),
        .I4(counter_PWM_reg[7]),
        .O(\counter_PWM[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[0]_i_2_n_7 ),
        .Q(counter_PWM_reg[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_PWM_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_PWM_reg[0]_i_2_n_0 ,\counter_PWM_reg[0]_i_2_n_1 ,\counter_PWM_reg[0]_i_2_n_2 ,\counter_PWM_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_PWM_reg[0]_i_2_n_4 ,\counter_PWM_reg[0]_i_2_n_5 ,\counter_PWM_reg[0]_i_2_n_6 ,\counter_PWM_reg[0]_i_2_n_7 }),
        .S({counter_PWM_reg[3:1],\counter_PWM[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[8]_i_1_n_5 ),
        .Q(counter_PWM_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[8]_i_1_n_4 ),
        .Q(counter_PWM_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[12]_i_1_n_7 ),
        .Q(counter_PWM_reg[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_PWM_reg[12]_i_1 
       (.CI(\counter_PWM_reg[8]_i_1_n_0 ),
        .CO({\counter_PWM_reg[12]_i_1_n_0 ,\counter_PWM_reg[12]_i_1_n_1 ,\counter_PWM_reg[12]_i_1_n_2 ,\counter_PWM_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_PWM_reg[12]_i_1_n_4 ,\counter_PWM_reg[12]_i_1_n_5 ,\counter_PWM_reg[12]_i_1_n_6 ,\counter_PWM_reg[12]_i_1_n_7 }),
        .S(counter_PWM_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[12]_i_1_n_6 ),
        .Q(counter_PWM_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[12]_i_1_n_5 ),
        .Q(counter_PWM_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[12]_i_1_n_4 ),
        .Q(counter_PWM_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[16]_i_1_n_7 ),
        .Q(counter_PWM_reg[16]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_PWM_reg[16]_i_1 
       (.CI(\counter_PWM_reg[12]_i_1_n_0 ),
        .CO({\NLW_counter_PWM_reg[16]_i_1_CO_UNCONNECTED [3],\counter_PWM_reg[16]_i_1_n_1 ,\counter_PWM_reg[16]_i_1_n_2 ,\counter_PWM_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_PWM_reg[16]_i_1_n_4 ,\counter_PWM_reg[16]_i_1_n_5 ,\counter_PWM_reg[16]_i_1_n_6 ,\counter_PWM_reg[16]_i_1_n_7 }),
        .S(counter_PWM_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[16]_i_1_n_6 ),
        .Q(counter_PWM_reg[17]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[16]_i_1_n_5 ),
        .Q(counter_PWM_reg[18]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[16]_i_1_n_4 ),
        .Q(counter_PWM_reg[19]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[0]_i_2_n_6 ),
        .Q(counter_PWM_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[0]_i_2_n_5 ),
        .Q(counter_PWM_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[0]_i_2_n_4 ),
        .Q(counter_PWM_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[4]_i_1_n_7 ),
        .Q(counter_PWM_reg[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_PWM_reg[4]_i_1 
       (.CI(\counter_PWM_reg[0]_i_2_n_0 ),
        .CO({\counter_PWM_reg[4]_i_1_n_0 ,\counter_PWM_reg[4]_i_1_n_1 ,\counter_PWM_reg[4]_i_1_n_2 ,\counter_PWM_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_PWM_reg[4]_i_1_n_4 ,\counter_PWM_reg[4]_i_1_n_5 ,\counter_PWM_reg[4]_i_1_n_6 ,\counter_PWM_reg[4]_i_1_n_7 }),
        .S(counter_PWM_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[4]_i_1_n_6 ),
        .Q(counter_PWM_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[4]_i_1_n_5 ),
        .Q(counter_PWM_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[4]_i_1_n_4 ),
        .Q(counter_PWM_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[8]_i_1_n_7 ),
        .Q(counter_PWM_reg[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_PWM_reg[8]_i_1 
       (.CI(\counter_PWM_reg[4]_i_1_n_0 ),
        .CO({\counter_PWM_reg[8]_i_1_n_0 ,\counter_PWM_reg[8]_i_1_n_1 ,\counter_PWM_reg[8]_i_1_n_2 ,\counter_PWM_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_PWM_reg[8]_i_1_n_4 ,\counter_PWM_reg[8]_i_1_n_5 ,\counter_PWM_reg[8]_i_1_n_6 ,\counter_PWM_reg[8]_i_1_n_7 }),
        .S(counter_PWM_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_PWM_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_PWM_reg[8]_i_1_n_6 ),
        .Q(counter_PWM_reg[9]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_slow[0]_i_2 
       (.I0(counter_slow_reg[0]),
        .O(\counter_slow[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[0]_i_1_n_7 ),
        .Q(counter_slow_reg[0]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_slow_reg[0]_i_1_n_0 ,\counter_slow_reg[0]_i_1_n_1 ,\counter_slow_reg[0]_i_1_n_2 ,\counter_slow_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_slow_reg[0]_i_1_n_4 ,\counter_slow_reg[0]_i_1_n_5 ,\counter_slow_reg[0]_i_1_n_6 ,\counter_slow_reg[0]_i_1_n_7 }),
        .S({counter_slow_reg[3:1],\counter_slow[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[8]_i_1_n_5 ),
        .Q(counter_slow_reg[10]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[8]_i_1_n_4 ),
        .Q(counter_slow_reg[11]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[12]_i_1_n_7 ),
        .Q(counter_slow_reg[12]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[12]_i_1 
       (.CI(\counter_slow_reg[8]_i_1_n_0 ),
        .CO({\counter_slow_reg[12]_i_1_n_0 ,\counter_slow_reg[12]_i_1_n_1 ,\counter_slow_reg[12]_i_1_n_2 ,\counter_slow_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_slow_reg[12]_i_1_n_4 ,\counter_slow_reg[12]_i_1_n_5 ,\counter_slow_reg[12]_i_1_n_6 ,\counter_slow_reg[12]_i_1_n_7 }),
        .S(counter_slow_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[12]_i_1_n_6 ),
        .Q(counter_slow_reg[13]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[12]_i_1_n_5 ),
        .Q(counter_slow_reg[14]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[12]_i_1_n_4 ),
        .Q(counter_slow_reg[15]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[16]_i_1_n_7 ),
        .Q(counter_slow_reg[16]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[16]_i_1 
       (.CI(\counter_slow_reg[12]_i_1_n_0 ),
        .CO({\counter_slow_reg[16]_i_1_n_0 ,\counter_slow_reg[16]_i_1_n_1 ,\counter_slow_reg[16]_i_1_n_2 ,\counter_slow_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_slow_reg[16]_i_1_n_4 ,\counter_slow_reg[16]_i_1_n_5 ,\counter_slow_reg[16]_i_1_n_6 ,\counter_slow_reg[16]_i_1_n_7 }),
        .S(counter_slow_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[16]_i_1_n_6 ),
        .Q(counter_slow_reg[17]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[16]_i_1_n_5 ),
        .Q(counter_slow_reg[18]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[16]_i_1_n_4 ),
        .Q(counter_slow_reg[19]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[0]_i_1_n_6 ),
        .Q(counter_slow_reg[1]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[20]_i_1_n_7 ),
        .Q(counter_slow_reg[20]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[20]_i_1 
       (.CI(\counter_slow_reg[16]_i_1_n_0 ),
        .CO({\NLW_counter_slow_reg[20]_i_1_CO_UNCONNECTED [3],\counter_slow_reg[20]_i_1_n_1 ,\counter_slow_reg[20]_i_1_n_2 ,\counter_slow_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_slow_reg[20]_i_1_n_4 ,\counter_slow_reg[20]_i_1_n_5 ,\counter_slow_reg[20]_i_1_n_6 ,\counter_slow_reg[20]_i_1_n_7 }),
        .S(counter_slow_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[20]_i_1_n_6 ),
        .Q(counter_slow_reg[21]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[20]_i_1_n_5 ),
        .Q(counter_slow_reg[22]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[20]_i_1_n_4 ),
        .Q(counter_slow_reg[23]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[0]_i_1_n_5 ),
        .Q(counter_slow_reg[2]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[0]_i_1_n_4 ),
        .Q(counter_slow_reg[3]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[4]_i_1_n_7 ),
        .Q(counter_slow_reg[4]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[4]_i_1 
       (.CI(\counter_slow_reg[0]_i_1_n_0 ),
        .CO({\counter_slow_reg[4]_i_1_n_0 ,\counter_slow_reg[4]_i_1_n_1 ,\counter_slow_reg[4]_i_1_n_2 ,\counter_slow_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_slow_reg[4]_i_1_n_4 ,\counter_slow_reg[4]_i_1_n_5 ,\counter_slow_reg[4]_i_1_n_6 ,\counter_slow_reg[4]_i_1_n_7 }),
        .S(counter_slow_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[4]_i_1_n_6 ),
        .Q(counter_slow_reg[5]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[4]_i_1_n_5 ),
        .Q(counter_slow_reg[6]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[4]_i_1_n_4 ),
        .Q(counter_slow_reg[7]),
        .R(slow_clk_en));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[8]_i_1_n_7 ),
        .Q(counter_slow_reg[8]),
        .R(slow_clk_en));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \counter_slow_reg[8]_i_1 
       (.CI(\counter_slow_reg[4]_i_1_n_0 ),
        .CO({\counter_slow_reg[8]_i_1_n_0 ,\counter_slow_reg[8]_i_1_n_1 ,\counter_slow_reg[8]_i_1_n_2 ,\counter_slow_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_slow_reg[8]_i_1_n_4 ,\counter_slow_reg[8]_i_1_n_5 ,\counter_slow_reg[8]_i_1_n_6 ,\counter_slow_reg[8]_i_1_n_7 }),
        .S(counter_slow_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_slow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\counter_slow_reg[8]_i_1_n_6 ),
        .Q(counter_slow_reg[9]),
        .R(slow_clk_en));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,1'b0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_4_n_0,ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({ltOp_carry__0_n_0,ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0,ltOp_carry__0_i_4_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0,ltOp_carry__0_i_7_n_0,ltOp_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_1
       (.I0(DUTY_CYCLE_reg[14]),
        .I1(counter_PWM_reg[14]),
        .I2(counter_PWM_reg[15]),
        .I3(DUTY_CYCLE_reg[15]),
        .O(ltOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_2
       (.I0(DUTY_CYCLE_reg[12]),
        .I1(counter_PWM_reg[12]),
        .I2(counter_PWM_reg[13]),
        .I3(DUTY_CYCLE_reg[13]),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_3
       (.I0(DUTY_CYCLE_reg[10]),
        .I1(counter_PWM_reg[10]),
        .I2(counter_PWM_reg[11]),
        .I3(DUTY_CYCLE_reg[11]),
        .O(ltOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry__0_i_4
       (.I0(DUTY_CYCLE_reg[8]),
        .I1(counter_PWM_reg[8]),
        .I2(counter_PWM_reg[9]),
        .I3(DUTY_CYCLE_reg[9]),
        .O(ltOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_5
       (.I0(counter_PWM_reg[15]),
        .I1(DUTY_CYCLE_reg[15]),
        .I2(counter_PWM_reg[14]),
        .I3(DUTY_CYCLE_reg[14]),
        .O(ltOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_6
       (.I0(counter_PWM_reg[13]),
        .I1(DUTY_CYCLE_reg[13]),
        .I2(counter_PWM_reg[12]),
        .I3(DUTY_CYCLE_reg[12]),
        .O(ltOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_7
       (.I0(counter_PWM_reg[11]),
        .I1(DUTY_CYCLE_reg[11]),
        .I2(counter_PWM_reg[10]),
        .I3(DUTY_CYCLE_reg[10]),
        .O(ltOp_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_8
       (.I0(counter_PWM_reg[9]),
        .I1(DUTY_CYCLE_reg[9]),
        .I2(counter_PWM_reg[8]),
        .I3(DUTY_CYCLE_reg[8]),
        .O(ltOp_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry__1
       (.CI(ltOp_carry__0_n_0),
        .CO({NLW_ltOp_carry__1_CO_UNCONNECTED[3:2],PWM_OUT,ltOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ltOp_carry__1_i_1_n_0}),
        .O(NLW_ltOp_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,ltOp_carry__1_i_2_n_0,ltOp_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    ltOp_carry__1_i_1
       (.I0(counter_PWM_reg[17]),
        .I1(DUTY_CYCLE_reg[16]),
        .I2(counter_PWM_reg[16]),
        .O(ltOp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry__1_i_2
       (.I0(counter_PWM_reg[19]),
        .I1(counter_PWM_reg[18]),
        .O(ltOp_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h21)) 
    ltOp_carry__1_i_3
       (.I0(counter_PWM_reg[16]),
        .I1(counter_PWM_reg[17]),
        .I2(DUTY_CYCLE_reg[16]),
        .O(ltOp_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_1
       (.I0(DUTY_CYCLE_reg[6]),
        .I1(counter_PWM_reg[6]),
        .I2(counter_PWM_reg[7]),
        .I3(DUTY_CYCLE_reg[7]),
        .O(ltOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2
       (.I0(DUTY_CYCLE_reg[4]),
        .I1(counter_PWM_reg[4]),
        .I2(counter_PWM_reg[5]),
        .I3(DUTY_CYCLE_reg[5]),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3
       (.I0(DUTY_CYCLE_reg[2]),
        .I1(counter_PWM_reg[2]),
        .I2(counter_PWM_reg[3]),
        .I3(DUTY_CYCLE_reg[3]),
        .O(ltOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_4
       (.I0(counter_PWM_reg[7]),
        .I1(DUTY_CYCLE_reg[7]),
        .I2(counter_PWM_reg[6]),
        .I3(DUTY_CYCLE_reg[6]),
        .O(ltOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5
       (.I0(counter_PWM_reg[5]),
        .I1(DUTY_CYCLE_reg[5]),
        .I2(counter_PWM_reg[4]),
        .I3(DUTY_CYCLE_reg[4]),
        .O(ltOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6
       (.I0(counter_PWM_reg[3]),
        .I1(DUTY_CYCLE_reg[3]),
        .I2(counter_PWM_reg[2]),
        .I3(DUTY_CYCLE_reg[2]),
        .O(ltOp_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry_i_7
       (.I0(counter_PWM_reg[1]),
        .I1(counter_PWM_reg[0]),
        .O(ltOp_carry_i_7_n_0));
  L293D_0_DEBOUNCING stage0
       (.DI(DUTY_CYCLE1),
        .\DUTY_CYCLE_reg[5] (\DUTY_CYCLE[2]_i_20_n_0 ),
        .\DUTY_CYCLE_reg[5]_0 (\DUTY_CYCLE[2]_i_16_n_0 ),
        .Q(Q[0]),
        .Q_reg_0(stage0_n_2),
        .s00_axi_aclk(s00_axi_aclk),
        .slow_clk_en(slow_clk_en),
        .tmp1(tmp1),
        .tmp2(tmp2));
  L293D_0_DEBOUNCING_0 stage1
       (.DI(DUTY_CYCLE1),
        .DUTY_CYCLE_reg(DUTY_CYCLE_reg),
        .\DUTY_CYCLE_reg[11] ({stage1_n_9,stage1_n_10,stage1_n_11,stage1_n_12}),
        .\DUTY_CYCLE_reg[15] ({stage1_n_13,stage1_n_14,stage1_n_15}),
        .\DUTY_CYCLE_reg[5]_0 (\DUTY_CYCLE[2]_i_20_n_0 ),
        .\DUTY_CYCLE_reg[9] ({stage1_n_5,stage1_n_6,stage1_n_7,stage1_n_8}),
        .DUTY_CYCLE_reg_5_sp_1(\DUTY_CYCLE[2]_i_16_n_0 ),
        .O({stage1_n_1,stage1_n_2,stage1_n_3,stage1_n_4}),
        .s00_axi_aclk(s00_axi_aclk),
        .slow_clk_en(slow_clk_en),
        .tmp1(tmp1),
        .tmp2(tmp2));
  L293D_0_DEBOUNCING_1 stage2
       (.Q(Q[1]),
        .s00_axi_aclk(s00_axi_aclk),
        .slow_clk_en(slow_clk_en),
        .tmp3(tmp3));
  L293D_0_DEBOUNCING_2 stage3
       (.\DUTY_CYCLE_reg[2] (\DUTY_CYCLE[2]_i_4_n_0 ),
        .\DUTY_CYCLE_reg[2]_0 (stage0_n_2),
        .Q_reg_0(stage3_n_1),
        .counter_slow_reg(counter_slow_reg),
        .geqOp(geqOp),
        .s00_axi_aclk(s00_axi_aclk),
        .slow_clk_en(slow_clk_en),
        .tmp3(tmp3));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
