<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><!-- NVIDIA customization --><title>NVIDIA Jetson Linux Driver Package Software Features : Jetson Module Adaptation and Bring-Up | NVIDIA Docs </title><link rel="Prev" href="adaptation_and_bringup_tx2_nx.html" title="Previous" /><link rel="Next" href="adaptation_and_bringup_checklists.html" title="Next" /><link rel="StyleSheet" href="../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/adaptation_and_bringup_tx1.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/print.css" type="text/css" media="print" /><noscript><div id="noscript_padding"></div></noscript></head><body id="pl3kscAemRQRJ6JbGKmxHmg" class="ww_skin_page_body" style="visibility: hidden;"><input type="hidden" id="page_onload_url" value="../index.html#page/Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html"></input><span id="dropdown_ids" style="display:none;"></span><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><div id="dropdown_button_container" class="dropdown_container dropdown_button_container_disabled"><a id="show_hide_all" class="ww_skin ww_behavior_dropdown_toggle ww_skin_dropdown_toggle" title="Page DropDown Toggle" href="#"><i class="fa"></i></a><span class="ww_skin_page_toolbar_divider">&nbsp;</span></div><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --></header><div id="page_content_container" style="background-attachment: scroll; background-image: url(&quot;watermark.png&quot;); background-position: center center; background-repeat: no-repeat; margin-left: 0pt; margin-right: 10pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 0px"><div id="page_content"><H2 id="wwpID0E0TN0HA" class="Heading_2">Jetson TX1 Adaptation and Bring-Up</H2><div class="WebWorks_MiniTOC"><div class="WebWorks_MiniTOC_Heading">&nbsp;</div><dl class="WebWorks_MiniTOC_List"><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0QN0HA">Board Naming</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0GN0HA">Placeholders in the Porting Instructions</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E05M0HA">Pinmux Changes</a></div></dd><dl class="WebWorks_MiniTOC_List"><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0QM0HA">Updating the Bootloader Pinmux</a></div></dd></dl><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E01L0HA">Porting U-Boot</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0JL0HA">Porting the Linux Kernel</a></div></dd><dl class="WebWorks_MiniTOC_List"><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0EL0HA">Creating Device Tree Overlay Files</a></div></dd></dl><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0TJ0HA">Pad Power Detection</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0MI0HA">USB Lane Mapping</a></div></dd><dl class="WebWorks_MiniTOC_List"><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0BI0HA">R24 Required Device Tree Changes</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E05H0HA">R24 Example 1</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E04G0HA">R24 Example 2</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E05F0HA">R28 Required Device Tree Changes</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E02F0HA">R28 Example 1</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0DE0HA">R28 Example 2</a></div></dd></dl><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0EC0HA">Other Considerations When Porting</a></div></dd><dd><div class="WebWorks_MiniTOC_Entry"><a class="WebWorks_MiniTOC_Link" href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0KB0HA">Flashing the Build Image</a></div></dd></dl></div><div id="wwpID0E0SN0HA" class="Body_Text">This document is for software developers whose target is the NVIDIA<span style="vertical-align: super">®</span> Jetson™&nbsp;TX1 module. It describes how to port NVIDIA<span style="vertical-align: super">®</span> Jetson™ Linux Driver Package (L4T) and the U-Boot boot loader from NVIDIA<span style="vertical-align: super">®</span> Jetson™ TX1 Developer Kit to another hardware platform.</div><div id="wwpID0E0RN0HA" class="Body_Text">For all of the procedures in this document, L4T includes code for the Jetson TX1 Developer Kit (P2371-2180) that can serve as an example.</div><H3 id="wwpID0E0QN0HA" class="Heading_3">Board Naming</H3><div id="wwpID0E0PN0HA" class="Body_Text">To support a Jetson TX1 module with your carrier board, you must assign the module/carrier board a lower case alphanumeric name. The name may include dashes (-) and underscores (_), but not spaces:</div><div id="wwpID0E0ON0HA" class="Code">p2371-2180</div><div id="wwpID0E0NN0HA" class="Code">devboard</div><div id="wwpID0E0MN0HA" class="Body_Text">The name you choose will appear in file names and path names in U-Boot and Linux kernel source code, user-visible device tree file names, and be exposed to the user via the U-Boot command prompt and various Linux kernel <span class="Code_Char">/proc</span> files.</div><div id="wwpID0E0LN0HA" class="Body_Text">In this document, <span class="Code_Char">&lt;board&gt;</span> represents your board name.</div><div id="wwpID0E0KN0HA" class="Body_Text">You must also choose a similarly-constructed vendor name. The same character set rules apply, such as the following example:</div><div id="wwpID0E0JN0HA" class="Code">nvidia</div><div id="wwpID0E0IN0HA" class="Body_Text">In this document, <span class="Code_Char">&lt;vendor&gt;</span> represents your vendor name.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 54.9pt" cellspacing="0" summary=""><tr><td style="background-color: #76B900; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 45pt"><div id="wwpID0EABA0HN0HA" class="Note_Image">Note:</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 319.5pt"><div id="wwpID0EAAA0HN0HA" class="Note_Text">Do not simply re-use and modify the existing NVIDIA Jetson TX1 Developer Kit code without choosing and using your own board name. If you do not use your own board name it will not be obvious to Jetson TX1 users whether modified source code supports the original Jetson TX1 Developer Kit carrier board or your board.</div></td></tr></table></div><H3 id="wwpID0E0GN0HA" class="Heading_3">Placeholders in the Porting Instructions</H3><div id="wwpID0E0FN0HA" class="Body_Text">The following sections refer to filenames and pathnames that contain these placeholders. Substitute an appropriate value for each placeholder when you enter the commands.</div><div id="wwpID0E0EN0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;function&gt;</span> is a functional module name, which may be <span class="Code_Char">power-tree</span>, <span class="Code_Char">pinmux</span>, <span class="Code_Char">sdmmc-drv</span>, <span class="Code_Char">keys</span>, <span class="Code_Char">comm</span> (WIFI/BT), <span class="Code_Char">camera</span>, etc.</div><div id="wwpID0E0DN0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;board&gt;</span> is a name you have chosen to represent your platform. For example, <span class="Code_Char">p2597</span> is the name of the Jetson TX1 Developer Kit carrier board. Note that NVIDIA <span class="Code_Char">&lt;board&gt;</span> names use lower case letters only.</div><div id="wwpID0E0CN0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;som&gt;</span> is a System on a Module (SOM) board name, such as <span class="Code_Char">2180</span>.</div><div id="wwpID0E0BN0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;version&gt;</span> is a board version number, such as <span class="Code_Char">a00</span>. Files for NVIDIA reference boards include a version number. Files for customer platforms need not include one.</div><div id="wwpID0E0AN0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;vendor&gt;</span> is your organization’s name, or the name of your board’s vendor.</div><div id="wwpID0E06M0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;root</span><span class="Code_Char" style="font-size: 12pt">&gt;</span> is the device that holds the platform’s root file system. At present the only supported value is <span class="Code_Char">emmc</span>.</div><H3 id="wwpID0E05M0HA" class="Heading_3">Pinmux Changes</H3><div id="wwpID0E04M0HA" class="Body_Text">If your board schematic differs from that for Jetson TX1 Developer Kit carrier board, you must change the pinmux configuration applied by the software.</div><div id="wwpID0E03M0HA" class="Body_Text">To define your board’s pinmux configuration, you must download the <span class="Hyperlink"><a href="https://developer.nvidia.com/embedded/downloads#?search=TX1%20Pinmux" target="external_window">Jetson TX1 pinmux table</a></span> from the Jetson Download Center and customize it for the configuration of your board using the following procedures.</div><div id="wwpID0E02M0HA" class="Heading_5">To customize the pinmux spreadsheet</div><div id="wwpID0E01M0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Create a copy of the file with a name based on your board name, e.g. <span class="Code_Char">&lt;board&gt;_pinmux.xlsm</span>. Note the directory in which you stored the copy; you will need it in the procedure <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0QM0HA" title="Jetson TX1 Adaptation and Bring-Up">Updating the Bootloader Pinmux</a></span>.</div><div id="wwpID0E0ZM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>Ensure that the new file is writable.</div><div id="wwpID0E0YM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>3.	</span></span>On a Windows PC, open the new file in Microsoft Excel.</div><div id="wwpID0E0XM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>4.	</span></span>If Microsoft Excel displays any warnings such as “PROTECTED VIEW” or “SECURITY WARNING,” click Enable Editing or Enable Content, so that you can save your changes to the new file.</div><div id="wwpID0E0WM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>5.	</span></span>Rename the <span class="Strong">Jetson TX1 Configuration</span> tab based on the name of your board:</div><div id="wwpID0E0VM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Right-click on the <span class="Strong">Jetson TX1 Configuration</span> tab at the bottom of the window.</div><div id="wwpID0E0UM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Click the <span class="Strong">Rename</span> menu option.</div><div id="wwpID0E0TM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Type your board name into the tab, then press ENTER.</div><div id="wwpID0E0SM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>6.	</span></span>Modify the spreadsheet columns grouped under the heading “Filled in by Customers” as required by the pinmux configuration for your board, based on the schematic.</div><div id="wwpID0E0RM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>7.	</span></span>Once the spreadsheet reflects the configuration you want, click the Generate DT File button to run a macro that exports the configuration data to a pair of <span class="Code_Char">.dtsi</span> files in the directory where the spreadsheet is stored. The macro prompts you to enter a prefix for the files’ names; enter <span class="Code_Char">jetson-tx1-default</span> (the default).</div><H4 id="wwpID0E0QM0HA" class="Heading_4">Updating the Bootloader Pinmux</H4><div id="wwpID0E0PM0HA" class="Body_Text">The CBoot bootloader uses device tree files generated from the pinmux spreadsheet to configure the pinmux.</div><div id="wwpID0E0OM0HA" class="Body_Text">The pinmux settings in device tree files are only applied by CBoot, and not reapplied by the Linux kernel.</div><div id="wwpID0E0NM0HA" class="Body_Text">To use the updated device tree files, you must rebuild the device tree image for Jetson Nano.</div><div id="wwpID0E0MM0HA" class="Heading_5">To update the device tree image</div><div id="wwpID0E0LM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Download the Linux kernel sources. For instructions see the section <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/kernel_custom.html#wwpID0E0NE0HA" title="Kernel Customization">Obtaining the Kernel Sources with Git</a></span> or <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/kernel_custom.html#wwpID0E0CE0HA" title="Kernel Customization">Manually Downloading and Expanding Kernel Sources</a></span>’ in the topic <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/kernel_custom.html#" title="Kernel Customization">Kernel Customization</a></span>. </div><div id="wwpID0E0KM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>Set up the build environment by installing the toolchain and setting the environment variable <span class="Code_Char">CROSS_COMPILE</span> as described in the section <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/xavier_toolchain.html#" title="Jetson Linux Toolchain">Jetson Linux Driver Package Toolchain</a></span> in the topic <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/kernel_custom.html#" title="Kernel Customization">Kernel Customization</a></span>.</div><div id="wwpID0E0JM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>3.	</span></span>Enter these commands to copy the newly generated device tree files from your Windows host to the proper locations on your Linux host:</div><div id="wwpID0E0IM0HA" class="Code">$ cd &lt;src_path&gt;/hardware/nvidia/platform/t210/jetson/kernel-dts/jetson-platforms/</div><div id="wwpID0E0HM0HA" class="Code">$ cp &lt;dt_path&gt;/jetson-tx1-default-pinmux.dtsi tegra210-jetson-cv-pinmux-p2597-2180-a00.dtsi</div><div id="wwpID0E0GM0HA" class="Code">$ cp &lt;dt_path&gt;/jetson-tx1-default-gpio.dtsi tegra210-jetson-cv-gpio-p2597-2180-a00.dtsi</div><div id="wwpID0E0FM0HA" class="List_Continue">Where:</div><div id="wwpID0E0EM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;src_path&gt;</span> is the pathname of the kernel sources that you downloaded in step&nbsp;<a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0LM0HA" title="Jetson TX1 Adaptation and Bring-Up">1</a>.</div><div id="wwpID0E0DM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">jetson-tx1-default</span> is the filename prefix that you entered in step&nbsp;<a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E0RM0HA" title="Jetson TX1 Adaptation and Bring-Up">7</a> of <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E02M0HA" title="Jetson TX1 Adaptation and Bring-Up">To customize the pinmux spreadsheet</a></span>. If you did not use the recommended default, change the filenames accordingly.</div><div id="wwpID0E0CM0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">&lt;dt_path&gt;</span> is the pathname of the directory that contains the pinmux spreadsheet that you modified in <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/adaptation_and_bringup_tx1.html#wwpID0E02M0HA" title="Jetson TX1 Adaptation and Bring-Up">To customize the pinmux spreadsheet</a></span>. Remember that this pathname is on the Windows host, which must be accessible to Linux through the network.</div><div id="wwpID0E0BM0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>4.	</span></span>Rebuild the device tree image:</div><div id="wwpID0E0AM0HA" class="Code">$ cd &lt;src_path&gt;/kernel/kernel-4.9/</div><div id="wwpID0E06L0HA" class="Code">$ make ARCH=arm64 tegra_defconfig</div><div id="wwpID0E05L0HA" class="Code">$ make ARCH=arm64 dtbs</div><div id="wwpID0E04L0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>5.	</span></span>Copy the updated device tree image to the L4T release tree:</div><div id="wwpID0E03L0HA" class="Code">$ cp arch/arm64/boot/dts/tegra210-jetson-cv-*.dtb &lt;path-to-L4T-release&gt;/kernel/dtb/</div><div id="wwpID0E02L0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>6.	</span></span>To reflash the target device for the new pinmux configuration to be applied, follow the instructions in the section <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/flashing.html#wwpID0E0MQ0HA" title="Flashing and Booting the Target Device">Basic Flashing Procedures</a></span> of the topic <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/flashing.html#" title="Flashing and Booting the Target Device">Flashing and Booting the Target Device</a></span>.</div><H3 id="wwpID0E01L0HA" class="Heading_3">Porting U-Boot</H3><div id="wwpID0E0ZL0HA" class="Body_Text">Perform the following actions in the U-Boot source code to add support for your board.</div><div id="wwpID0E0YL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Copy <span class="Code_Char">include/configs/jetson-p2371-2180.h</span> to <span class="Code_Char">include/configs/&lt;board&gt;.h</span>.</div><div id="wwpID0E0XL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>Edit the set of enabled devices and features in <span class="Code_Char">&lt;board&gt;.h</span> as appropriate for your board. For example, you must change the following:</div><div id="wwpID0E0WL0HA" class="Code">#define CONFIG_TEGRA_BOARD_STRING       "NVIDIA P2371-2180"</div><div id="wwpID0E0VL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>3.	</span></span>Copy <span class="Code_Char">arch/arm/dts/tegra210-p2371-2180.dts</span> to <span class="Code_Char">arch/arm/dts/tegra210-&lt;board&gt;.dts</span>.</div><div id="wwpID0E0UL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>4.	</span></span>Edit the set of enabled devices and their parameters (e.g. GPIO and IRQ IDs) in <span class="Code_Char">tegra210-&lt;board&gt;.dts</span> as appropriate for your board.</div><div id="wwpID0E0TL0HA" class="List_Continue">Nodes and properties might need to be added, removed, or edited.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 68.4pt" cellspacing="0" summary=""><tr><td style="background-color: #76B900; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.5pt"><div id="wwpID0EABA0SL0HA" class="Note_Image" style="text-align: left">Note:</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 301.5pt"><div id="wwpID0EAAA0SL0HA" class="Note_Text">U-Boot and the Linux kernel do not always use the exact same device tree schema (bindings) to represent the same data. Follow examples from U-Boot rather than from the Linux kernel.</div></td></tr></table></div><div id="wwpID0E0RL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>5.	</span></span>Add <span class="Code_Char">tegra210-&lt;board&gt;.dtb</span> to <span class="Code_Char">arch/arm/dts/Makefile</span>.</div><div id="wwpID0E0QL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>6.	</span></span>Copy <span class="Code_Char">configs/p2371-2180_defconfig</span> to <span class="Code_Char">configs/&lt;board&gt;_defconfig</span>.</div><div id="wwpID0E0PL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>7.	</span></span>Edit <span class="Code_Char">&lt;board&gt;_defconfig</span> to refer to your board name.</div><div id="wwpID0E0OL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>8.	</span></span>Edit <span class="Code_Char">arch/arm/mach-tegra/tegra210/Kconfig</span> to add target config and Kconfig.</div><div id="wwpID0E0NL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>9.	</span></span>Copy the <span class="Code_Char">board/nvidia/p2371-2180/</span> directory to <span class="Code_Char">board/&lt;vendor&gt;/&lt;board&gt;/</span>.</div><div id="wwpID0E0ML0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>10.	</span></span>Edit all of the files in <span class="Code_Char">board/&lt;vendor&gt;/&lt;board&gt;/</span> to refer to your board name rather than the P2371-2180. The files in this directory contain many instances of the P2371-2180 board name.</div><div id="wwpID0E0LL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>11.	</span></span>Edit <span class="Code_Char">board/&lt;vendor&gt;/&lt;board&gt;/MAINTAINERS</span> to provide the correct maintainer contact information for your board.</div><div id="wwpID0E0KL0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>12.	</span></span>Edit <span class="Code_Char">board/&lt;vendor&gt;/&lt;board&gt;/&lt;board&gt;.c</span> to provide the correct PMIC programming for your board, if required.</div><H3 id="wwpID0E0JL0HA" class="Heading_3">Porting the Linux Kernel</H3><div id="wwpID0E0IL0HA" class="Body_Text">There are two ways to adapt the device tree (the kernel configuration) to your needs:</div><div id="wwpID0E0HL0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Create one or more device tree overlay files which U‑Boot adds to the kernel DTB to support new hardware. NVIDIA recommends this technique for most types of hardware support, such as sensors and add-in boards.</div><div id="wwpID0E0GL0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Modify the kernel device tree. This technique yields a complete, modified kernel that includes support for the new hardware. NVIDIA recommends this technique for supporting fixed hardware on a custom-designed carrier board.</div><div id="wwpID0E0FL0HA" class="List_Continue">To modify the kernel device tree, edit the kernel DTB sources provided with the BSP. Add, remove, and revise the kernel DTB’s hardware nodes as necessary, and change properties that differ. Then recompile the DTB, replace the development kit’s DTB with the recompiled one, and reflash.</div><H4 id="wwpID0E0EL0HA" class="Heading_4">Creating Device Tree Overlay Files</H4><div id="wwpID0E0DL0HA" class="Body_Text">U‑Boot can load <span class="Strong">device tree overlay files</span> (DTBOs) directly from <span class="Code_Char">extlinux.conf</span>. This feature lets you add support for add-in hardware like cameras, CAN controllers, SPI, etc. without having to decompile, modify, recompile, and reflash the kernel DTB.</div><div id="wwpID0E0CL0HA" class="Body_Text">See the topic <span class="Hyperlink"><a href="../Tegra%20Linux%20Driver%20Package%20Development%20Guide/uboot_guide.html#" title="U-Boot Customization">U‑Boot Customization</a></span> for instructions).</div><div id="wwpID0E0AL0HA" class="Body_Text">To port the kernel configuration code (the device tree) to your platform, modify one of the distributed configuration files to describe your platform’s design.</div><div id="wwpID0E06K0HA" class="Body_Text">The configuration files are in <span class="Code_Char">arch/arm64/boot/dts/</span>. Their names have the form <span class="Code_Char">tegra210-jetson-cv-base-&lt;board&gt;-&lt;som&gt;.dts</span>, where <span class="Code_Char">&lt;board&gt;</span> refers to one of the NVIDIA reference boards, such as <span class="Code_Char">p2597</span>.</div><div id="wwpID0E05K0HA" class="Body_Text">NVIDIA recommends that you use this file and the files included, which describes the device tree of reference board P2597:</div><div id="wwpID0E04K0HA" class="Code">arch/arm64/boot/dts/tegra210-jetson-cv-base-p2597-2180-a00.dts</div><div id="wwpID0E03K0HA" class="Body_Text">This device tree file includes many <span class="Code_Char">.dtsi</span> files for various types of hardware. To configure the kernel to work on your platform, make copies of the <span class="Code_Char">.dts</span> file and the <span class="Code_Char">.dtsi</span> files it references, and modify the copies to correspond to your platform’s design.</div><div id="wwpID0E02K0HA" class="Body_Text">The following procedure will guide you through this process.</div><div id="wwpID0E01K0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Copy the <span class="Code_Char">.dts</span> file you have chosen to this location:</div><div id="wwpID0E0ZK0HA" class="Code">arch/arm64/boot/dts/tegra210-&lt;board&gt;.dts</div><div id="wwpID0E0YK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>From the <span class="Code_Char">arch/arm64/boot/dts/tegra210-platforms/</span> directory, copy each file whose name has the form:</div><div id="wwpID0E0XK0HA" class="Code">tegra210-jetson-cv-&lt;function&gt;-&lt;board&gt;-&lt;som&gt;-&lt;version&gt;.dtsi</div><div id="wwpID0E0WK0HA" class="List_Continue">Copy each file to:</div><div id="wwpID0E0VK0HA" class="Code">arch/arm64/boot/dts/tegra210-platforms/tegra210-&lt;board&gt;-&lt;function&gt;.dtsi</div><div id="wwpID0E0UK0HA" class="List_Continue">You may rename the copies if that makes your work easier.</div><div id="wwpID0E0TK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>3.	</span></span>Edit your copy of the <span class="Code_Char">.dts</span> file to refer to your copies of the <span class="Code_Char">.dtsi</span> files.</div><div id="wwpID0E0SK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>4.	</span></span>Edit the set of enabled devices and their parameters (e.g. GPIO and IRQ IDs) in each copied file as appropriate for your board.</div><div id="wwpID0E0RK0HA" class="List_Continue">You may need to add, remove, or edit <span class="Code_Char">.dtsi</span> file nodes and properties.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 68.4pt" cellspacing="0" summary=""><tr><td style="background-color: #76B900; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.5pt"><div id="wwpID0EABA0QK0HA" class="Note_Image" style="text-align: left">Note:</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 315pt"><div id="wwpID0EAAA0QK0HA" class="Note_Text">U-Boot and the Linux kernel do not always use the exact same device tree schema (bindings) to represent the same data. Follow examples from the Linux kernel rather than from U-Boot.</div></td></tr></table></div><div id="wwpID0E0PK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>5.	</span></span>Replace the content of <span class="Code_Char">tegra210-&lt;board&gt;-gpio.dtsi</span> and <span class="Code_Char">tegra210-&lt;board&gt;-pinmux.dtsi</span> with the content you generated from the kernel pinmux files earlier.</div><div id="wwpID0E0OK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>6.	</span></span>Edit <span class="Code_Char">arch/arm64/boot/dts/Makefile</span> to add an entry for your board, modeled after the existing Jetson TX1 entry.</div><div id="wwpID0E0NK0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>7.	</span></span>Copy the generated DTB to the following directory for flashing:</div><div id="wwpID0E0MK0HA" class="Code">Linux_for_Tegra/kernel/dtb/</div><div id="wwpID0E0LK0HA" class="List_Continue">For rel-28 releases, to provide plugin manager support, the kernel DTB is not included in the file system along with the kernel image in the boot directory. Instead, the kernel DTB is selected from the DTB partition and modified by Cboot. Cboot passes it on to U‑Boot, which in turn passes it on to the kernel without diluting any of the data.</div><div id="wwpID0E0KK0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>To flash only the DTB, execute the command:</div><div id="wwpID0E0JK0HA" class="Code_Indent">sudo ./flash.sh  -k DTB &lt;platform&gt; mmcblk0p1</div><div id="wwpID0E0HK0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>To flash only U‑Boot, execute the command:</div><div id="wwpID0E0GK0HA" class="Code_Indent">sudo ./flash.sh  -k LNX &lt;platform&gt; mmcblk0p1</div><div id="wwpID0E0EK0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>To flash only the kernel:</div><div id="wwpID0E0DK0HA" class="List_Number_3" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>copy the kernel image to the following directory.</div><div id="wwpID0E0CK0HA" class="Code_Indent" style="text-indent: 0pt">Linux_for_Tegra/kernel/</div><div id="wwpID0E0BK0HA" class="List_Number_3" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>Execute the command:</div><div id="wwpID0E0AK0HA" class="Code_Indent" style="text-indent: 0pt">sudo ./flash.sh  &lt;platform&gt; mmcblk0p1</div><div id="wwpID0E06J0HA" class="List_Continue_3">Optionally, you can perform a secure copy to copy the kernel image to the boot partition of the target system and reboot.</div><div id="wwpID0E05J0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>8.	</span></span>Copy <span class="Code_Char">Linux_for_Tegra/jetson-tx1.conf</span> to <span class="Code_Char">Linux_for_Tegra/&lt;board&gt;.conf</span>.</div><div id="wwpID0E04J0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>9.	</span></span>Edit <span class="Code_Char">SYSBOOTFILE</span> and <span class="Code_Char">DTB_FILE</span> in <span class="Code_Char">&lt;board&gt;.conf</span> to refer to your board.</div><div id="wwpID0E03J0HA" class="Body_Text">Following are some examples of modifications that you may have to make.</div><div id="wwpID0E02J0HA" class="Heading_5">Regulator</div><div id="wwpID0E01J0HA" class="Body_Text">VDDIO of SDMMC1 comes from PMU LDO2. That section looks like this:</div><div id="wwpID0E0ZJ0HA" class="Code">regulators {</div><div id="wwpID0E0YJ0HA" class="Code">    ldo2 {</div><div id="wwpID0E0XJ0HA" class="Code">        regulator-name = "vddio-sdmmc1";</div><div id="wwpID0E0WJ0HA" class="Code">    };</div><div id="wwpID0E0VJ0HA" class="Code">};</div><div id="wwpID0E0UJ0HA" class="Body_Text">If there is any change for this power tree, this item should be changed.</div><H3 id="wwpID0E0TJ0HA" class="Heading_3">Pad Power Detection</H3><div id="wwpID0E0SJ0HA" class="Body_Text">Pad power on the Jetson TX1 module’s T210 defaults to 3.3&nbsp;V. Unlike some other Jetson processors, the T210 does not have auto power detect cells. I/O pads that are powered at 1.8&nbsp;V must be set manually in DTS to 1.8&nbsp;V.</div><div id="wwpID0E0RJ0HA" class="Code">gpio {</div><div id="wwpID0E0QJ0HA" class="Code">    nvidia,io-pad-init-voltage = &lt;IO_PAD_VOLTAGE_1_8V&gt;;</div><div id="wwpID0E0PJ0HA" class="Code">};</div><div id="wwpID0E0OJ0HA" class="Heading_5">GPIO</div><div id="wwpID0E0NJ0HA" class="Body_Text">There are many GPIO configurations in different hardware modules. To change the GPIO setting, check the related device tree file.</div><div id="wwpID0E0MJ0HA" class="Body_Text">For example, VDD of SDMMC is controlled by a GPIO pin (GPIO_PZ3). That is a power tree module, so the definition of this part is in:</div><div id="wwpID0E0LJ0HA" class="Code">tegra210-platforms/tegra210-jetson-cv-power-tree-p2597-2180-a00.dtsi</div><div id="wwpID0E0KJ0HA" class="Body_Text">And looks like this:</div><div id="wwpID0E0JJ0HA" class="Code">en_vdd_sd: regulator@4 {</div><div id="wwpID0E0IJ0HA" class="Code">    gpio = &lt;&amp;gpio TEGRA_GPIO(Z, 3) 0&gt;;</div><div id="wwpID0E0HJ0HA" class="Code">};</div><div id="wwpID0E0GJ0HA" class="Body_Text">You can change this setting according to platform circuit.</div><div id="wwpID0E0FJ0HA" class="Heading_5">Interrupt</div><div id="wwpID0E0EJ0HA" class="Body_Text">For modules that make interrupt requests, the interrupt requests can also be declared in the <span class="Code_Char">.dts</span> file.</div><div id="wwpID0E0DJ0HA" class="Body_Text">For example, this file:</div><div id="wwpID0E0CJ0HA" class="Code">tegra210-platforms/tegra210-comms-p2530-0930.dtsi</div><div id="wwpID0E0BJ0HA" class="Body_Text">Describes a WIFI interrupt like this:</div><div id="wwpID0E0AJ0HA" class="Code">bcmdhd_wlan {</div><div id="wwpID0E06I0HA" class="Code">    compatible = "android,bcmdhd_wlan";</div><div id="wwpID0E05I0HA" class="Code">    interrupt-parent = &lt;&amp;gpio&gt;;</div><div id="wwpID0E04I0HA" class="Code">    interrupts = &lt;TEGRA_GPIO(H, 2) 0x14&gt;;</div><div id="wwpID0E03I0HA" class="Code">    wlan-pwr-gpio = &lt;&amp;gpio TEGRA_GPIO(H, 0) 0&gt;;</div><div id="wwpID0E02I0HA" class="Code">    status = "okay";</div><div id="wwpID0E01I0HA" class="Code">};</div><div id="wwpID0E0ZI0HA" class="Body_Text">This specifies GPIO_PH02 (same pin as WIFI_WAKE_AP) as the interrupt request pin from the WIFI module.</div><div id="wwpID0E0YI0HA" class="Heading_5">Key</div><div id="wwpID0E0XI0HA" class="Body_Text">The key is defined in:</div><div id="wwpID0E0WI0HA" class="Code">tegra210-platforms/tegra210-keys-p2530-0930.dtsi</div><div id="wwpID0E0VI0HA" class="Body_Text">The power key is defined as:</div><div id="wwpID0E0UI0HA" class="Code">power {</div><div id="wwpID0E0TI0HA" class="Code">    label = "Power";</div><div id="wwpID0E0SI0HA" class="Code">    gpios = &lt;&amp;gpio TEGRA_GPIO(X, 5) GPIO_ACTIVE_LOW&gt;;</div><div id="wwpID0E0RI0HA" class="Code">    linux,code = &lt;KEY_POWER&gt;;</div><div id="wwpID0E0QI0HA" class="Code">    gpio-key,wakeup;</div><div id="wwpID0E0PI0HA" class="Code">};</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 50.4pt" cellspacing="0" summary=""><tr><td style="background-color: #76B900; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.5pt"><div id="wwpID0EABA0OI0HA" class="Note_Image">Note:</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 324pt"><div id="wwpID0EAAA0OI0HA" class="Note_Text">This example is meant only to show how to define a key in a <span class="Code_Char">.dts</span> file. 'Power key' is a special key, and <span style="font-style: italic">can</span><span class="Emphasis">not </span>be changed.</div></td></tr></table></div><div id="wwpID0E0NI0HA" class="Body_Text">For the detailed information about <span class="Code_Char">.dts</span> files, refer to the documentation at <span class="Code_Char">Documentation/devicetree/bindings</span> in the NVIDIA released Linux kernel source package.</div><H3 id="wwpID0E0MI0HA" class="Heading_3">USB Lane Mapping</H3><div id="wwpID0E0LI0HA" class="Body_Text">USB lane mapping and the required device tree changes are due to kernel version changes.</div><div id="wwpID0E0KI0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Release 24.X (R24) kernel version is 3.10</div><div id="wwpID0E0JI0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Release 28.X (R28) kernel version is 4.4</div><div id="wwpID0E0II0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Release 32.X (R32) kernel version is 4.9</div><div id="wwpID0E0HI0HA" class="Body_Text">USB 3.0 has 4 superspeed ports. Not all can be used in the same implementation because of lane sharing between PCIE, SATA, and XUSB. Possible combinations for USB 3.0 are shown in the tables below.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 13.5pt; padding-left: 5.75pt; padding-right: 5.75pt" cellspacing="0" summary=""><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 77.75pt" colspan="2"><div id="wwpID0EAIG0GI0HA" class="Cell_Heading">TX1 Pin Names</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.8pt"><div id="wwpID0EAHG0GI0HA" class="Cell_Heading">PEX1</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAGG0GI0HA" class="Cell_Heading">PEX_RFU</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAFG0GI0HA" class="Cell_Heading">PEX2</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAEG0GI0HA" class="Cell_Heading">USB_SS1</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EADG0GI0HA" class="Cell_Heading">PEX0</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EACG0GI0HA" class="Cell_Heading">USB_SS0</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 58.15pt"><div id="wwpID0EABG0GI0HA" class="Cell_Heading">NA</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAAG0GI0HA" class="Cell_Heading">SATA</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 77.75pt" colspan="2"><div id="wwpID0EAIF0GI0HA" class="Cell_Heading">TX1 Lanes</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.8pt"><div id="wwpID0EAHF0GI0HA" class="Cell_Heading">Lane 0</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAGF0GI0HA" class="Cell_Heading">Lane 1</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAFF0GI0HA" class="Cell_Heading">Lane 2</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAEF0GI0HA" class="Cell_Heading">Lane 3</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EADF0GI0HA" class="Cell_Heading">Lane 4</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EACF0GI0HA" class="Cell_Heading">Lane 5</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 58.15pt"><div id="wwpID0EABF0GI0HA" class="Cell_Heading">Lane 6</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAAF0GI0HA" class="Cell_Heading">SATA</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 25.9pt" rowspan="5"><div id="wwpID0EAJE0GI0HA" class="Cell_Heading">Use Case</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 51.85pt"><div id="wwpID0EAIE0GI0HA" class="Cell_Text" style="text-align: center">1<br />(Carrier)</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.8pt"><div id="wwpID0EAHE0GI0HA" class="Cell_Text">PCIe#1_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAGE0GI0HA" class="Cell_Text">PCIe#0_3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAFE0GI0HA" class="Cell_Text">PCIe#0_2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAEE0GI0HA" class="Cell_Text">PCIe#0_1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EADE0GI0HA" class="Cell_Text">PCIe#0_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EACE0GI0HA" class="Cell_Text">USB_SS#1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 58.15pt" rowspan="5"><div id="wwpID0EABE0GI0HA" class="Cell_Text">USB_SS#0 on Jetson TX1 for LAN</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 49.85pt"><div id="wwpID0EAAE0GI0HA" class="Cell_Text">SATA</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAID0GI0HA" class="Cell_Text" style="text-align: center">2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAHD0GI0HA" class="Cell_Text">PCIe#1_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAGD0GI0HA" class="Cell_Text">PCIe#0_3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAFD0GI0HA" class="Cell_Text">PCIe#0_2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAED0GI0HA" class="Cell_Text">PCIe#0_1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADD0GI0HA" class="Cell_Text">PCIe#0_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACD0GI0HA" class="Cell_Text">USB_SS#1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAD0GI0HA" class="Cell_Text">USB_SS#3</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAIC0GI0HA" class="Cell_Text" style="text-align: center">3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAHC0GI0HA" class="Cell_Text">USB_SS#2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAGC0GI0HA" class="Cell_Text">PCIe#0_3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAFC0GI0HA" class="Cell_Text">PCIe#0_2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAEC0GI0HA" class="Cell_Text">PCIe#0_1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADC0GI0HA" class="Cell_Text">PCIe#0_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACC0GI0HA" class="Cell_Text">USB_SS#1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAC0GI0HA" class="Cell_Text">SATA</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAIB0GI0HA" class="Cell_Text" style="text-align: center">4</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAHB0GI0HA" class="Cell_Text">PCIe#1_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAGB0GI0HA" class="Cell_Text">-</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAFB0GI0HA" class="Cell_Text">-</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAEB0GI0HA" class="Cell_Text">USB_SS#2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADB0GI0HA" class="Cell_Text">PCIe#0_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACB0GI0HA" class="Cell_Text">USB_SS#1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAB0GI0HA" class="Cell_Text">SATA</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAIA0GI0HA" class="Cell_Text" style="text-align: center">5</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAHA0GI0HA" class="Cell_Text">PCIe#1_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAGA0GI0HA" class="Cell_Text">-</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAFA0GI0HA" class="Cell_Text">-</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAEA0GI0HA" class="Cell_Text">USB_SS#2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADA0GI0HA" class="Cell_Text">PCIe#0_0</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACA0GI0HA" class="Cell_Text">USB_SS#1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAA0GI0HA" class="Cell_Text">USB_SS#3</div></td></tr></table></div><div id="wwpID0E0FI0HA" class="Leading">&nbsp;</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 23.4pt" cellspacing="0" summary=""><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 67.5pt" rowspan="2"><div id="wwpID0EABG0EI0HA" class="Cell_Heading">Use Case</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 184.5pt" colspan="3"><div id="wwpID0EAAG0EI0HA" class="Cell_Heading">Available Outputs from Jetson TX1</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 63pt"><div id="wwpID0EACF0EI0HA" class="Cell_Heading">USB 3.0</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 63pt"><div id="wwpID0EABF0EI0HA" class="Cell_Heading">PCIe</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 58.5pt"><div id="wwpID0EAAF0EI0HA" class="Cell_Heading">SATA</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 67.5pt"><div id="wwpID0EADE0EI0HA" class="Cell_Text" style="text-align: center">1 (Carrier)</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 63pt"><div id="wwpID0EACE0EI0HA" class="Cell_Text" style="text-align: center">1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 63pt"><div id="wwpID0EABE0EI0HA" class="Cell_Text" style="text-align: center">1x1 + 1x4</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 58.5pt"><div id="wwpID0EAAE0EI0HA" class="Cell_Text" style="text-align: center">1</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADD0EI0HA" class="Cell_Text" style="text-align: center">2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACD0EI0HA" class="Cell_Text" style="text-align: center">2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABD0EI0HA" class="Cell_Text" style="text-align: center">1x1 + 1x4</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAD0EI0HA" class="Cell_Text" style="text-align: center">0</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADC0EI0HA" class="Cell_Text" style="text-align: center">3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACC0EI0HA" class="Cell_Text" style="text-align: center">2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABC0EI0HA" class="Cell_Text" style="text-align: center">1x4</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAC0EI0HA" class="Cell_Text" style="text-align: center">1</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADB0EI0HA" class="Cell_Text" style="text-align: center">4</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACB0EI0HA" class="Cell_Text" style="text-align: center">2</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABB0EI0HA" class="Cell_Text" style="text-align: center">2x1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAB0EI0HA" class="Cell_Text" style="text-align: center">1</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EADA0EI0HA" class="Cell_Text" style="text-align: center">5</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EACA0EI0HA" class="Cell_Text" style="text-align: center">3</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABA0EI0HA" class="Cell_Text" style="text-align: center">2x1</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAA0EI0HA" class="Cell_Text" style="text-align: center">0</div></td></tr></table></div><div id="wwpID0E0DI0HA" class="Body_Text">The customer pinmux spreadsheet contains all Jetson TX1 pin names and ball names for determining which ball names are used for the super-speed connector, and the pinmux configuration of those pins.</div><div id="wwpID0E0CI0HA" class="Body_Text">An example configuration is given in section 5.1 of the <span class="Hyperlink"><a href="https://developer.nvidia.com/embedded/downloads#?search=Jetson%20TX1%20OEM%20Product%20Design%20Guide" target="external_window">Jetson TX1 OEM Product Design Guide</a></span><span class="Emphasis">.</span> Each external super-speed connector has both USB 2.0 (DP, DN) and USB 3.0 lines (TX+-, RX+-) linked to the connector. A possible exception is where a fixed, on-board device is connected to super-speed lines and does not require USB 2.0 compatibility.</div><H4 id="wwpID0E0BI0HA" class="Heading_4">R24 Required Device Tree Changes</H4><div id="wwpID0E0AI0HA" class="Body_Text">The following R24 device tree properties must change when USB configuration changes.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 41.75pt" cellspacing="0" summary=""><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 107.65pt"><div id="wwpID0EABH06H0HA" class="Cell_Heading">Property</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 294.1pt"><div id="wwpID0EAAH06H0HA" class="Cell_Heading">Description</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAG06H0HA" class="Cell_Heading">XHCI</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABF06H0HA" class="Cell_Text">nvidia,portmap</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EFAF06H0HA" class="Cell_Text">Lists all ports, 2.0 and 3.0, available for the XUSB controller.</div><div id="wwpID0EEAF06H0HA" class="Cell_Text">Each bit represents a port and the bit is set for ports controlled by XUSB.</div><div id="wwpID0EDAF06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Bits 0-7 represent USB 3.0 ports with Port 0 on the LSB.</div><div id="wwpID0ECAF06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Bits 8-15 represent USB 2.0 ports with Port 0 on Bit 8.</div><div id="wwpID0EBAF06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Bits 16-23 represent HSIC ports with Port 0 on Bit 16.</div><div id="wwpID0EAAF06H0HA" class="Cell_Text">For example, &lt;0x0e02&gt; represents USB 3.0 Port 1 and USB 2.0 Port 1, 2, and 3 are enabled.</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAE06H0HA" class="Cell_Heading">PADCTL</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABD06H0HA" class="Cell_Text">nvidia,ss_portmap</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EIAD06H0HA" class="Cell_Text">Mapping between USB 2.0 USB 2.0 port lines and USB 3.0 por lines available on a single connector.</div><div id="wwpID0EHAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Each nibble represents a USB 3.0 port starting from LSB. The matching USB 2.0 port must be entered.</div><div id="wwpID0EGAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Enter 7 if the superspeed port is NOT in use or is not available.</div><div id="wwpID0EFAD06H0HA" class="Cell_Text">For example, &lt;0x7730&gt; represents the following mapping:</div><div id="wwpID0EEAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport0-usb2port0</div><div id="wwpID0EDAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport1-usb2port3</div><div id="wwpID0ECAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport2-disabled</div><div id="wwpID0EBAD06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport3-disabled</div><div id="wwpID0EAAD06H0HA" class="Cell_Text">USB 3.0 standalone ports without a USB 2.0 port require mapping to a USB 2.0 port that is a valid host port. For standalone ports, two USB 3.0 ports can be mapped to a single USB 2.0 port with the same role and may not represent the end-connector mapping.</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAB06H0HA" class="Cell_Heading">PEX/HSIO PEX/HSIO lanes used by USB3.0 ports</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABA06H0HA" class="Cell_Text">nvidia,lane_owner</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EHAA06H0HA" class="Cell_Text">Each nibble represents a USB 3.0 port starting from the LSB.</div><div id="wwpID0EGAA06H0HA" class="Cell_Text">A matching lane number must be entered.</div><div id="wwpID0EFAA06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Enter 0xF if the port is not in use or the lane is not mapped.</div><div id="wwpID0EEAA06H0HA" class="Cell_Text">For example, &lt;0xFF56&gt; represents the following mapping:</div><div id="wwpID0EDAA06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport0-lane6</div><div id="wwpID0ECAA06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport1-lane5</div><div id="wwpID0EBAA06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport2-not in use</div><div id="wwpID0EAAA06H0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>ssport3-not in use</div></td></tr></table></div><H4 id="wwpID0E05H0HA" class="Heading_4">R24 Example 1</H4><div id="wwpID0E04H0HA" class="Body_Text">A case where USB 2.0 Port 3 and USB 3.0 Port 2 are linked to an external connector on a carrier board matches use case 3 in possible mappings of superspeed ports. In that case the USB_SS#2 Port is using Lane 0 (USB_SS1 pins, ball names E41, E42, H41, H42). USB 2.0 Port 3, ball names B42 and B43, is mapped to an external connector; the default configuration uses these lines for M2.Key.</div><div id="wwpID0E03H0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>PCIe x1 must be disabled</div><div id="wwpID0E02H0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>USB_SS#2 port must be enabled</div><div id="wwpID0E01H0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Lane mapping should indicate that lane 0 is in use by USB</div><div id="wwpID0E0ZH0HA" class="Body_Text">In this example, the following device tree properties must be changed:</div><div id="wwpID0E0YH0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,ss_portmap</span>: Super-speed port 2 must be enabled. This port map should match USB 3.0 and USB 2.0 lines on the same connector. For a standalone USB 3.0 port, any valid USB 2.0 port is sufficient. In this case USB 2.0 port 3 is matched with USB 3.0 port 2, so the value changes from &lt;0x7721&gt; to &lt;0x7321&gt;.</div><div id="wwpID0E0XH0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,portmap</span>: Control super-speed port 2 with XHCI by replacing &lt;0x0e03&gt; with &lt;0x0e07&gt;.</div><div id="wwpID0E0WH0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,lane_owner</span>: The lane owner for lane 0 is XUSB and is used by super-speed port 2. The property value of &lt;0xff56&gt; becomes &lt;0xf056&gt;.</div><div id="wwpID0E0VH0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,lane-map</span>: This property indicates PEX lanes are available in the PCIe module and how they are configured. Because lane 0 (PEX1) is in use by USB, the lane map is modified from &lt;0x14&gt; to &lt;0x4&gt;.</div><div id="wwpID0E0UH0HA" class="Body_Text">Overall device tree properties patch in this case are as follows:</div><div id="wwpID0E0TH0HA" class="Code">        pcie-controller {</div><div id="wwpID0E0SH0HA" class="Code">[...]</div><div id="wwpID0E0RH0HA" class="Code">-                      nvidia,lane-map = &lt;0x14&gt;;</div><div id="wwpID0E0QH0HA" class="Code">+                      nvidia,lane-map = &lt;0x4&gt;;</div><div id="wwpID0E0PH0HA" class="Code">[...]</div><div id="wwpID0E0OH0HA" class="Code">       };</div><div id="wwpID0E0NH0HA" class="Code">        xusb_pad_ctl: xusb_padctl { /* Put common control config here */</div><div id="wwpID0E0MH0HA" class="Code">[...]</div><div id="wwpID0E0LH0HA" class="Code">-                      nvidia,ss_portmap = &lt;0x21&gt;;</div><div id="wwpID0E0KH0HA" class="Code">-                      nvidia,lane_owner = &lt;0xff56&gt;; /* Use 0xF to disable lane assign */</div><div id="wwpID0E0JH0HA" class="Code">-                      nvidia,lane-map = &lt;0x14&gt;;</div><div id="wwpID0E0IH0HA" class="Code">+                      nvidia,ss_portmap = &lt;0x321&gt;;</div><div id="wwpID0E0HH0HA" class="Code">+                      nvidia,lane_owner = &lt;0xf056&gt;; /* Use 0xF to disable lane assign */</div><div id="wwpID0E0GH0HA" class="Code">+                      nvidia,lane-map = &lt;0x4&gt;;</div><div id="wwpID0E0FH0HA" class="Code">[...]</div><div id="wwpID0E0EH0HA" class="Code">       };</div><div id="wwpID0E0DH0HA" class="Code">        xusb@70090000 {</div><div id="wwpID0E0CH0HA" class="Code">[...]</div><div id="wwpID0E0BH0HA" class="Code">-                      nvidia,portmap = &lt;0x0e03&gt;;</div><div id="wwpID0E0AH0HA" class="Code">+                      nvidia,portmap = &lt;0x0e07&gt;;</div><div id="wwpID0E06G0HA" class="Code">[...]</div><div id="wwpID0E05G0HA" class="Code">       };</div><H4 id="wwpID0E04G0HA" class="Heading_4">R24 Example 2</H4><div id="wwpID0E03G0HA" class="Body_Text">USB 3.0 Port 2 is used as a standalone port using lane 3. This matches use case 4/5 in possible mappings of superspeed ports. USB_SS#2 port is using lane 3 (PEX1 pins, ball names G42, G43, D42, D43). PCIe configuration changes from 1x1+1x4 to 1x1+1x1. USB_SS#2 is enabled, and lane mapping indicates that lane 3 is in use by USB.</div><div id="wwpID0E02G0HA" class="Body_Text">The following device tree properties must change:</div><div id="wwpID0E01G0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,ss_portmap</span>: Superspeed port 2 is enabled. This port map must match USB 3.0 and USB 2.0 lines on the same connector. For a standalone USB 3.0 port, specify any valid USB 2.0 Port. In this case, a USB 2.0 standalone port matches a valid USB 2.0 port. This value changes from &lt;0x7721&gt; to &lt;0x7221&gt;.</div><div id="wwpID0E0ZG0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,portmap</span>: Control superspeed Port 2 with XHCI by replacing &lt;0x0e03&gt; with &lt;0x0e07&gt;.</div><div id="wwpID0E0YG0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,lane_owner</span>: The lane owner for lane 3 is XUSB and is used by superspeed Port 2. The property value of &lt;0xff56&gt; becomes &lt;0xf356&gt;.</div><div id="wwpID0E0XG0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Code_Char">nvidia,lane-map</span>: This property indicates that PEX lanes are available in the PCIe module and describes how they are configured. Because lane 3 USB_SS1 is in use by USB, the lane map is modified from &lt;0x14&gt; to &lt;0x11&gt;.</div><div id="wwpID0E0WG0HA" class="Body_Text">Overall device tree properties patch for this use case are as follows:</div><div id="wwpID0E0VG0HA" class="Code">        pcie-controller {</div><div id="wwpID0E0UG0HA" class="Code">&nbsp;</div><div id="wwpID0E0TG0HA" class="Code">-                      nvidia,lane-map = &lt;0x14&gt;;</div><div id="wwpID0E0SG0HA" class="Code">+                      nvidia,lane-map = &lt;0x12&gt;;</div><div id="wwpID0E0RG0HA" class="Code">[...]</div><div id="wwpID0E0QG0HA" class="Code">       };</div><div id="wwpID0E0PG0HA" class="Code">        xusb_pad_ctl: xusb_padctl { /* Put common control config here */</div><div id="wwpID0E0OG0HA" class="Code">[...]</div><div id="wwpID0E0NG0HA" class="Code">-                      nvidia,ss_portmap = &lt;0x7721&gt;;</div><div id="wwpID0E0MG0HA" class="Code">-                      nvidia,lane_owner = &lt;0xff56&gt;; /* Use 0xF to disable lane assign */</div><div id="wwpID0E0LG0HA" class="Code">-                      nvidia,lane-map = &lt;0x14&gt;;</div><div id="wwpID0E0KG0HA" class="Code">+                      nvidia,ss_portmap = &lt;0x7221&gt;;</div><div id="wwpID0E0JG0HA" class="Code">+                      nvidia,lane_owner = &lt;0xf356&gt;; /* Use 0xF to disable lane assign */</div><div id="wwpID0E0IG0HA" class="Code">+                      nvidia,lane-map = &lt;0x11&gt;;</div><div id="wwpID0E0HG0HA" class="Code">[...]</div><div id="wwpID0E0GG0HA" class="Code">       };</div><div id="wwpID0E0FG0HA" class="Code">        xusb@70090000 {</div><div id="wwpID0E0EG0HA" class="Code">[...]</div><div id="wwpID0E0DG0HA" class="Code">-                      nvidia,portmap = &lt;0x0e03&gt;;</div><div id="wwpID0E0CG0HA" class="Code">+                      nvidia,portmap = &lt;0x0e07&gt;;</div><div id="wwpID0E0BG0HA" class="Code">                       nvidia,common_padctl = &lt;&amp;xusb_pad_ctl&gt;;</div><div id="wwpID0E0AG0HA" class="Code">[...]</div><div id="wwpID0E06F0HA" class="Code">       };</div><H4 id="wwpID0E05F0HA" class="Heading_4">R28 Required Device Tree Changes</H4><div id="wwpID0E04F0HA" class="Body_Text">The following R28 device tree properties must change when USB configuration changes.</div><div class="ww_skin_page_overflow"><table class="Table_Normal" style="margin-left: 45.9pt" cellspacing="0" summary=""><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 99pt"><div id="wwpID0EABO03F0HA" class="Cell_Heading">Property</div></td><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top; width: 297pt"><div id="wwpID0EAAO03F0HA" class="Cell_Heading">Description</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAN03F0HA" class="Cell_Heading">pinctrl@7009f000/pinmux</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABL03F0HA" class="Cell_Text">nvidia,lanes</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0ECAL03F0HA" class="Cell_Text">Identifies the lane used on this port.</div><div id="wwpID0EBAL03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>For USB 2.0 port, set this property to otg-&lt;N&gt;. <br />Where &lt;N&gt; is the number of USB 2.0 port.</div><div id="wwpID0EAAL03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>For USB 3.0/PCIe/SATA ports, set this property to uphy-lane-&lt;N&gt;.<br />Where &lt;N&gt; is the lane number for this port.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABK03F0HA" class="Cell_Text">nvidia,function</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EEAK03F0HA" class="Cell_Text">Specifies the function running on this port.</div><div id="wwpID0EDAK03F0HA" class="Cell_Text">Possible values include:</div><div id="wwpID0ECAK03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>xusb: indicates this port is used by USB 2.0 controller.</div><div id="wwpID0EBAK03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>usb3: indicates this port is used by USB 3.0 controller.</div><div id="wwpID0EAAK03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>pcie: indicates this port is used by PCIe controller.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABJ03F0HA" class="Cell_Text">nvidia,port-cap</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAJ03F0HA" class="Cell_Text">If this USB 2.0/3.0 port supports host mode, set this property to &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABI03F0HA" class="Cell_Text">nvidia,usb3-port</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAI03F0HA" class="Cell_Text">Set this property on USB 3.0 port only because it specifies which USB 3.0 port is bound to the lane set by the nvidia,lanes property.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABH03F0HA" class="Cell_Text">nvidia,usb2-map</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAH03F0HA" class="Cell_Text">Set this property on USB 3.0 port because it specifies which USB 2.0 port is used with this USB 3.0 on the same connector.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABG03F0HA" class="Cell_Text">nvidia,pcie-lane-select</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAG03F0HA" class="Cell_Text">Specifies that this PCIe port supports x1 or x4.</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAF03F0HA" class="Cell_Heading">xusb@70090000</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABE03F0HA" class="Cell_Text">phys</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EAAE03F0HA" class="Cell_Text">Identifies the PHY handles to the USB 2.0 and 3.0 ports used by XUSB controller.</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABC03F0HA" class="Cell_Text">phy-names</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EBAC03F0HA" class="Cell_Text">Identifies the PHY names of the USB 2.0 and 3.0 phys used by XUSB controller.</div><div id="wwpID0EAAC03F0HA" class="Cell_Text">The sequence in phys and phy-names must match each other.</div></td></tr><tr><td style="background-color: #DDEEBF; background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top" colspan="2"><div id="wwpID0EAAB03F0HA" class="Cell_Heading">pcie-controller@1003000</div></td></tr><tr><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EABA03F0HA" class="Cell_Text">nvidia,num-lanes</div></td><td style="background-position: right center; border-bottom-color: Silver; border-bottom-style: solid; border-bottom-width: thin; border-left-color: Silver; border-left-style: solid; border-left-width: thin; border-right-color: Silver; border-right-style: solid; border-right-width: thin; border-top-color: Silver; border-top-style: solid; border-top-width: thin; padding-bottom: 3pt; padding-left: 3pt; padding-right: 3pt; padding-top: 3pt; vertical-align: top"><div id="wwpID0EGAA03F0HA" class="Cell_Text">This property must be present in each root port sub-node of the PCIe controller parent node.</div><div id="wwpID0EFAA03F0HA" class="Cell_Text">For example:</div><div id="wwpID0EEAA03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>pci@1,0, pci@2,0 and pci@3,0 nodes.</div><div id="wwpID0EDAA03F0HA" class="Cell_Text">It indicates the maximum link width of that root port.</div><div id="wwpID0ECAA03F0HA" class="Cell_Text">For example:</div><div id="wwpID0EBAA03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>For controller-0, use 0x4for all cases.</div><div id="wwpID0EAAA03F0HA" class="Cell_Bullet" style="margin-bottom: 5pt; margin-top: 0pt; text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>For controller-1, only 0x1 is supported.</div></td></tr></table></div><H4 id="wwpID0E02F0HA" class="Heading_4">R28 Example 1</H4><div id="wwpID0E01F0HA" class="Body_Text">A case where USB 2.0 port 3 and USB 3.0 port 2 are linked to an external connector on a carrier board matches use case 3 in possible mappings of super-speed ports. In that case the USB_SS#2 port is using Lane 0 (USB_SS1 pins, ball names E41, E42, H41, H42). USB 2.0 port 3 (ball names B42, B43) is mapped to an external connector (the default configuration uses these lines for M2.Key). PCIe x1 should be disabled, USB_SS#2 port should be enabled, and lane mapping should now indicate that lane 0 is in use by USB.</div><div id="wwpID0E0ZF0HA" class="Body_Text">In this example, the following device tree properties must be changed:</div><div id="wwpID0E0YF0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Disable pcie-m2 sub node.</div><div id="wwpID0E0XF0HA" class="List_Continue">Disable PCIe x1 on M2.Key by adding status = "disabled" to the <span class="Code_Char">pinctrl@7009f000/pinmux/pcie-m2</span> sub node.</div><div id="wwpID0E0WF0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>Create two new sub-nodes under pinctrl@7009f000/pinmux.</div><div id="wwpID0E0VF0HA" class="List_Continue">Create two sub-nodes, such as usb2-m2 to represent USB 2.0 port 3 and usb3-m2 as an instance of  USB3.0 port 2, then set the following properties of them.</div><div id="wwpID0E0UF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,lanes</span>: In this case, USB 3.0 port 2 is using Lane 0, so set <span class="Code_Char">nvidia,lanes = "uphy-lane-0"</span> under the sub-node <span class="Code_Char">usb3-m2</span>. Since USB 2.0 port 3 is used on M2.Key, set <span class="Code_Char">nvidia,lanes = "otg-3"</span> under the <span class="Code_Char">usb2-m2</span> sub-node.</div><div id="wwpID0E0TF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,function</span>: Set <span class="Code_Char">nvidia,function = "xusb"</span> in usb2-m2 and nvidia,function = "usb3" for usb3-m2.</div><div id="wwpID0E0SF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,port-cap</span>: Set <span class="Code_Char">nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;</span> in both usb2-m2 and usb3-m2 sub-nodes because USB connector on M2.Key supports only host mode.</div><div id="wwpID0E0RF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,usb3-port</span>: This property must be set in usb3-m2 to indicate which USB 3.0 port is bound to the lane set in nvidia,lanes. In this case, it is USB 3.0 port 2, so the value is:</div><div id="wwpID0E0QF0HA" class="List_Continue_2"><span class="Code_Char">nvidia,usb3-port = &lt;2&gt; in usb3-m2.nvidia,ss_portmap</span></div><div id="wwpID0E0PF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,usb2-map</span>: This <span class="Code_Char">nvidia,usb2-mapportmap</span> must match USB 3.0 and USB 2.0 lines on the same connector and only be set in usb3-m2 sub-node. For a standalone USB 3.0 port, any valid USB 2.0 port is sufficient. In this case, USB 2.0 port 3 is matched with USB 3.0 port 2, so the value must be set to <span class="Code_Char">nvidia,usb2-map = &lt;3&gt;.</span></div><div id="wwpID0E0NF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">phys</span>: Add <span class="Code_Char">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(3)&gt;</span> for USB 2.0 port 3 and <span class="Code_Char">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(2)&gt;</span> for USB3.0 port2.</div><div id="wwpID0E0MF0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">phy-names</span>: Add <span class="Code_Char">"utmi-3"</span> for USB 2.0 port 3 and <span class="Code_Char">"usb3-2"</span> for USB 3.0 port 2.</div><div id="wwpID0E0LF0HA" class="Body_Text">The overall device tree properties patch in this case are as follows:</div><div id="wwpID0E0KF0HA" class="Code">        pinctrl@7009f000 {</div><div id="wwpID0E0JF0HA" class="Code">[...]</div><div id="wwpID0E0IF0HA" class="Code">         pinmux {</div><div id="wwpID0E0HF0HA" class="Code">[...]</div><div id="wwpID0E0GF0HA" class="Code">            pcie-m2 {</div><div id="wwpID0E0FF0HA" class="Code">	        nvidia,lanes = "uphy-lane-0";</div><div id="wwpID0E0EF0HA" class="Code">	        nvidia,function = "pcie";</div><div id="wwpID0E0DF0HA" class="Code">	        nvidia,pcie-controller = &lt;1&gt;;</div><div id="wwpID0E0CF0HA" class="Code">	        nvidia,pcie-lane-select = &lt;TEGRA_PADCTL_PCIE_LANE_X1&gt;;</div><div id="wwpID0E0BF0HA" class="Code">+	        status = “disabled”;</div><div id="wwpID0E0AF0HA" class="Code">            };</div><div id="wwpID0E06E0HA" class="Code">+            usb2-m2 {</div><div id="wwpID0E05E0HA" class="Code">+	        nvidia,lanes = "otg-3";</div><div id="wwpID0E04E0HA" class="Code">+	        nvidia,function = "xusb";</div><div id="wwpID0E03E0HA" class="Code">+	        nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;;</div><div id="wwpID0E02E0HA" class="Code">+            };</div><div id="wwpID0E01E0HA" class="Code">+            usb3-m2 {</div><div id="wwpID0E0ZE0HA" class="Code">+	        nvidia,lanes = "uphy-lane-0";</div><div id="wwpID0E0YE0HA" class="Code">+	        nvidia,function = "usb3";</div><div id="wwpID0E0XE0HA" class="Code">+	        nvidia,usb3-port = &lt;2&gt;;</div><div id="wwpID0E0WE0HA" class="Code">+	        nvidia,usb2-map = &lt;3&gt;;</div><div id="wwpID0E0VE0HA" class="Code">+	        nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;;</div><div id="wwpID0E0UE0HA" class="Code">+	        };</div><div id="wwpID0E0TE0HA" class="Code">         };</div><div id="wwpID0E0SE0HA" class="Code">       };</div><div id="wwpID0E0RE0HA" class="Code">[...]</div><div id="wwpID0E0QE0HA" class="Code">        xusb@70090000 {</div><div id="wwpID0E0PE0HA" class="Code">[...]</div><div id="wwpID0E0OE0HA" class="Code">           phys = &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(2)&gt;,</div><div id="wwpID0E0NE0HA" class="Code">                  &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(1)&gt;,</div><div id="wwpID0E0ME0HA" class="Code">                  &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(1)&gt;,</div><div id="wwpID0E0LE0HA" class="Code">                  &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(0)&gt;,</div><div id="wwpID0E0KE0HA" class="Code">                  &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(0)&gt;,</div><div id="wwpID0E0JE0HA" class="Code">+                 &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(3)&gt;,</div><div id="wwpID0E0IE0HA" class="Code">+                 &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(2)&gt;;</div><div id="wwpID0E0HE0HA" class="Code">          phy-names = "utmi-2", "usb3-1", "utmi-1", "usb3-0", "utmi-0",</div><div id="wwpID0E0GE0HA" class="Code">+                     "utmi-3", "usb3-2";</div><div id="wwpID0E0FE0HA" class="Code"> [...]</div><div id="wwpID0E0EE0HA" class="Code">       };</div><H4 id="wwpID0E0DE0HA" class="Heading_4">R28 Example 2</H4><div id="wwpID0E0CE0HA" class="Body_Text">USB 3.0 port 2 is used as a standalone port using lane 3. This matches use case 4/5 in possible mappings of super speed ports. USB_SS#2 port is using lane 3 (PEX1 pins, ball names G42, G43, D42, D43). PCIe configuration changes from 1x1+1x4 to 1x1+1x1. USB_SS#2 is enabled, and lane mapping indicates that lane 3 is in use by USB.</div><div id="wwpID0E0BE0HA" class="Body_Text">The following device tree properties must change:</div><div id="wwpID0E0AE0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>Create two new sub-nodes under pinctrl@7009f000/pinmux.</div><div id="wwpID0E06D0HA" class="List_Continue">Create two sub-nodes, such as usb2-standalone to represent USB 2.0 port 3 and usb3-standalone as an instance of USB3.0 port 2, then set the following properties of them.</div><div id="wwpID0E05D0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,lanes</span>: In this case, USB 3.0 port 2 is using Lane 3, so set nvidia,lanes = "uphy-lane-3" under usb3-standalone sub-node and set nvidia,lanes = "otg-3" of usb2- standalone sub node.</div><div id="wwpID0E04D0HA" class="List_Continue_2">Since PCIe configuration changes from 1x1+1x4 to 1x1+1x1, change nvidia,lanes of sub-node pcie from 4 lanes("uphy-lane-1", "uphy-lane-2", "uphy-lane-3", "uphy-lane-4") to "uphy-lane-4".</div><div id="wwpID0E03D0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,function</span>: Set nvidia,function = "xusb" in usb2-standalone and nvidia,function = "usb3" for usb3-standalone.</div><div id="wwpID0E02D0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,port-cap</span>: Set <span class="Code_Char">nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;</span> in both usb2-standalone and usb3-standalone sub-nodes because USB connector supports only host mode.</div><div id="wwpID0E01D0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,usb3-port</span>: This property must be set in usb3-standalone to indicate which USB 3.0 port is bound to the lane set in nvidia,lanes. In this case, it is USB 3.0 port 2, so the value is nvidia,usb3-port = &lt;2&gt; in usb3-standalone.</div><div id="wwpID0E0ZD0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,usb2-map</span>:<span class="Strong"> </span>This nvidia,usb2-map must match USB 3.0 and USB 2.0 lines on the same connector and only be set in usb3-m2standalone sub-node. In this case, USB 2.0 port 3 is matched with USB 3.0 port 2, so the value must be set to <span class="Code_Char">nvidia,usb2-map = &lt;3&gt;.</span></div><div id="wwpID0E0YD0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">nvidia,pcie-lane-select</span>: PCIe configuration changes from 1x1+1x4 to 1x1+1x1, it must always be set to <span class="Code_Char">&lt;TEGRA_PADCTL_PCIE_LANE_X4&gt;</span><span class="Body_Text_Char"> for controller 0</span>.</div><div id="wwpID0E0XD0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">phys</span>: Add <span class="Code_Char">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(3)&gt;</span> for USB 2.0 port 3 and <span class="Code_Char">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(2)&gt;</span> for USB3.0 port2.</div><div id="wwpID0E0WD0HA" class="List_Bullet_2"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span><span class="Strong">phy-names</span>: Add "utmi-3" for USB 2.0 port 3 and "usb3-2" for USB 3.0 port 2.</div><div id="wwpID0E0VD0HA" class="Body_Text">The overall device tree properties patch for above case would look like:</div><div id="wwpID0E0UD0HA" class="Code">        pinctrl@7009f000 {</div><div id="wwpID0E0TD0HA" class="Code">[...]</div><div id="wwpID0E0SD0HA" class="Code" style="text-indent: 5pt">         pinmux {</div><div id="wwpID0E0RD0HA" class="Code">[...]</div><div id="wwpID0E0QD0HA" class="Code">            pcie {</div><div id="wwpID0E0PD0HA" class="Code">-	        nvidia,lanes =	"uphy-lane-1", "uphy-lane-2",</div><div id="wwpID0E0OD0HA" class="Code">-	                        "uphy-lane-3", "uphy-lane-4";</div><div id="wwpID0E0ND0HA" class="Code">+	        nvidia,lanes =	"uphy-lane-4";</div><div id="wwpID0E0MD0HA" class="Code">	        nvidia,function = "pcie";</div><div id="wwpID0E0LD0HA" class="Code">	        nvidia,pcie-controller = &lt;0&gt;;</div><div id="wwpID0E0KD0HA" class="Code">	        nvidia,pcie-lane-select =</div><div id="wwpID0E0JD0HA" class="Code">&lt;TEGRA_PADCTL_PCIE_LANE_X4&gt;</div><div id="wwpID0E0ID0HA" class="Code">            };</div><div id="wwpID0E0HD0HA" class="Code">            pcie-m2 {</div><div id="wwpID0E0GD0HA" class="Code">	        nvidia,lanes = "uphy-lane-0";</div><div id="wwpID0E0FD0HA" class="Code">	        nvidia,function = "pcie";</div><div id="wwpID0E0ED0HA" class="Code">	        nvidia,pcie-controller = &lt;1&gt;;</div><div id="wwpID0E0DD0HA" class="Code">	        nvidia,pcie-lane-select = &lt;TEGRA_PADCTL_PCIE_LANE_X1&gt;;</div><div id="wwpID0E0CD0HA" class="Code">+	        status = “disabled”;</div><div id="wwpID0E0BD0HA" class="Code">            };</div><div id="wwpID0E0AD0HA" class="Code">+            usb2-standalone {</div><div id="wwpID0E06C0HA" class="Code">+	        nvidia,lanes = "otg-3";</div><div id="wwpID0E05C0HA" class="Code">+	        nvidia,function = "xusb";</div><div id="wwpID0E04C0HA" class="Code">+	        nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;;</div><div id="wwpID0E03C0HA" class="Code">+            };</div><div id="wwpID0E02C0HA" class="Code">+            usb3-standalone {</div><div id="wwpID0E01C0HA" class="Code">+	        nvidia,lanes = "uphy-lane-3";</div><div id="wwpID0E0ZC0HA" class="Code">+	        nvidia,function = "usb3";</div><div id="wwpID0E0YC0HA" class="Code">+	        nvidia,usb3-port = &lt;2&gt;;</div><div id="wwpID0E0XC0HA" class="Code">+	        nvidia,usb2-map = &lt;3&gt;;</div><div id="wwpID0E0WC0HA" class="Code">+	        nvidia,port-cap = &lt;TEGRA_PADCTL_PORT_HOST_ONLY&gt;;</div><div id="wwpID0E0VC0HA" class="Code">+	        };</div><div id="wwpID0E0UC0HA" class="Code">         };</div><div id="wwpID0E0TC0HA" class="Code">       };</div><div id="wwpID0E0SC0HA" class="Code">[...]</div><div id="wwpID0E0RC0HA" class="Code">        xusb@70090000 {</div><div id="wwpID0E0QC0HA" class="Code">[...]</div><div id="wwpID0E0PC0HA" class="Code" style="text-indent: 55pt">phys = &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(2)&gt;,</div><div id="wwpID0E0OC0HA" class="Code" style="text-indent: 95pt">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(1)&gt;,</div><div id="wwpID0E0NC0HA" class="Code" style="text-indent: 95pt">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(1)&gt;,</div><div id="wwpID0E0MC0HA" class="Code" style="text-indent: 95pt">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(0)&gt;,</div><div id="wwpID0E0LC0HA" class="Code" style="text-indent: 95pt">&lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(0)&gt;,</div><div id="wwpID0E0KC0HA" class="Code">+               &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_UTMI_P(3)&gt;,</div><div id="wwpID0E0JC0HA" class="Code">+               &lt;&amp;tegra_padctl_uphy TEGRA_PADCTL_UPHY_USB3_P(2)&gt;;</div><div id="wwpID0E0IC0HA" class="Code" style="text-indent: 55pt">phy-names = "utmi-2", "usb3-1", "utmi-1", "usb3-0", "utmi-0",</div><div id="wwpID0E0HC0HA" class="Code">+                    "utmi-3", "usb3-2";</div><div id="wwpID0E0GC0HA" class="Code"> [...]</div><div id="wwpID0E0FC0HA" class="Code">       };</div><H3 id="wwpID0E0EC0HA" class="Heading_3">Other Considerations When Porting</H3><div id="wwpID0E0DC0HA" class="Body_Text">Other considerations and recommendations to consider when porting are as follows.</div><div id="wwpID0E0CC0HA" class="Heading_5">To flash the build image</div><div id="wwpID0E0BC0HA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>When flashing the build image, use your specific board name:</div><div id="wwpID0E0AC0HA" class="Code">$ sudo ./flash.sh &lt;board&gt;-&lt;som&gt; mmcblk0p1</div><div id="wwpID0E06B0HA" class="Heading_5">To flash with BOARDID if the design does not use EEPROM</div><div id="wwpID0E05B0HA" class="Body_Text">BOARDID is either passed using an XML file during flashing or is read from EEPROM. The flashing software uses the BOARDID from the XML file if provided; otherwise it uses the EEPROM value. The file <span class="Code_Char">board_config_p2597-devkit.xml</span>, shown below, illustrates the XML file format.</div><div id="wwpID0E04B0HA" class="Code">&lt;?xml version="1.0"?&gt;</div><div id="wwpID0E03B0HA" class="Code">&lt;!-- Nvidia Tegra board info configuration file --&gt;</div><div id="wwpID0E02B0HA" class="Code">&lt;board_configs&gt;</div><div id="wwpID0E01B0HA" class="Code">    &lt;board type="proc" id="2180" sku="1000" fab="0" /&gt;</div><div id="wwpID0E0ZB0HA" class="Code">    &lt;board type="display" id="0000" sku="0000"/&gt;</div><div id="wwpID0E0YB0HA" class="Code">    &lt;board type="pmu" id="2180" sku="0000" /&gt;</div><div id="wwpID0E0XB0HA" class="Code">&lt;/board_configs&gt;</div><div id="wwpID0E0WB0HA" class="Body_Text">This flashing config file <span class="Code_Char">p2371-2180-devkit.conf</span> passes the name of the XML file as an option:</div><div id="wwpID0E0VB0HA" class="Code">BCFFILE="bootloader/${target_board}/cfg/board_config_p2597-devkit.xml";</div><div id="wwpID0E0UB0HA" class="Body_Text">The file contains the processor module ID (<span class="Code_Char">type="proc"</span>), display board ID (<span class="Code_Char">type="display"</span>), and power management unit ID (<span class="Code_Char">type="pmu"</span>). Since the processor and PMU are on the same module in the development kit, they have the same ID.</div><div id="wwpID0E0TB0HA" class="Heading_5">To change the UART port</div><div id="wwpID0E0SB0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>1.	</span></span>In <span class="Code_Char">Linux_for_Tegra/&lt;board&gt;.conf</span>, modify the ODMDATA assignment:</div><div id="wwpID0E0RB0HA" class="Code">ODMDATA=0x60084000;</div><div id="wwpID0E0QB0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>2.	</span></span>In the U-Boot boot loader, locate the following lines in <span class="Code_Char">/include/configs/p2371-2180.h</span> :</div><div id="wwpID0E0PB0HA" class="Code">#define CONFIG_TEGRA_ENABLE_UARTA</div><div id="wwpID0E0OB0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>3.	</span></span>Modify that line to specify the UART you want to use. For example, to change <span class="Code_Char">UARTA</span> to <span class="Code_Char">UARTD</span>:</div><div id="wwpID0E0NB0HA" class="Code">#define CONFIG_TEGRA_ENABLE_UARTD</div><div id="wwpID0E0MB0HA" class="List_Number" style="text-indent: -18pt"><span class="WebWorks_Number" style="width: 18pt"><span>4.	</span></span>In the kernel, modify the <span class="Code_Char">debug_uartport</span> assignment:</div><div id="wwpID0E0LB0HA" class="Code">debug_uartport=lsport,0</div><H3 id="wwpID0E0KB0HA" class="Heading_3">Flashing the Build Image</H3><div id="wwpID0E0JB0HA" class="Body_Text">When flashing the build image, use your specific board name. The flashing script uses the configuration in the <span class="Code_Char">&lt;board&gt;.conf</span> file during the flashing process.</div><div id="wwpID0E0IB0HA" class="Heading_5">Setting Optional Environment Variables</div><div id="wwpID0E0HB0HA" class="Body_Text">The <span class="Code_Char">flash.sh</span> script updates the following environment variables based on board EEPROM values and other parameters. If you want to override these variables’ values, set them in the board-specific file &lt;<span class="Code_Char">board&gt;.conf</span>.</div><div id="wwpID0E0GB0HA" class="Code"><span style="font-size: 9pt"># Optional Environment Variables:</span></div><div id="wwpID0E0FB0HA" class="Code"><span style="font-size: 9pt"># BCTFILE ---------------- Boot control table configuration file to be used.</span></div><div id="wwpID0E0EB0HA" class="Code"><span style="font-size: 9pt"># BOARDID ---------------- Pass boardid to override EEPROM value</span></div><div id="wwpID0E0DB0HA" class="Code"><span style="font-size: 9pt"># BOARDREV --------------- Pass board_revision to override EEPROM value</span></div><div id="wwpID0E0CB0HA" class="Code"><span style="font-size: 9pt"># BOARDSKU --------------- Pass board_sku to override EEPROM value</span></div><div id="wwpID0E0BB0HA" class="Code"><span style="font-size: 9pt"># BOOTLOADER ------------- Bootloader binary to be flashed</span></div><div id="wwpID0E0AB0HA" class="Code"><span style="font-size: 9pt"># BOOTPARTLIMIT ---------- GPT data limit. (== Max BCT size + PPT size)</span></div><div id="wwpID0E6HA" class="Code"><span style="font-size: 9pt"># BOOTPARTSIZE ----------- Total eMMC HW boot partition size.</span></div><div id="wwpID0E5HA" class="Code"><span style="font-size: 9pt"># CFGFILE ---------------- Partition table configuration file to be used.</span></div><div id="wwpID0E4HA" class="Code"><span style="font-size: 9pt"># CMDLINE ---------------- Target cmdline. See help for more information.</span></div><div id="wwpID0E3HA" class="Code"><span style="font-size: 9pt"># DEVSECTSIZE ------------ Device Sector size. (default = 512Byte).</span></div><div id="wwpID0E2HA" class="Code"><span style="font-size: 9pt"># DTBFILE ---------------- Device Tree file to be used.</span></div><div id="wwpID0E1HA" class="Code"><span style="font-size: 9pt"># EMMCSIZE --------------- Size of target device eMMC (boot0+boot1+user).</span></div><div id="wwpID0EZHA" class="Code"><span style="font-size: 9pt"># FLASHAPP --------------- Flash application running in host machine.</span></div><div id="wwpID0EYHA" class="Code"><span style="font-size: 9pt"># FLASHER ---------------- Flash server running in target machine.</span></div><div id="wwpID0EXHA" class="Code"><span style="font-size: 9pt"># INITRD ----------------- Initrd image file to be flashed.</span></div><div id="wwpID0EWHA" class="Code"><span style="font-size: 9pt"># KERNEL_IMAGE ----------- Linux kernel zImage file to be flashed.</span></div><div id="wwpID0EVHA" class="Code"><span style="font-size: 9pt"># MTS -------------------- MTS file name such as mts_si.</span></div><div id="wwpID0EUHA" class="Code"><span style="font-size: 9pt"># MTSPREBOOT ------------- MTS preboot file name such as mts_preboot_si.</span></div><div id="wwpID0ETHA" class="Code"><span style="font-size: 9pt"># NFSARGS ---------------- Static Network assignments.</span></div><div id="wwpID0ESHA" class="Code"><span style="font-size: 9pt">#                          &lt;C-ipa&gt;:&lt;S-ipa&gt;:&lt;G-ipa&gt;:&lt;netmask&gt;</span></div><div id="wwpID0ERHA" class="Code"><span style="font-size: 9pt"># NFSROOT ---------------- NFSROOT i.e. &lt;my IP addr&gt;:/exported/rootfs_dir.</span></div><div id="wwpID0EQHA" class="Code"><span style="font-size: 9pt"># ODMDATA ---------------- Odmdata to be used.</span></div><div id="wwpID0EPHA" class="Code"><span style="font-size: 9pt"># PKCKEY ----------------- RSA key file to used to sign bootloader images.</span></div><div id="wwpID0EOHA" class="Code"><span style="font-size: 9pt"># ROOTFSSIZE ------------- Linux RootFS size (internal emmc/nand only).</span></div><div id="wwpID0ENHA" class="Code"><span style="font-size: 9pt"># ROOTFS_DIR ------------- Linux RootFS directory name.</span></div><div id="wwpID0EMHA" class="Code"><span style="font-size: 9pt"># SBKKEY ----------------- SBK key file to used to encrypt bootloader images.</span></div><div id="wwpID0ELHA" class="Code"><span style="font-size: 9pt"># FAB -------------------- Target board's FAB ID.</span></div><div id="wwpID0EKHA" class="Code"><span style="font-size: 9pt"># TEGRABOOT -------------- lowerlayer bootloader such as nvtboot.bin.</span></div><div id="wwpID0EJHA" class="Code"><span style="font-size: 9pt"># WB0BOOT ---------------- Warmboot code such as nvtbootwb0.bin</span></div><div id="wwpID0EIHA" class="Body_Text">Here is an example of environment variable settings:</div><div id="wwpID0EHHA" class="Code">source "${LDK_DIR}/p2371-2180-devkit.conf";</div><div id="wwpID0EGHA" class="Code">DTB_FILE=tegra210-jetson-tx1-p2597-2180-a02-devkit-24x7.dtb;</div><div id="wwpID0EFHA" class="Code">ODMDATA=0x90000;</div><div id="wwpID0EEHA" class="Heading_5">To flash the build image</div><div id="wwpID0EDHA" class="List_Bullet"><span class="WebWorks_Number" style="width: 18pt"><span>•	</span></span>Execute the following command:</div><div id="wwpID0ECHA" class="Code">$ sudo ./flash.sh &lt;board&gt; mmcblk0p1</div><div id="wwpID0EBHA" class="Normal">&nbsp;</div></div><div id="page_dates"></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><input type="hidden" id="preserve_unknown_file_links" value="false"></input><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript><script type="text/javascript" src="scripts/common.js"></script><script type="text/javascript" src="scripts/page.js"></script><script type="text/javascript" src="scripts/search-client.js"></script><script type="text/javascript" src="scripts/unidata.js"></script><script type="text/javascript" src="scripts/unibreak.js"></script></body></html>