/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LED__0__MASK 0x40u
#define LED__0__PC CYREG_PRT0_PC6
#define LED__0__PORT 0u
#define LED__0__SHIFT 6u
#define LED__1__INTTYPE CYREG_PICU0_INTTYPE7
#define LED__1__MASK 0x80u
#define LED__1__PC CYREG_PRT0_PC7
#define LED__1__PORT 0u
#define LED__1__SHIFT 7u
#define LED__AG CYREG_PRT0_AG
#define LED__AMUX CYREG_PRT0_AMUX
#define LED__BIE CYREG_PRT0_BIE
#define LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED__BYP CYREG_PRT0_BYP
#define LED__CTL CYREG_PRT0_CTL
#define LED__DM0 CYREG_PRT0_DM0
#define LED__DM1 CYREG_PRT0_DM1
#define LED__DM2 CYREG_PRT0_DM2
#define LED__DR CYREG_PRT0_DR
#define LED__INP_DIS CYREG_PRT0_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT0_LCD_EN
#define LED__MASK 0xC0u
#define LED__PORT 0u
#define LED__PRT CYREG_PRT0_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED__PS CYREG_PRT0_PS
#define LED__SHIFT 6u
#define LED__SLW CYREG_PRT0_SLW
#define LED_Status_Sync_ctrl_reg__0__MASK 0x01u
#define LED_Status_Sync_ctrl_reg__0__POS 0
#define LED_Status_Sync_ctrl_reg__1__MASK 0x02u
#define LED_Status_Sync_ctrl_reg__1__POS 1
#define LED_Status_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define LED_Status_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define LED_Status_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define LED_Status_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define LED_Status_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define LED_Status_Sync_ctrl_reg__MASK 0x03u
#define LED_Status_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LED_Status_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define LED_Status_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* PB_2 */
#define PB_2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define PB_2__0__MASK 0x20u
#define PB_2__0__PC CYREG_IO_PC_PRT15_PC5
#define PB_2__0__PORT 15u
#define PB_2__0__SHIFT 5u
#define PB_2__AG CYREG_PRT15_AG
#define PB_2__AMUX CYREG_PRT15_AMUX
#define PB_2__BIE CYREG_PRT15_BIE
#define PB_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define PB_2__BYP CYREG_PRT15_BYP
#define PB_2__CTL CYREG_PRT15_CTL
#define PB_2__DM0 CYREG_PRT15_DM0
#define PB_2__DM1 CYREG_PRT15_DM1
#define PB_2__DM2 CYREG_PRT15_DM2
#define PB_2__DR CYREG_PRT15_DR
#define PB_2__INP_DIS CYREG_PRT15_INP_DIS
#define PB_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PB_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PB_2__LCD_EN CYREG_PRT15_LCD_EN
#define PB_2__MASK 0x20u
#define PB_2__PORT 15u
#define PB_2__PRT CYREG_PRT15_PRT
#define PB_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PB_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PB_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PB_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PB_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PB_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PB_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PB_2__PS CYREG_PRT15_PS
#define PB_2__SHIFT 5u
#define PB_2__SLW CYREG_PRT15_SLW

/* PB_3 */
#define PB_3__0__INTTYPE CYREG_PICU6_INTTYPE2
#define PB_3__0__MASK 0x04u
#define PB_3__0__PC CYREG_PRT6_PC2
#define PB_3__0__PORT 6u
#define PB_3__0__SHIFT 2u
#define PB_3__AG CYREG_PRT6_AG
#define PB_3__AMUX CYREG_PRT6_AMUX
#define PB_3__BIE CYREG_PRT6_BIE
#define PB_3__BIT_MASK CYREG_PRT6_BIT_MASK
#define PB_3__BYP CYREG_PRT6_BYP
#define PB_3__CTL CYREG_PRT6_CTL
#define PB_3__DM0 CYREG_PRT6_DM0
#define PB_3__DM1 CYREG_PRT6_DM1
#define PB_3__DM2 CYREG_PRT6_DM2
#define PB_3__DR CYREG_PRT6_DR
#define PB_3__INP_DIS CYREG_PRT6_INP_DIS
#define PB_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define PB_3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define PB_3__LCD_EN CYREG_PRT6_LCD_EN
#define PB_3__MASK 0x04u
#define PB_3__PORT 6u
#define PB_3__PRT CYREG_PRT6_PRT
#define PB_3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define PB_3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define PB_3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define PB_3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define PB_3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define PB_3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define PB_3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define PB_3__PS CYREG_PRT6_PS
#define PB_3__SHIFT 2u
#define PB_3__SLW CYREG_PRT6_SLW

/* bt_desl */
#define bt_desl__0__INTTYPE CYREG_PICU3_INTTYPE1
#define bt_desl__0__MASK 0x02u
#define bt_desl__0__PC CYREG_PRT3_PC1
#define bt_desl__0__PORT 3u
#define bt_desl__0__SHIFT 1u
#define bt_desl__AG CYREG_PRT3_AG
#define bt_desl__AMUX CYREG_PRT3_AMUX
#define bt_desl__BIE CYREG_PRT3_BIE
#define bt_desl__BIT_MASK CYREG_PRT3_BIT_MASK
#define bt_desl__BYP CYREG_PRT3_BYP
#define bt_desl__CTL CYREG_PRT3_CTL
#define bt_desl__DM0 CYREG_PRT3_DM0
#define bt_desl__DM1 CYREG_PRT3_DM1
#define bt_desl__DM2 CYREG_PRT3_DM2
#define bt_desl__DR CYREG_PRT3_DR
#define bt_desl__INP_DIS CYREG_PRT3_INP_DIS
#define bt_desl__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define bt_desl__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define bt_desl__LCD_EN CYREG_PRT3_LCD_EN
#define bt_desl__MASK 0x02u
#define bt_desl__PORT 3u
#define bt_desl__PRT CYREG_PRT3_PRT
#define bt_desl__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define bt_desl__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define bt_desl__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define bt_desl__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define bt_desl__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define bt_desl__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define bt_desl__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define bt_desl__PS CYREG_PRT3_PS
#define bt_desl__SHIFT 1u
#define bt_desl__SLW CYREG_PRT3_SLW

/* bt_liga */
#define bt_liga__0__INTTYPE CYREG_PICU3_INTTYPE0
#define bt_liga__0__MASK 0x01u
#define bt_liga__0__PC CYREG_PRT3_PC0
#define bt_liga__0__PORT 3u
#define bt_liga__0__SHIFT 0u
#define bt_liga__AG CYREG_PRT3_AG
#define bt_liga__AMUX CYREG_PRT3_AMUX
#define bt_liga__BIE CYREG_PRT3_BIE
#define bt_liga__BIT_MASK CYREG_PRT3_BIT_MASK
#define bt_liga__BYP CYREG_PRT3_BYP
#define bt_liga__CTL CYREG_PRT3_CTL
#define bt_liga__DM0 CYREG_PRT3_DM0
#define bt_liga__DM1 CYREG_PRT3_DM1
#define bt_liga__DM2 CYREG_PRT3_DM2
#define bt_liga__DR CYREG_PRT3_DR
#define bt_liga__INP_DIS CYREG_PRT3_INP_DIS
#define bt_liga__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define bt_liga__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define bt_liga__LCD_EN CYREG_PRT3_LCD_EN
#define bt_liga__MASK 0x01u
#define bt_liga__PORT 3u
#define bt_liga__PRT CYREG_PRT3_PRT
#define bt_liga__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define bt_liga__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define bt_liga__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define bt_liga__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define bt_liga__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define bt_liga__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define bt_liga__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define bt_liga__PS CYREG_PRT3_PS
#define bt_liga__SHIFT 0u
#define bt_liga__SLW CYREG_PRT3_SLW

/* si_desl */
#define si_desl__0__INTTYPE CYREG_PICU0_INTTYPE1
#define si_desl__0__MASK 0x02u
#define si_desl__0__PC CYREG_PRT0_PC1
#define si_desl__0__PORT 0u
#define si_desl__0__SHIFT 1u
#define si_desl__AG CYREG_PRT0_AG
#define si_desl__AMUX CYREG_PRT0_AMUX
#define si_desl__BIE CYREG_PRT0_BIE
#define si_desl__BIT_MASK CYREG_PRT0_BIT_MASK
#define si_desl__BYP CYREG_PRT0_BYP
#define si_desl__CTL CYREG_PRT0_CTL
#define si_desl__DM0 CYREG_PRT0_DM0
#define si_desl__DM1 CYREG_PRT0_DM1
#define si_desl__DM2 CYREG_PRT0_DM2
#define si_desl__DR CYREG_PRT0_DR
#define si_desl__INP_DIS CYREG_PRT0_INP_DIS
#define si_desl__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define si_desl__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define si_desl__LCD_EN CYREG_PRT0_LCD_EN
#define si_desl__MASK 0x02u
#define si_desl__PORT 0u
#define si_desl__PRT CYREG_PRT0_PRT
#define si_desl__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define si_desl__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define si_desl__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define si_desl__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define si_desl__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define si_desl__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define si_desl__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define si_desl__PS CYREG_PRT0_PS
#define si_desl__SHIFT 1u
#define si_desl__SLW CYREG_PRT0_SLW

/* si_liga */
#define si_liga__0__INTTYPE CYREG_PICU0_INTTYPE0
#define si_liga__0__MASK 0x01u
#define si_liga__0__PC CYREG_PRT0_PC0
#define si_liga__0__PORT 0u
#define si_liga__0__SHIFT 0u
#define si_liga__AG CYREG_PRT0_AG
#define si_liga__AMUX CYREG_PRT0_AMUX
#define si_liga__BIE CYREG_PRT0_BIE
#define si_liga__BIT_MASK CYREG_PRT0_BIT_MASK
#define si_liga__BYP CYREG_PRT0_BYP
#define si_liga__CTL CYREG_PRT0_CTL
#define si_liga__DM0 CYREG_PRT0_DM0
#define si_liga__DM1 CYREG_PRT0_DM1
#define si_liga__DM2 CYREG_PRT0_DM2
#define si_liga__DR CYREG_PRT0_DR
#define si_liga__INP_DIS CYREG_PRT0_INP_DIS
#define si_liga__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define si_liga__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define si_liga__LCD_EN CYREG_PRT0_LCD_EN
#define si_liga__MASK 0x01u
#define si_liga__PORT 0u
#define si_liga__PRT CYREG_PRT0_PRT
#define si_liga__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define si_liga__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define si_liga__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define si_liga__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define si_liga__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define si_liga__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define si_liga__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define si_liga__PS CYREG_PRT0_PS
#define si_liga__SHIFT 0u
#define si_liga__SLW CYREG_PRT0_SLW

/* LCD_Disp */
#define LCD_Disp_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Disp_LCDPort__0__MASK 0x01u
#define LCD_Disp_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Disp_LCDPort__0__PORT 2u
#define LCD_Disp_LCDPort__0__SHIFT 0u
#define LCD_Disp_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Disp_LCDPort__1__MASK 0x02u
#define LCD_Disp_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Disp_LCDPort__1__PORT 2u
#define LCD_Disp_LCDPort__1__SHIFT 1u
#define LCD_Disp_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Disp_LCDPort__2__MASK 0x04u
#define LCD_Disp_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Disp_LCDPort__2__PORT 2u
#define LCD_Disp_LCDPort__2__SHIFT 2u
#define LCD_Disp_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Disp_LCDPort__3__MASK 0x08u
#define LCD_Disp_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Disp_LCDPort__3__PORT 2u
#define LCD_Disp_LCDPort__3__SHIFT 3u
#define LCD_Disp_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Disp_LCDPort__4__MASK 0x10u
#define LCD_Disp_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Disp_LCDPort__4__PORT 2u
#define LCD_Disp_LCDPort__4__SHIFT 4u
#define LCD_Disp_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Disp_LCDPort__5__MASK 0x20u
#define LCD_Disp_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Disp_LCDPort__5__PORT 2u
#define LCD_Disp_LCDPort__5__SHIFT 5u
#define LCD_Disp_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Disp_LCDPort__6__MASK 0x40u
#define LCD_Disp_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Disp_LCDPort__6__PORT 2u
#define LCD_Disp_LCDPort__6__SHIFT 6u
#define LCD_Disp_LCDPort__AG CYREG_PRT2_AG
#define LCD_Disp_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Disp_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Disp_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Disp_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Disp_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Disp_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Disp_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Disp_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Disp_LCDPort__DR CYREG_PRT2_DR
#define LCD_Disp_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Disp_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Disp_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Disp_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Disp_LCDPort__MASK 0x7Fu
#define LCD_Disp_LCDPort__PORT 2u
#define LCD_Disp_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Disp_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Disp_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Disp_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Disp_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Disp_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Disp_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Disp_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Disp_LCDPort__PS CYREG_PRT2_PS
#define LCD_Disp_LCDPort__SHIFT 0u
#define LCD_Disp_LCDPort__SLW CYREG_PRT2_SLW

/* bt_emerg */
#define bt_emerg__0__INTTYPE CYREG_PICU3_INTTYPE3
#define bt_emerg__0__MASK 0x08u
#define bt_emerg__0__PC CYREG_PRT3_PC3
#define bt_emerg__0__PORT 3u
#define bt_emerg__0__SHIFT 3u
#define bt_emerg__AG CYREG_PRT3_AG
#define bt_emerg__AMUX CYREG_PRT3_AMUX
#define bt_emerg__BIE CYREG_PRT3_BIE
#define bt_emerg__BIT_MASK CYREG_PRT3_BIT_MASK
#define bt_emerg__BYP CYREG_PRT3_BYP
#define bt_emerg__CTL CYREG_PRT3_CTL
#define bt_emerg__DM0 CYREG_PRT3_DM0
#define bt_emerg__DM1 CYREG_PRT3_DM1
#define bt_emerg__DM2 CYREG_PRT3_DM2
#define bt_emerg__DR CYREG_PRT3_DR
#define bt_emerg__INP_DIS CYREG_PRT3_INP_DIS
#define bt_emerg__INTSTAT CYREG_PICU3_INTSTAT
#define bt_emerg__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define bt_emerg__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define bt_emerg__LCD_EN CYREG_PRT3_LCD_EN
#define bt_emerg__MASK 0x08u
#define bt_emerg__PORT 3u
#define bt_emerg__PRT CYREG_PRT3_PRT
#define bt_emerg__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define bt_emerg__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define bt_emerg__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define bt_emerg__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define bt_emerg__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define bt_emerg__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define bt_emerg__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define bt_emerg__PS CYREG_PRT3_PS
#define bt_emerg__SHIFT 3u
#define bt_emerg__SLW CYREG_PRT3_SLW
#define bt_emerg__SNAP CYREG_PICU3_SNAP
#define bt_emerg_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define bt_emerg_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define bt_emerg_int__INTC_MASK 0x80u
#define bt_emerg_int__INTC_NUMBER 7u
#define bt_emerg_int__INTC_PRIOR_NUM 7u
#define bt_emerg_int__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define bt_emerg_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define bt_emerg_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ct_motor */
#define ct_motor__0__INTTYPE CYREG_PICU1_INTTYPE6
#define ct_motor__0__MASK 0x40u
#define ct_motor__0__PC CYREG_PRT1_PC6
#define ct_motor__0__PORT 1u
#define ct_motor__0__SHIFT 6u
#define ct_motor__AG CYREG_PRT1_AG
#define ct_motor__AMUX CYREG_PRT1_AMUX
#define ct_motor__BIE CYREG_PRT1_BIE
#define ct_motor__BIT_MASK CYREG_PRT1_BIT_MASK
#define ct_motor__BYP CYREG_PRT1_BYP
#define ct_motor__CTL CYREG_PRT1_CTL
#define ct_motor__DM0 CYREG_PRT1_DM0
#define ct_motor__DM1 CYREG_PRT1_DM1
#define ct_motor__DM2 CYREG_PRT1_DM2
#define ct_motor__DR CYREG_PRT1_DR
#define ct_motor__INP_DIS CYREG_PRT1_INP_DIS
#define ct_motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ct_motor__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ct_motor__LCD_EN CYREG_PRT1_LCD_EN
#define ct_motor__MASK 0x40u
#define ct_motor__PORT 1u
#define ct_motor__PRT CYREG_PRT1_PRT
#define ct_motor__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ct_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ct_motor__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ct_motor__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ct_motor__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ct_motor__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ct_motor__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ct_motor__PS CYREG_PRT1_PS
#define ct_motor__SHIFT 6u
#define ct_motor__SLW CYREG_PRT1_SLW

/* si_emerg */
#define si_emerg__0__INTTYPE CYREG_PICU0_INTTYPE3
#define si_emerg__0__MASK 0x08u
#define si_emerg__0__PC CYREG_PRT0_PC3
#define si_emerg__0__PORT 0u
#define si_emerg__0__SHIFT 3u
#define si_emerg__AG CYREG_PRT0_AG
#define si_emerg__AMUX CYREG_PRT0_AMUX
#define si_emerg__BIE CYREG_PRT0_BIE
#define si_emerg__BIT_MASK CYREG_PRT0_BIT_MASK
#define si_emerg__BYP CYREG_PRT0_BYP
#define si_emerg__CTL CYREG_PRT0_CTL
#define si_emerg__DM0 CYREG_PRT0_DM0
#define si_emerg__DM1 CYREG_PRT0_DM1
#define si_emerg__DM2 CYREG_PRT0_DM2
#define si_emerg__DR CYREG_PRT0_DR
#define si_emerg__INP_DIS CYREG_PRT0_INP_DIS
#define si_emerg__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define si_emerg__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define si_emerg__LCD_EN CYREG_PRT0_LCD_EN
#define si_emerg__MASK 0x08u
#define si_emerg__PORT 0u
#define si_emerg__PRT CYREG_PRT0_PRT
#define si_emerg__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define si_emerg__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define si_emerg__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define si_emerg__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define si_emerg__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define si_emerg__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define si_emerg__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define si_emerg__PS CYREG_PRT0_PS
#define si_emerg__SHIFT 3u
#define si_emerg__SLW CYREG_PRT0_SLW

/* ProbeUART */
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ProbeUART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ProbeUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ProbeUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define ProbeUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define ProbeUART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define ProbeUART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define ProbeUART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define ProbeUART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define ProbeUART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define ProbeUART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define ProbeUART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define ProbeUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ProbeUART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define ProbeUART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define ProbeUART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define ProbeUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ProbeUART_BUART_sRX_RxSts__3__MASK 0x08u
#define ProbeUART_BUART_sRX_RxSts__3__POS 3
#define ProbeUART_BUART_sRX_RxSts__4__MASK 0x10u
#define ProbeUART_BUART_sRX_RxSts__4__POS 4
#define ProbeUART_BUART_sRX_RxSts__5__MASK 0x20u
#define ProbeUART_BUART_sRX_RxSts__5__POS 5
#define ProbeUART_BUART_sRX_RxSts__MASK 0x38u
#define ProbeUART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define ProbeUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ProbeUART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB11_A0
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB11_A1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB11_D0
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB11_D1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB11_F0
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB11_F1
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define ProbeUART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define ProbeUART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB10_A0
#define ProbeUART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB10_A1
#define ProbeUART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define ProbeUART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB10_D0
#define ProbeUART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB10_D1
#define ProbeUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ProbeUART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define ProbeUART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB10_F0
#define ProbeUART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB10_F1
#define ProbeUART_BUART_sTX_TxSts__0__MASK 0x01u
#define ProbeUART_BUART_sTX_TxSts__0__POS 0
#define ProbeUART_BUART_sTX_TxSts__1__MASK 0x02u
#define ProbeUART_BUART_sTX_TxSts__1__POS 1
#define ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define ProbeUART_BUART_sTX_TxSts__2__MASK 0x04u
#define ProbeUART_BUART_sTX_TxSts__2__POS 2
#define ProbeUART_BUART_sTX_TxSts__3__MASK 0x08u
#define ProbeUART_BUART_sTX_TxSts__3__POS 3
#define ProbeUART_BUART_sTX_TxSts__MASK 0x0Fu
#define ProbeUART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB10_MSK
#define ProbeUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define ProbeUART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB10_ST
#define ProbeUART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ProbeUART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ProbeUART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ProbeUART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ProbeUART_IntClock__INDEX 0x00u
#define ProbeUART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ProbeUART_IntClock__PM_ACT_MSK 0x01u
#define ProbeUART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ProbeUART_IntClock__PM_STBY_MSK 0x01u
#define ProbeUART_Rx__0__INTTYPE CYREG_PICU1_INTTYPE4
#define ProbeUART_Rx__0__MASK 0x10u
#define ProbeUART_Rx__0__PC CYREG_PRT1_PC4
#define ProbeUART_Rx__0__PORT 1u
#define ProbeUART_Rx__0__SHIFT 4u
#define ProbeUART_Rx__AG CYREG_PRT1_AG
#define ProbeUART_Rx__AMUX CYREG_PRT1_AMUX
#define ProbeUART_Rx__BIE CYREG_PRT1_BIE
#define ProbeUART_Rx__BIT_MASK CYREG_PRT1_BIT_MASK
#define ProbeUART_Rx__BYP CYREG_PRT1_BYP
#define ProbeUART_Rx__CTL CYREG_PRT1_CTL
#define ProbeUART_Rx__DM0 CYREG_PRT1_DM0
#define ProbeUART_Rx__DM1 CYREG_PRT1_DM1
#define ProbeUART_Rx__DM2 CYREG_PRT1_DM2
#define ProbeUART_Rx__DR CYREG_PRT1_DR
#define ProbeUART_Rx__INP_DIS CYREG_PRT1_INP_DIS
#define ProbeUART_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ProbeUART_Rx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ProbeUART_Rx__LCD_EN CYREG_PRT1_LCD_EN
#define ProbeUART_Rx__MASK 0x10u
#define ProbeUART_Rx__PORT 1u
#define ProbeUART_Rx__PRT CYREG_PRT1_PRT
#define ProbeUART_Rx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ProbeUART_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ProbeUART_Rx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ProbeUART_Rx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ProbeUART_Rx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ProbeUART_Rx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ProbeUART_Rx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ProbeUART_Rx__PS CYREG_PRT1_PS
#define ProbeUART_Rx__SHIFT 4u
#define ProbeUART_Rx__SLW CYREG_PRT1_SLW
#define ProbeUART_RxISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProbeUART_RxISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProbeUART_RxISR__INTC_MASK 0x01u
#define ProbeUART_RxISR__INTC_NUMBER 0u
#define ProbeUART_RxISR__INTC_PRIOR_NUM 7u
#define ProbeUART_RxISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ProbeUART_RxISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProbeUART_RxISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ProbeUART_Tx__0__INTTYPE CYREG_PICU1_INTTYPE5
#define ProbeUART_Tx__0__MASK 0x20u
#define ProbeUART_Tx__0__PC CYREG_PRT1_PC5
#define ProbeUART_Tx__0__PORT 1u
#define ProbeUART_Tx__0__SHIFT 5u
#define ProbeUART_Tx__AG CYREG_PRT1_AG
#define ProbeUART_Tx__AMUX CYREG_PRT1_AMUX
#define ProbeUART_Tx__BIE CYREG_PRT1_BIE
#define ProbeUART_Tx__BIT_MASK CYREG_PRT1_BIT_MASK
#define ProbeUART_Tx__BYP CYREG_PRT1_BYP
#define ProbeUART_Tx__CTL CYREG_PRT1_CTL
#define ProbeUART_Tx__DM0 CYREG_PRT1_DM0
#define ProbeUART_Tx__DM1 CYREG_PRT1_DM1
#define ProbeUART_Tx__DM2 CYREG_PRT1_DM2
#define ProbeUART_Tx__DR CYREG_PRT1_DR
#define ProbeUART_Tx__INP_DIS CYREG_PRT1_INP_DIS
#define ProbeUART_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ProbeUART_Tx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ProbeUART_Tx__LCD_EN CYREG_PRT1_LCD_EN
#define ProbeUART_Tx__MASK 0x20u
#define ProbeUART_Tx__PORT 1u
#define ProbeUART_Tx__PRT CYREG_PRT1_PRT
#define ProbeUART_Tx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ProbeUART_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ProbeUART_Tx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ProbeUART_Tx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ProbeUART_Tx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ProbeUART_Tx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ProbeUART_Tx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ProbeUART_Tx__PS CYREG_PRT1_PS
#define ProbeUART_Tx__SHIFT 5u
#define ProbeUART_Tx__SLW CYREG_PRT1_SLW
#define ProbeUART_TxISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ProbeUART_TxISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ProbeUART_TxISR__INTC_MASK 0x02u
#define ProbeUART_TxISR__INTC_NUMBER 1u
#define ProbeUART_TxISR__INTC_PRIOR_NUM 7u
#define ProbeUART_TxISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ProbeUART_TxISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ProbeUART_TxISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* al_sonoro */
#define al_sonoro__0__INTTYPE CYREG_PICU0_INTTYPE5
#define al_sonoro__0__MASK 0x20u
#define al_sonoro__0__PC CYREG_PRT0_PC5
#define al_sonoro__0__PORT 0u
#define al_sonoro__0__SHIFT 5u
#define al_sonoro__AG CYREG_PRT0_AG
#define al_sonoro__AMUX CYREG_PRT0_AMUX
#define al_sonoro__BIE CYREG_PRT0_BIE
#define al_sonoro__BIT_MASK CYREG_PRT0_BIT_MASK
#define al_sonoro__BYP CYREG_PRT0_BYP
#define al_sonoro__CTL CYREG_PRT0_CTL
#define al_sonoro__DM0 CYREG_PRT0_DM0
#define al_sonoro__DM1 CYREG_PRT0_DM1
#define al_sonoro__DM2 CYREG_PRT0_DM2
#define al_sonoro__DR CYREG_PRT0_DR
#define al_sonoro__INP_DIS CYREG_PRT0_INP_DIS
#define al_sonoro__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define al_sonoro__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define al_sonoro__LCD_EN CYREG_PRT0_LCD_EN
#define al_sonoro__MASK 0x20u
#define al_sonoro__PORT 0u
#define al_sonoro__PRT CYREG_PRT0_PRT
#define al_sonoro__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define al_sonoro__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define al_sonoro__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define al_sonoro__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define al_sonoro__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define al_sonoro__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define al_sonoro__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define al_sonoro__PS CYREG_PRT0_PS
#define al_sonoro__SHIFT 5u
#define al_sonoro__SLW CYREG_PRT0_SLW

/* bt_rearme */
#define bt_rearme__0__INTTYPE CYREG_PICU3_INTTYPE2
#define bt_rearme__0__MASK 0x04u
#define bt_rearme__0__PC CYREG_PRT3_PC2
#define bt_rearme__0__PORT 3u
#define bt_rearme__0__SHIFT 2u
#define bt_rearme__AG CYREG_PRT3_AG
#define bt_rearme__AMUX CYREG_PRT3_AMUX
#define bt_rearme__BIE CYREG_PRT3_BIE
#define bt_rearme__BIT_MASK CYREG_PRT3_BIT_MASK
#define bt_rearme__BYP CYREG_PRT3_BYP
#define bt_rearme__CTL CYREG_PRT3_CTL
#define bt_rearme__DM0 CYREG_PRT3_DM0
#define bt_rearme__DM1 CYREG_PRT3_DM1
#define bt_rearme__DM2 CYREG_PRT3_DM2
#define bt_rearme__DR CYREG_PRT3_DR
#define bt_rearme__INP_DIS CYREG_PRT3_INP_DIS
#define bt_rearme__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define bt_rearme__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define bt_rearme__LCD_EN CYREG_PRT3_LCD_EN
#define bt_rearme__MASK 0x04u
#define bt_rearme__PORT 3u
#define bt_rearme__PRT CYREG_PRT3_PRT
#define bt_rearme__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define bt_rearme__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define bt_rearme__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define bt_rearme__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define bt_rearme__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define bt_rearme__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define bt_rearme__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define bt_rearme__PS CYREG_PRT3_PS
#define bt_rearme__SHIFT 2u
#define bt_rearme__SLW CYREG_PRT3_SLW

/* si_alerta */
#define si_alerta__0__INTTYPE CYREG_PICU0_INTTYPE4
#define si_alerta__0__MASK 0x10u
#define si_alerta__0__PC CYREG_PRT0_PC4
#define si_alerta__0__PORT 0u
#define si_alerta__0__SHIFT 4u
#define si_alerta__AG CYREG_PRT0_AG
#define si_alerta__AMUX CYREG_PRT0_AMUX
#define si_alerta__BIE CYREG_PRT0_BIE
#define si_alerta__BIT_MASK CYREG_PRT0_BIT_MASK
#define si_alerta__BYP CYREG_PRT0_BYP
#define si_alerta__CTL CYREG_PRT0_CTL
#define si_alerta__DM0 CYREG_PRT0_DM0
#define si_alerta__DM1 CYREG_PRT0_DM1
#define si_alerta__DM2 CYREG_PRT0_DM2
#define si_alerta__DR CYREG_PRT0_DR
#define si_alerta__INP_DIS CYREG_PRT0_INP_DIS
#define si_alerta__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define si_alerta__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define si_alerta__LCD_EN CYREG_PRT0_LCD_EN
#define si_alerta__MASK 0x10u
#define si_alerta__PORT 0u
#define si_alerta__PRT CYREG_PRT0_PRT
#define si_alerta__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define si_alerta__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define si_alerta__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define si_alerta__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define si_alerta__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define si_alerta__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define si_alerta__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define si_alerta__PS CYREG_PRT0_PS
#define si_alerta__SHIFT 4u
#define si_alerta__SLW CYREG_PRT0_SLW

/* si_rearme */
#define si_rearme__0__INTTYPE CYREG_PICU0_INTTYPE2
#define si_rearme__0__MASK 0x04u
#define si_rearme__0__PC CYREG_PRT0_PC2
#define si_rearme__0__PORT 0u
#define si_rearme__0__SHIFT 2u
#define si_rearme__AG CYREG_PRT0_AG
#define si_rearme__AMUX CYREG_PRT0_AMUX
#define si_rearme__BIE CYREG_PRT0_BIE
#define si_rearme__BIT_MASK CYREG_PRT0_BIT_MASK
#define si_rearme__BYP CYREG_PRT0_BYP
#define si_rearme__CTL CYREG_PRT0_CTL
#define si_rearme__DM0 CYREG_PRT0_DM0
#define si_rearme__DM1 CYREG_PRT0_DM1
#define si_rearme__DM2 CYREG_PRT0_DM2
#define si_rearme__DR CYREG_PRT0_DR
#define si_rearme__INP_DIS CYREG_PRT0_INP_DIS
#define si_rearme__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define si_rearme__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define si_rearme__LCD_EN CYREG_PRT0_LCD_EN
#define si_rearme__MASK 0x04u
#define si_rearme__PORT 0u
#define si_rearme__PRT CYREG_PRT0_PRT
#define si_rearme__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define si_rearme__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define si_rearme__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define si_rearme__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define si_rearme__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define si_rearme__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define si_rearme__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define si_rearme__PS CYREG_PRT0_PS
#define si_rearme__SHIFT 2u
#define si_rearme__SLW CYREG_PRT0_SLW

/* se_indut_motor */
#define se_indut_motor__0__INTTYPE CYREG_PICU1_INTTYPE2
#define se_indut_motor__0__MASK 0x04u
#define se_indut_motor__0__PC CYREG_PRT1_PC2
#define se_indut_motor__0__PORT 1u
#define se_indut_motor__0__SHIFT 2u
#define se_indut_motor__AG CYREG_PRT1_AG
#define se_indut_motor__AMUX CYREG_PRT1_AMUX
#define se_indut_motor__BIE CYREG_PRT1_BIE
#define se_indut_motor__BIT_MASK CYREG_PRT1_BIT_MASK
#define se_indut_motor__BYP CYREG_PRT1_BYP
#define se_indut_motor__CTL CYREG_PRT1_CTL
#define se_indut_motor__DM0 CYREG_PRT1_DM0
#define se_indut_motor__DM1 CYREG_PRT1_DM1
#define se_indut_motor__DM2 CYREG_PRT1_DM2
#define se_indut_motor__DR CYREG_PRT1_DR
#define se_indut_motor__INP_DIS CYREG_PRT1_INP_DIS
#define se_indut_motor__INTSTAT CYREG_PICU1_INTSTAT
#define se_indut_motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define se_indut_motor__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define se_indut_motor__LCD_EN CYREG_PRT1_LCD_EN
#define se_indut_motor__MASK 0x04u
#define se_indut_motor__PORT 1u
#define se_indut_motor__PRT CYREG_PRT1_PRT
#define se_indut_motor__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define se_indut_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define se_indut_motor__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define se_indut_motor__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define se_indut_motor__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define se_indut_motor__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define se_indut_motor__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define se_indut_motor__PS CYREG_PRT1_PS
#define se_indut_motor__SHIFT 2u
#define se_indut_motor__SLW CYREG_PRT1_SLW
#define se_indut_motor__SNAP CYREG_PICU1_SNAP
#define se_indut_motor_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define se_indut_motor_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define se_indut_motor_int__INTC_MASK 0x20u
#define se_indut_motor_int__INTC_NUMBER 5u
#define se_indut_motor_int__INTC_PRIOR_NUM 7u
#define se_indut_motor_int__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define se_indut_motor_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define se_indut_motor_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* se_indut_porta */
#define se_indut_porta__0__INTTYPE CYREG_PICU2_INTTYPE7
#define se_indut_porta__0__MASK 0x80u
#define se_indut_porta__0__PC CYREG_PRT2_PC7
#define se_indut_porta__0__PORT 2u
#define se_indut_porta__0__SHIFT 7u
#define se_indut_porta__AG CYREG_PRT2_AG
#define se_indut_porta__AMUX CYREG_PRT2_AMUX
#define se_indut_porta__BIE CYREG_PRT2_BIE
#define se_indut_porta__BIT_MASK CYREG_PRT2_BIT_MASK
#define se_indut_porta__BYP CYREG_PRT2_BYP
#define se_indut_porta__CTL CYREG_PRT2_CTL
#define se_indut_porta__DM0 CYREG_PRT2_DM0
#define se_indut_porta__DM1 CYREG_PRT2_DM1
#define se_indut_porta__DM2 CYREG_PRT2_DM2
#define se_indut_porta__DR CYREG_PRT2_DR
#define se_indut_porta__INP_DIS CYREG_PRT2_INP_DIS
#define se_indut_porta__INTSTAT CYREG_PICU2_INTSTAT
#define se_indut_porta__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define se_indut_porta__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define se_indut_porta__LCD_EN CYREG_PRT2_LCD_EN
#define se_indut_porta__MASK 0x80u
#define se_indut_porta__PORT 2u
#define se_indut_porta__PRT CYREG_PRT2_PRT
#define se_indut_porta__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define se_indut_porta__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define se_indut_porta__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define se_indut_porta__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define se_indut_porta__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define se_indut_porta__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define se_indut_porta__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define se_indut_porta__PS CYREG_PRT2_PS
#define se_indut_porta__SHIFT 7u
#define se_indut_porta__SLW CYREG_PRT2_SLW
#define se_indut_porta__SNAP CYREG_PICU2_SNAP
#define se_indut_porta_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define se_indut_porta_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define se_indut_porta_int__INTC_MASK 0x40u
#define se_indut_porta_int__INTC_NUMBER 6u
#define se_indut_porta_int__INTC_PRIOR_NUM 7u
#define se_indut_porta_int__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define se_indut_porta_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define se_indut_porta_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "BCC722-RTOS-MOINHO"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E120069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
