# Verilog-linter
Python project that takes in a verilog file through comman line arguments and checks for viloations such as uninitialized variables
