To create TX and Rx modules for UART protocol in VHDL. Intial version will be "No Parity" and supports BaudRates of 9600,19200,38400,115200,230400.
