# Reading C:/modeltech64_10.2e/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.2e Jun 20 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {p4ej3_tb.fdo}
# Model Technology ModelSim SE-64 vcom 10.2e Compiler 2014.06 Jun 20 2014
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity Memoria
# -- Compiling architecture BEHAVIORAL of Memoria
# Model Technology ModelSim SE-64 vcom 10.2e Compiler 2014.06 Jun 20 2014
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VCOMPONENTS
# -- Compiling entity Memoria_MUSER_p4ej3
# -- Compiling architecture BEHAVIORAL of Memoria_MUSER_p4ej3
# -- Compiling entity p4ej3
# -- Compiling architecture BEHAVIORAL of p4ej3
# Model Technology ModelSim SE-64 vcom 10.2e Compiler 2014.06 Jun 20 2014
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VCOMPONENTS
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity p4ej3_tb
# -- Compiling architecture testbench_arch of p4ej3_tb
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.p4ej3_tb
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading unisim.vcomponents
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.p4ej3_tb(testbench_arch)#1
# Loading work.p4ej3(behavioral)#1
# Loading work.memoria_muser_p4ej3(behavioral)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.rom32x1(rom32x1_v)#1
# Loading unisim.fdc(fdc_v)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
# Break key hit
# Break in Process line__55 at G:/--/Fundamentos de los Computadores/Prácticas/Practica 4(final)/Testbenches/p4ej3_tb.vhd line 61
