$date
	Tue Oct 07 13:53:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcdadd_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 4 ( s [3:0] $end
$var wire 5 ) rawsum [4:0] $end
$var wire 4 * corrsum [3:0] $end
$var wire 1 + correction $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
b110 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10
b1000 !
b1000 (
b1110 *
b101 $
b101 '
b1000 )
b11 #
b11 &
#20
b1001 !
b1001 (
b1111 *
b1001 )
1%
#30
b1 !
b1 (
b1 *
0%
b1 $
b1 '
1"
1+
b1011 )
b1010 #
b1010 &
#40
b100 !
b100 (
b100 *
1%
b1110 )
b11 $
b11 '
#100
