Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Nov 25 23:27:24 2019
| Host         : GCS running 64-bit unknown
| Command      : report_timing -file /home/gsaied/Desktop/verilog_rtl/image_conv/timing.rpt
| Design       : rom_wrapper
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 rom_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_out[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  rom_out_reg[0][0]/C
                         FDRE (Prop_fdre_C_Q)         0.226     0.226 r  rom_out_reg[0][0]/Q
                         net (fo=1, unplaced)         0.434     0.660    rom_out[0]_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     2.534 r  rom_out[0][0]_INST_0/O
                         net (fo=0)                   0.000     2.534    rom_out[0][0]
                                                                      r  rom_out[0][0] (OUT)
  -------------------------------------------------------------------    -------------------




