
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== store_unit ===

   Number of wires:                135
   Number of wire bits:           1041
   Number of public wires:          50
   Number of public wire bits:     770
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $and                            2
     $anyseq                         6
     $dff                            6
     $eq                            43
     $ge                             1
     $le                             1
     $logic_and                      4
     $logic_not                      4
     $mux                           30
     $not                            1
     $pmux                           8
     $reduce_bool                    2
     $reduce_or                     17
     amo_buffer                      1
     store_buffer                    1

=== store_buffer ===

   Number of wires:                235
   Number of wire bits:          16398
   Number of public wires:          47
   Number of public wire bits:    1491
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                219
     $add                           30
     $and                           14
     $anyseq                         2
     $dff                            9
     $eq                             9
     $logic_and                      9
     $logic_not                      4
     $logic_or                       5
     $lt                             9
     $mul                            4
     $mux                           71
     $ne                             2
     $not                            9
     $or                             8
     $reduce_or                      1
     $shiftx                         7
     $shl                           15
     $sub                           11

=== shift_reg ===

   Number of wires:                  6
   Number of wire bits:            406
   Number of public wires:           4
   Number of public wire bits:     204
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            1
     $mux                            2

=== lsu_bypass ===

   Number of wires:                 60
   Number of wire bits:           3654
   Number of public wires:          14
   Number of public wire bits:     352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                            7
     $and                            4
     $dff                            4
     $logic_and                      1
     $logic_not                      1
     $mul                            2
     $mux                           18
     $not                            3
     $or                             3
     $reduce_or                      2
     $shiftx                         1
     $shl                            4
     $sub                            2

=== load_store_unit ===

   Number of wires:                106
   Number of wire bits:           2529
   Number of public wires:          76
   Number of public wire bits:    2394
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $add                            1
     $anyseq                         5
     $dff                            1
     $eq                            33
     $logic_not                      3
     $mux                            7
     $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit      1
     $pmux                           6
     $reduce_or                      5
     lsu_bypass                      1
     shift_reg                       2
     store_unit                      1

=== cva6_processor_shim ===

   Number of wires:                958
   Number of wire bits:          16887
   Number of public wires:          95
   Number of public wire bits:    4255
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                943
     $add                            4
     $and                            1
     $anyseq                       112
     $dff                           79
     $eq                           138
     $logic_and                      4
     $logic_not                     10
     $lt                             2
     $mux                          232
     $ne                            71
     $not                           39
     $or                             1
     $pmux                          98
     $reduce_and                    70
     $reduce_bool                    9
     $reduce_or                     65
     $shl                            1
     $shr                            2
     $sub                            3
     $xor                            1
     cva6_lsu_shim                   1

=== cva6_lsu_shim ===

   Number of wires:                105
   Number of wire bits:           2609
   Number of public wires:          60
   Number of public wire bits:    2009
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 55
     $dff                            9
     $eq                             5
     $mux                           30
     $ne                             2
     $not                            1
     $reduce_and                     3
     $reduce_bool                    4
     load_store_unit                 1

=== cva6_lsu_formal ===

   Number of wires:                166
   Number of wire bits:           5378
   Number of public wires:          38
   Number of public wire bits:    4566
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add                            3
     $anyconst                       4
     $anyseq                        25
     $assert                         1
     $assume                        11
     $dff                           13
     $eq                            24
     $gt                             1
     $le                             1
     $logic_and                     12
     $logic_not                      4
     $logic_or                       3
     $lt                             2
     $mux                           47
     $ne                             4
     $pmux                           2
     $reduce_and                     2
     cva6_processor_shim             2

=== amo_buffer ===

   Number of wires:                 17
   Number of wire bits:            425
   Number of public wires:          16
   Number of public wire bits:     424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            2

=== $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit ===

   Number of wires:                129
   Number of wire bits:            880
   Number of public wires:          46
   Number of public wire bits:     703
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                            1
     $and                            1
     $dff                            6
     $eq                            46
     $logic_and                      5
     $logic_not                      3
     $mux                           45
     $ne                             1
     $not                            1
     $or                             1
     $pmux                           7
     $reduce_or                     14
     $shiftx                         1
     $shr                            1

=== design hierarchy ===

   cva6_lsu_formal                   1
     cva6_processor_shim             2
       cva6_lsu_shim                 1
         load_store_unit             1
           $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit      1
           lsu_bypass                1
           shift_reg                 2
           store_unit                1
             amo_buffer              1
             store_buffer            1

   Number of wires:               3680
   Number of wire bits:          95848
   Number of public wires:         862
   Number of public wire bits:   30178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3347
     $add                           89
     $and                           48
     $anyconst                       4
     $anyseq                       275
     $assert                         1
     $assume                        11
     $dff                          245
     $eq                           572
     $ge                             2
     $gt                             1
     $le                             3
     $logic_and                     58
     $logic_not                     54
     $logic_or                      13
     $lt                            24
     $mul                           12
     $mux                          921
     $ne                           156
     $not                          108
     $or                            26
     $pmux                         240
     $reduce_and                   148
     $reduce_bool                   30
     $reduce_or                    208
     $shiftx                        18
     $shl                           40
     $shr                            6
     $sub                           32
     $xor                            2

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit.
Creating SMT-LIBv2 representation of module amo_buffer.
Creating SMT-LIBv2 representation of module lsu_bypass.
Creating SMT-LIBv2 representation of module shift_reg.
Creating SMT-LIBv2 representation of module store_buffer.
Creating SMT-LIBv2 representation of module store_unit.
Creating SMT-LIBv2 representation of module load_store_unit.
Creating SMT-LIBv2 representation of module cva6_lsu_shim.
Creating SMT-LIBv2 representation of module cva6_processor_shim.
Creating SMT-LIBv2 representation of module cva6_lsu_formal.

End of script. Logfile hash: f162fa2500, CPU: user 0.33s system 0.03s, MEM: 17.40 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 80% 2x write_smt2 (0 sec), 17% 2x read_ilang (0 sec), ...
