Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun 28 02:29:25 2024
| Host         : LAPTOP-OPB3COO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spi_byte_timing_summary_routed.rpt -pb spi_byte_timing_summary_routed.pb -rpx spi_byte_timing_summary_routed.rpx -warn_on_violation
| Design       : spi_byte
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sysClk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   59          inf        0.000                      0                   59           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.788ns  (logic 4.035ns (41.221%)  route 5.753ns (58.779%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE                         0.000     0.000 r  LED1_reg/C
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED1_reg/Q
                         net (fo=1, routed)           5.753     6.209    LED1_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.579     9.788 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     9.788    LED1
    V10                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 1.612ns (23.352%)  route 5.291ns (76.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.477     6.903    byte_if/data
    SLICE_X86Y108        FDRE                                         r  byte_if/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 1.612ns (23.352%)  route 5.291ns (76.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.477     6.903    byte_if/data
    SLICE_X86Y108        FDRE                                         r  byte_if/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 1.612ns (23.352%)  route 5.291ns (76.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.477     6.903    byte_if/data
    SLICE_X86Y108        FDRE                                         r  byte_if/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 1.612ns (23.352%)  route 5.291ns (76.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.477     6.903    byte_if/data
    SLICE_X86Y108        FDRE                                         r  byte_if/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 1.612ns (23.814%)  route 5.157ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.343     6.769    byte_if/data
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 1.612ns (23.814%)  route 5.157ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.343     6.769    byte_if/data
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 1.612ns (23.814%)  route 5.157ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.343     6.769    byte_if/data
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 1.612ns (23.814%)  route 5.157ns (76.186%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.814     6.302    byte_if/usrReset_IBUF
    SLICE_X88Y107        LUT2 (Prop_lut2_I1_O)        0.124     6.426 r  byte_if/data[7]_i_1/O
                         net (fo=8, routed)           0.343     6.769    byte_if/data
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usrReset
                            (input port)
  Destination:            byte_if/MISOr_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 1.736ns (26.166%)  route 4.898ns (73.834%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  usrReset (IN)
                         net (fo=0)                   0.000     0.000    usrReset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  usrReset_IBUF_inst/O
                         net (fo=6, routed)           4.497     5.985    byte_if/usrReset_IBUF
    SLICE_X89Y107        LUT4 (Prop_lut4_I3_O)        0.124     6.109 r  byte_if/MISOr_i_2/O
                         net (fo=1, routed)           0.401     6.510    byte_if/MISOr
    SLICE_X89Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.634 r  byte_if/MISOr_i_1/O
                         net (fo=1, routed)           0.000     6.634    byte_if/MISOr_i_1_n_0
    SLICE_X89Y108        FDRE                                         r  byte_if/MISOr_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 byte_if/SCLKr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/SCLKr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  byte_if/SCLKr_reg[0]/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  byte_if/SCLKr_reg[0]/Q
                         net (fo=1, routed)           0.053     0.181    byte_if/SCLKr_reg_n_0_[0]
    SLICE_X89Y108        FDRE                                         r  byte_if/SCLKr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/SSr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/SSr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  byte_if/SSr_reg[0]/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  byte_if/SSr_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    byte_if/SSr[0]
    SLICE_X89Y108        FDRE                                         r  byte_if/SSr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/MISOr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[7]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  byte_if/data_reg[7]/Q
                         net (fo=1, routed)           0.051     0.215    byte_if/data_reg_n_0_[7]
    SLICE_X89Y108        LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  byte_if/MISOr_i_1/O
                         net (fo=1, routed)           0.000     0.260    byte_if/MISOr_i_1_n_0
    SLICE_X89Y108        FDRE                                         r  byte_if/MISOr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/rx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.375%)  route 0.103ns (38.625%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[1]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  byte_if/data_reg[1]/Q
                         net (fo=2, routed)           0.103     0.267    byte_if/rx_next[2]
    SLICE_X87Y108        FDRE                                         r  byte_if/rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/rx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.164ns (60.672%)  route 0.106ns (39.328%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[0]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  byte_if/data_reg[0]/Q
                         net (fo=2, routed)           0.106     0.270    byte_if/rx_next[1]
    SLICE_X87Y108        FDRE                                         r  byte_if/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/rx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[3]/C
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  byte_if/data_reg[3]/Q
                         net (fo=2, routed)           0.129     0.270    byte_if/rx_next[4]
    SLICE_X87Y108        FDRE                                         r  byte_if/rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/rx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.006%)  route 0.130ns (47.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[4]/C
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  byte_if/data_reg[4]/Q
                         net (fo=2, routed)           0.130     0.271    byte_if/rx_next[5]
    SLICE_X87Y108        FDRE                                         r  byte_if/rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/SCLKr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.235%)  route 0.123ns (39.765%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  byte_if/SCLKr_reg[2]/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  byte_if/SCLKr_reg[2]/Q
                         net (fo=16, routed)          0.123     0.264    byte_if/p_0_in[1]
    SLICE_X88Y108        LUT6 (Prop_lut6_I4_O)        0.045     0.309 r  byte_if/data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.309    byte_if/data[6]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/SCLKr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  byte_if/SCLKr_reg[2]/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  byte_if/SCLKr_reg[2]/Q
                         net (fo=16, routed)          0.125     0.266    byte_if/p_0_in[1]
    SLICE_X88Y108        LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  byte_if/data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    byte_if/data[1]_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  byte_if/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 byte_if/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            byte_if/rx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.881%)  route 0.165ns (50.119%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  byte_if/data_reg[6]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  byte_if/data_reg[6]/Q
                         net (fo=2, routed)           0.165     0.329    byte_if/rx_next[7]
    SLICE_X87Y108        FDRE                                         r  byte_if/rx_reg[7]/D
  -------------------------------------------------------------------    -------------------





