#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Feb  4 19:01:27 2026
# Process ID         : 2423090
# Current directory  : /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04
# Command line       : vivado -mode batch -source /home/kshan/rvx_repos/npx-fpga-sdk/rvx_devkit/env/xilinx/implement.tcl
# Log file           : /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/vivado.log
# Journal file       : /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/vivado.jou
# Running On         : localhost.localdomain
# Platform           : RedHatEnterprise
# Operating System   : Red Hat Enterprise Linux release 8.10 (Ootpa)
# Processor Detail   : Intel(R) Xeon(R) Gold 6434
# CPU Frequency      : 3975.684 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 1079111 MB
# Swap memory        : 68719 MB
# Total Virtual      : 1147830 MB
# Available Virtual  : 1130976 MB
#-----------------------------------------------------------
source /home/kshan/rvx_repos/npx-fpga-sdk/rvx_devkit/env/xilinx/implement.tcl
# set define_list {}
# set verilog_module_list {}
# set verilog_include_list {}
# set vhdl_module_list {}
# set vhdl_include_list {}
# set presyn_list {}
# set edf_list {}
# set xci_list {}
# set ucf_list {}
# source ./set_path.tcl
## set RVX_ENV /home/kshan/rvx_repos/npx-fpga-sdk/rvx_devkit/env
## set PLATFORM_DIR /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1
## set FPGA_NAME genesys2-eb
## set FPGA_DEPENDENT_DIR /home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb
## set RVX_HWLIB_HOME /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib
## set RVX_SPECIAL_IP_HOME /home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip
## set MUNOC_HW_HOME /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc
## set DCA_HW_HOME /home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca
# source ./set_design.tcl
## set FPGA_NAME genesys2-eb
## set GENERATED_TOP_MODULE STARC_VERA1_FPGA
## set USER_TOP_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/set_top_module.tcl
## set USER_COMMON_TOP_FILE ${PLATFORM_DIR}/user/fpga/common/set_top_module.tcl
## if {[file exist ${USER_TOP_FILE}]} {
## 	source ${USER_TOP_FILE}
## } elseif {[file exist ${USER_COMMON_TOP_FILE}]} {
## 	source ${USER_COMMON_TOP_FILE}
## } else {
## 	set TOP_MODULE ${GENERATED_TOP_MODULE}
## }
## set PROJECT_NAME [string tolower ${TOP_MODULE}]
## set BIT_FILE_NAME ${PROJECT_NAME}.${FPGA_NAME}
## set IMP_MODE release
# source ${RVX_ENV}/xilinx/__set_env.tcl
## source ${RVX_ENV}/xilinx/util.tcl
### proc glob_wo_error { pattern } {
### 	if [ catch { set temp [glob $pattern] } msg ] {
### 		set result {}
### 	} else {
### 		set result $temp
### 	}
### 	return $result
### }
### proc concat_file_list { conv_list pattern} {
### 	return [concat $conv_list [glob_wo_error $pattern]]
### }
### proc touch { path } {
### 	if {[file exist $path]==0} {
### 		close [open $path w]
### 	}
### }
## set ENV_DIR ${RVX_ENV}/xilinx
## set CURRENT_DIR [pwd]
## set IMP_RESULT_DIR ${CURRENT_DIR}/imp_result
## set ILA_RESULT_DIR ${CURRENT_DIR}/ila
## set SYN_ENV_FILE ./set_fpga_syn_env.tcl
## set SYN_COMMON_LIB_ENV_FILE ${RVX_HWLIB_HOME}/lib_fpga/env/set_syn_env.tcl
## set SYN_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_syn_env.tcl
## set IMP_ENV_FILE ./set_fpga_imp_env.tcl
## set IMP_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_imp_env.tcl
## set TOOL_OPTION_FILE ./set_tool_option.tcl
## set MANUAL_SYN_IMPDIR_FILE ./syn_manually.tcl
## set MANUAL_PNR_IMPDIR_FILE ./pnr_manually.tcl
## set MANUAL_SYN_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/syn_manually.tcl
## set MANUAL_PNR_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/pnr_manually.tcl
# if {[file exist ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit]} {
# 	puts "\[INFO\] Bit file already exists. Please clean if you want to rerun\n\n"
# 	exit 0
# }
# if {[file exist ${IMP_RESULT_DIR}/${PROJECT_NAME}.xpr]} {
# 	open_project ${IMP_RESULT_DIR}/${PROJECT_NAME}
# } else {
# 	source ${RVX_ENV}/xilinx/__make_project.tcl
# }
## if {[file exist ${IMP_RESULT_DIR}]} {
## 	file delete -force ${IMP_RESULT_DIR}
## }
## file mkdir ${IMP_RESULT_DIR}
## create_project ${IMP_RESULT_DIR}/${PROJECT_NAME}
## source ./set_fpga.tcl
### set FPGA_PART xc7k325tffg900-2
### set FLASH_INTERFACE_TYPE spix4
### lappend define_list FLASH_BASE_ADDR=32'haf0000
## set_property part ${FPGA_PART} [current_project]
## lappend define_list FPGA_IMP
## source ${SYN_ENV_FILE}
### source ${PLATFORM_DIR}/arch/rtl/env/set_rtl_syn_env.tcl
#### source ${RVX_HWLIB_HOME}/lib_rtl/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/itf/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/lpi/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/memory/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/amba/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/asynch/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/etc/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/external/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/fault/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/float/*.v]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_rtl/src/tilelink/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/lib_rtl/include
#### source ${MUNOC_HW_HOME}/env/add_syn_source.tcl
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/munoc/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/munoc/include
#### source ${RVX_HWLIB_HOME}/peripheral/platform_controller/env/add_syn_source.tcl
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/jtag_controller/src/*.v]]
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/platform_controller/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/jtag_controller/include
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/platform_controller/include
#### source ${RVX_HWLIB_HOME}/peripheral/core_peri_group/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/core_peri_group/src/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/core_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/common_peri_group/env/add_syn_source.tcl
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/common_peri_group/src/*.v]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/common_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/external_peri_group/env/add_syn_source.tcl
##### source ${RVX_HWLIB_HOME}/peripheral/uart/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/uart/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/uart/include
##### source ${RVX_HWLIB_HOME}/peripheral/spi/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/spi/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/spi/include
##### source ${RVX_HWLIB_HOME}/peripheral/i2c/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/i2c/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/i2c/include
##### source ${RVX_HWLIB_HOME}/peripheral/gpio/env/add_syn_source.tcl
###### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/gpio/src/*.v]]
###### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/gpio/include
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/external_peri_group/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/external_peri_group/include
#### source ${RVX_HWLIB_HOME}/peripheral/mmiox/env/add_syn_source.tcl
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/mmiox/include
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/peripheral/mmiox/src/*.v]
#### source ${RVX_HWLIB_HOME}/core/rocket_big/env/add_syn_source.tcl
##### set vhdl_module_list [concat_file_list $vhdl_module_list ${RVX_HWLIB_HOME}/core/rocket_big/src/*.{vhd,vhdl}]
##### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/core/rocket_big/src/*.v]
##### lappend define_list SYNTHESIS
#### source ${RVX_HWLIB_HOME}/peripheral/checker/env/add_syn_source.tcl
##### set verilog_module_list [concat $verilog_module_list [glob ${RVX_HWLIB_HOME}/peripheral/checker/src/*.v]]
##### lappend verilog_include_list ${RVX_HWLIB_HOME}/peripheral/checker/include
#### set DCA_SOURCE_FILE ${DCA_HW_HOME}/env/add_syn_source.tcl
#### if {[file exist ${DCA_SOURCE_FILE}]} {
#### 	source ${DCA_SOURCE_FILE}
#### }
##### set verilog_module_list [concat_file_list $verilog_module_list ${DCA_HW_HOME}/src//*.v]
##### lappend verilog_include_list ${DCA_HW_HOME}/include
#### set verilog_module_list [concat $verilog_module_list [glob ${PLATFORM_DIR}/arch/rtl/src/*.v]]
#### lappend verilog_include_list ${PLATFORM_DIR}/arch/rtl/include
### set verilog_module_list [concat_file_list $verilog_module_list ./src/*.v]
### lappend verilog_include_list ./include
### set vhdl_module_list [concat_file_list $vhdl_module_list ./src/*.{vhd,vhdl}]
### lappend xci_list ${PLATFORM_DIR}/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32.xci
### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.v]
### lappend verilog_include_list ${PLATFORM_DIR}/user/fpga/common/include
### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.{vhd,vhdl}]
### set USER_RTL_SYN_ENV_FILE ${PLATFORM_DIR}/user/env/set_rtl_syn_env.tcl
### if {[file exist ${USER_RTL_SYN_ENV_FILE}]} {
### 	source ${USER_RTL_SYN_ENV_FILE}
### }
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/rtl/src/*.v]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/rtl/src/*/*.v]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/rtl/src/*.sv]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/rtl/src/*/*.sv]
#### lappend verilog_include_list ${PLATFORM_DIR}/user/rtl/include
#### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/rtl/src/*.{vhd,vhdl}]
#### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/rtl/src/*/*.{vhd,vhdl}]
### set USER_FPGA_SYN_ENV_FILE ${PLATFORM_DIR}/user/env/set_fpga_syn_env.tcl
### if {[file exist ${USER_FPGA_SYN_ENV_FILE}]} {
### 	source ${USER_FPGA_SYN_ENV_FILE}
### }
#### set xci_list [concat_file_list $xci_list ${PLATFORM_DIR}/user/fpga/common/xci/*/*.{xci,xcix}]
#### set xci_list [concat_file_list $xci_list ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/xci/*/*.{xci,xcix}]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.v]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.sv]
#### lappend verilog_include_list ${PLATFORM_DIR}/user/fpga/common/include
#### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/fpga/common/src/*.{vhd,vhdl}]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/src/*.v]
#### set verilog_module_list [concat_file_list $verilog_module_list ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/src/*.sv]
#### lappend verilog_include_list ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/include
#### set vhdl_module_list [concat_file_list $vhdl_module_list ${PLATFORM_DIR}/user/fpga/common/${FPGA_NAME}/*.{vhd,vhdl}]
## source ${SYN_COMMON_LIB_ENV_FILE}
### set verilog_module_list [concat_file_list $verilog_module_list ${RVX_HWLIB_HOME}/lib_fpga/common/src/*.v]
### lappend verilog_include_list ${RVX_HWLIB_HOME}/lib_fpga/common/include
## source ${SYN_LIB_ENV_FILE}
### set verilog_module_list [concat_file_list $verilog_module_list ${FPGA_DEPENDENT_DIR}/src/*.v]
### lappend verilog_include_list ${FPGA_DEPENDENT_DIR}/include
## if [string equal $IMP_MODE "debug"] {
## 	puts "\[INFO\] ILA is used"
## 	lappend define_list USE_ILA
## 	lappend verilog_include_list ${ILA_RESULT_DIR}
## } else {
## 	puts "\[INFO\] ILA is NOT used"
## }
[INFO] ILA is NOT used
## foreach verilog_module $verilog_module_list {
## 	read_verilog $verilog_module
## }
## foreach vhdl_module $vhdl_module_list {
## 	read_vhdl -vhdl2008 $vhdl_module
## }
## foreach edf_file $edf_list {
## 	read_edif $edf_file
## }
## foreach xci_module $xci_list {
## 	read_ip $xci_module
## }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kshan/Xilinx/2025.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
## foreach script [glob_wo_error ${PLATFORM_DIR}/user/fpga/common/xci/generate_*.tcl] {
## 	file copy -force $script ./xci
## }
## set include_list [concat $verilog_include_list $vhdl_include_list]
## puts $include_list
/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/core_peri_group/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/common_peri_group/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/spi/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/i2c/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/gpio/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/external_peri_group/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/mmiox/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/checker/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/include /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/include ./include /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/user/fpga/common/include /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/user/rtl/include /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/user/fpga/common/include /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/user/fpga/genesys2-eb/include /home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_fpga/common/include /home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include
## set_property include_dirs $include_list [current_fileset]
## set_property verilog_define $define_list [current_fileset]
## touch ${IMP_RESULT_DIR}/read_source
## puts [format "\[INFO\] TOP MODULE: %s" ${TOP_MODULE}]
[INFO] TOP MODULE: STARC_VERA1_FPGA
## set_property top ${TOP_MODULE} [current_fileset]
## foreach script [glob_wo_error ./xci/generate_*.tcl] {
## 	source $script
## }
### if {[file exist ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci]==0} {
### 	create_ip -force -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name xilinx_clock_pll_0 -dir ./xci
### 	set_property CONFIG.PRIMARY_PORT clk_in1 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.PRIM_IN_FREQ 200.0 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.PRIM_SOURCE Differential_clock_capable_pin [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_diff_clock [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.USE_LOCKED false [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.USE_RESET false [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT1_USED true [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLK_OUT1_PORT clk_100000000 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT1_REQUESTED_OUT_FREQ 100.0 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT2_USED true [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLK_OUT2_PORT clk_200000000 [get_ips xilinx_clock_pll_0]
### 	set_property CONFIG.CLKOUT2_REQUESTED_OUT_FREQ 200.0 [get_ips xilinx_clock_pll_0]
### } else {
### 	read_ip ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci
### }
INFO: [Device 21-403] Loading part xc7k325tffg900-2
### if {[file exist ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v]==0} {
### 	synth_ip -quiet ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xci
### } else {
### 	read_verilog ./xci/xilinx_clock_pll_0/xilinx_clock_pll_0_stub.v
### }
## set ILA_GEN_FILE ${ILA_RESULT_DIR}/generate_ila.tcl
## if [string equal $IMP_MODE "debug"] {
## 	if {[file exist ${ILA_GEN_FILE}]} {
## 		source ${ILA_GEN_FILE}
## 	} else {
## 		puts "\[WARNING\] No ILA is generated"
## 	}
## }
## foreach xci_module [get_ips] {
## 	upgrade_ip -quiet $xci_module
## 	synth_ip -quiet $xci_module
## }
## touch ${IMP_RESULT_DIR}/syn_xci
## synth_design -rtl
Command: synth_design -rtl
Starting synth_design
Using part: xc7k325tffg900-2
Top: STARC_VERA1_FPGA
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4542.910 ; gain = 0.000 ; free physical = 740279 ; free virtual = 1066096
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:129]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:130]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:131]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_0' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:133]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:93]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_3' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:94]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1_FPGA' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/src/starc_vera1_fpga.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/src/starc_vera1_fpga.v:72]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/home/kshan/Xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165504]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000e+00 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/home/kshan/Xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165504]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/src/starc_vera1.v:27]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1_RTL' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/src/starc_vera1_rtl.v:27]
INFO: [Synth 8-6157] synthesizing module 'DCA_NEUGEMM_MMIOX_MLSU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_neugemm_mmiox_mlsu.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_20' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_FIFO' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 4 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_FIFO' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_07' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_07.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_SPLITER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_spliter.v:27]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_BARREL_SHIFTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_ITERATOR' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_iterator.v:22]
	Parameter BW_NUM_ROW bound to: 29 - type: integer 
	Parameter BW_NUM_COL bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_ITERATOR' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_iterator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_SPLITER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_spliter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_07' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_07.v:28]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE3' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type3.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter BW_MOVE_DATA bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type1.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter BW_MOVE_DATA bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TEMPLATE' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_template.v:21]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TEMPLATE' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_template.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE3' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type3.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_LOAD2MREG' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:24]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:124]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_LOAD2MREG' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE5' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type5.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE5' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type5.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_MREG2STORE' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:24]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:122]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_MREG2STORE' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_CONSTANT' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_constant.v:22]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_CONSTANT' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_constant.v:22]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_28' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_28.v:26]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_18' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_18.v:24]
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_18' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_18.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_24' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:25]
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_PIPELINED_MULTIPLIER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_pipelined_multiplier.v:23]
	Parameter BW_INPUT bound to: 32 - type: integer 
	Parameter BW_OUTPUT bound to: 64 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MULTIPLIER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
	Parameter BW_MULTIPLICAND bound to: 32 - type: integer 
	Parameter BW_MULTIPLIER bound to: 9 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MULTIPLIER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MULTIPLIER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
	Parameter BW_MULTIPLICAND bound to: 32 - type: integer 
	Parameter BW_MULTIPLIER bound to: 8 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MULTIPLIER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_PIPELINED_MULTIPLIER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_pipelined_multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_24' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 2 - type: integer 
	Parameter DCA_GPARA_2 bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 1 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 9 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized2' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized2' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 3 - type: integer 
	Parameter DCA_GPARA_2 bound to: 3 - type: integer 
	Parameter DCA_GPARA_0 bound to: 1 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 2 - type: integer 
	Parameter DCA_GPARA_2 bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized4' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized4' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized2' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 3 - type: integer 
	Parameter DCA_GPARA_2 bound to: 3 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized2' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_28' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_28.v:26]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_05' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:27]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_05' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:27]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_20' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:28]
INFO: [Synth 8-6155] done synthesizing module 'DCA_NEUGEMM_MMIOX_MLSU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_neugemm_mmiox_mlsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'RVC_ROCKET_BIG' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/rvc_rocket_big.v:24]
	Parameter ENABLE_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RocketTile.v:3]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_7' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLXbar_7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_7' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLXbar_7.v:3]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntXbar_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntXbar_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCache' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier.v:3]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PMPChecker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PMPChecker.v:3]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MaxPeriodFibonacciLFSR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MaxPeriodFibonacciLFSR.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCacheDataArray' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCacheDataArray.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCacheDataArray.v:3]
INFO: [Synth 8-6157] synthesizing module 'AMOALU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/AMOALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AMOALU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/AMOALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DCache' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3]
INFO: [Synth 8-6157] synthesizing module 'Frontend' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Frontend.v:4]
INFO: [Synth 8-6157] synthesizing module 'ICache' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ICache.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ICache' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ICache.v:3]
INFO: [Synth 8-6157] synthesizing module 'ShiftQueue' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ShiftQueue.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ShiftQueue' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ShiftQueue.v:3]
INFO: [Synth 8-6157] synthesizing module 'TLB_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLB_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLB_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLB_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'BTB' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Frontend' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Frontend.v:4]
INFO: [Synth 8-6157] synthesizing module 'FPU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPUDecoder' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPUDecoder' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPUFMAPipe' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUFMAPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNPipe' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_preMul' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_preMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_preMul' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_preMul.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_postMul' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_postMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_postMul' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_postMul.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNPipe' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNPipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPUFMAPipe' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUFMAPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPToInt' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToInt.v:3]
INFO: [Synth 8-6157] synthesizing module 'CompareRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CompareRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CompareRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CompareRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RecFNToIN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RecFNToIN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToIN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RecFNToIN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPToInt' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToInt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IntToFP' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/INToRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/INToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IntToFP' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPToFP' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToFP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPToFP' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFN_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFN_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFNToRaw_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFNToRaw_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRawFN_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRawFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRawFN_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRawFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFNToRaw_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFNToRaw_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFN_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'HellaCacheArbiter' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/HellaCacheArbiter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HellaCacheArbiter' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/HellaCacheArbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'PTW' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PTW.v:3]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Arbiter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_42' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_42.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_42' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_42.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_43' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_43.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_43' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_43.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PTW' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PTW.v:3]
INFO: [Synth 8-6157] synthesizing module 'Rocket' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBuf' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IBuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'RVCExpander' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RVCExpander.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RVCExpander' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RVCExpander.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IBuf' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IBuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSRFile' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CSRFile' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'BreakpointUnit' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BreakpointUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BreakpointUnit' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BreakpointUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulDiv' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulDiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulDiv' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulDiv.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2367]
INFO: [Synth 8-6157] synthesizing module 'PlusArgTimeout' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PlusArgTimeout.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PlusArgTimeout' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PlusArgTimeout.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Rocket' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RocketTile' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RocketTile.v:3]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_069' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_069.v:27]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_4 bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_055' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:27]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 2 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter RVX_GPARA_5 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_4 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 81 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_REGISTER bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter BW_DATA bound to: 81 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_089' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_089.v:27]
INFO: [Synth 8-226] default block is never used [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:251]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:321]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_055' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:27]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter BW_REGISTER bound to: 3 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_5 bound to: 3 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:174]
	Parameter NUM_LED bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_AUTO_ID bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
	Parameter NUM_MODULE bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/include/irom_contents.vh:4]
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 201 - type: integer 
	Parameter RVX_GPARA_4 bound to: 201 - type: integer 
	Parameter BW_COUNTER bound to: 10 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter LAST_NUMBER bound to: 62499 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 64 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_UART bound to: 1 - type: integer 
	Parameter NUM_SPI bound to: 1 - type: integer 
	Parameter NUM_I2C bound to: 0 - type: integer 
	Parameter NUM_GPIO bound to: 0 - type: integer 
	Parameter NUM_AIOIF bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_0 bound to: 11 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_066.v:204]
	Parameter NUM_MODULE bound to: 12 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 11 - type: integer 
	Parameter BW_SEL_INDEX bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 12 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 15 - type: integer 
	Parameter BW_COUNTER bound to: 15 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_8 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 29 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_6 bound to: -1878835200 - type: integer 
	Parameter RVX_GPARA_7 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_071.v:174]
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_GPIO bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:133]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter PROCESS_ID bound to: 0 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
	Parameter NUM_MODULE bound to: 6 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter NUM_RESET bound to: 6 - type: integer 
	Parameter NUM_CORE bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter NUM_AUTO_RESET bound to: 4 - type: integer 
	Parameter NUM_MODULE bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 17 - type: integer 
	Parameter BW_SEL_INDEX bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter BW_DATA bound to: 65 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:163]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 63 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 64 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
	Parameter BW_NUM_DATA bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:148]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:276]
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:152]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:244]
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_4 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 66 - type: integer 
	Parameter RVX_GPARA_2 bound to: 33 - type: integer 
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/amba/rvx_module_063.v:160]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_010.v:402]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter NODE_ID bound to: 15 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter USE_JTAG_INTERFACE bound to: 1 - type: integer 
	Parameter USE_SW_INTERFACE bound to: 1 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_34.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_34.v:177]
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_40.v:149]
	Parameter BW_DATA bound to: 11 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter SIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 1 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:379]
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:484]
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_27.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_27.v:166]
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:260]
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter NUM_CANDIDATE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/amba/rvx_module_032.v:106]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 7 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/lpi/rvx_module_007.v:145]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_07.v:164]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_07.v:248]
	Parameter BW_CONFIG bound to: 1 - type: integer 
	Parameter BW_INST bound to: 512 - type: integer 
	Parameter LOG_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter INST_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter INPUT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_MMIO bound to: 32 - type: integer 
	Parameter BW_WIDE_DATA bound to: 32 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_6 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 512 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_7 bound to: 0 - type: integer 
	Parameter MMIOX1_FIFO_PARA bound to: 2048 - type: integer 
	Parameter BW_MMIO bound to: 32 - type: integer 
	Parameter BW_WIDE_DATA bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 512 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 512 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_NUM_DATA bound to: 16 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 512 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 8 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_NUM_DATA bound to: 16 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 8 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 8 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 8 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter MATRIX_NUM_COL bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 162 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 2 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 2 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 162 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_lsu_lpi2p.v:287]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_lsu_lpi2p.v:313]
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:266]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:323]
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:364]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:407]
	Parameter BW_DATA bound to: 45 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 45 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 384 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 7 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 0 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter MSB_FILL_VALUE bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 64 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 384 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 7 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter MSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter MATRIX_NUM_COL bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter NAME bound to: i_system_sram_no_name - type: string 
	Parameter NODE_ID bound to: 5 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_REGISTER bound to: 8 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_REGISTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter NAME bound to: common_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: common_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NAME bound to: external_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: external_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: platform_controller_no_name - type: string 
	Parameter NODE_ID bound to: 6 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: platform_controller_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_control_mmiox1_interface_mmio - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: i_dca_neugemm00_control_mmiox1_interface_mmio - type: string 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: i_main_core_no_name - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 4'b1111 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4'b1111 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 37 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter NAME bound to: platform_controller_master - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 41 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 33 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 8 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 130 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 130 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 190 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 46 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter COUNT_LENGTH bound to: 5 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_system_ddr_no_name - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 1 - type: integer 
	Parameter NUM_SLAVE bound to: 6 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 1 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 6 - type: integer 
	Parameter RVX_GPARA_1 bound to: 147 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 6 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 133 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 5 - type: integer 
	Parameter NUM_SLAVE bound to: 2 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 5 - type: integer 
	Parameter NUM_OUTPUT bound to: 2 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'device_temp_i' of module 'xilinx_ddr3_ctrl_axi32' is unconnected for instance 'u_xilinx_ddr3_ctrl_axi32' [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
WARNING: [Synth 8-7071] port 'device_temp' of module 'xilinx_ddr3_ctrl_axi32' is unconnected for instance 'u_xilinx_ddr3_ctrl_axi32' [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
WARNING: [Synth 8-7023] instance 'u_xilinx_ddr3_ctrl_axi32' of module 'xilinx_ddr3_ctrl_axi32' has 67 connections declared, but only 65 given [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter BW_INDEX bound to: 14 - type: integer 
	Parameter USE_SINGLE_INDEX bound to: 1 - type: integer 
	Parameter USE_SUBWORD_ENABLE bound to: 1 - type: integer 
	Parameter BW_SUBWORD bound to: 8 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter CELL_SIZE bound to: 65536 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_6 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 14 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BW_CELL_INDEX bound to: 14 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 0 - type: integer 
	Parameter RVX_GPARA_4 bound to: 14 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 14 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dca_signal_09 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:96]
WARNING: [Synth 8-3848] Net dca_signal_18 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:97]
WARNING: [Synth 8-3848] Net dca_signal_01 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:80]
WARNING: [Synth 8-3848] Net dca_signal_00 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:92]
WARNING: [Synth 8-3848] Net dca_signal_22 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:93]
WARNING: [Synth 8-3848] Net dca_signal_35 in module/entity DCA_MODULE_20 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:212]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:27]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:490]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Invalid write to RAM. 
	3: Invalid write to RAM. 
	4: No valid clock found for write to RAM. 
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2593]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2638]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2641]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2694]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2699]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2709]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2714]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2135]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2132]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2132]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2135]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_x23_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3032]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2134]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_x29_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3046]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2137]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[127] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[126] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[125] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[124] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[123] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[122] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[121] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[120] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[119] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[118] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[117] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[116] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[115] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[114] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[113] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[112] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[111] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[110] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[109] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[108] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[107] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[106] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[105] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[104] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[103] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[102] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[101] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[100] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[99] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[98] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[97] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[96] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[95] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[94] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[93] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[92] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[91] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[90] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[89] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[88] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[87] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[86] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[85] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[84] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[83] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[82] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[81] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[80] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[79] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[78] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[77] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[76] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[75] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[74] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[73] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[72] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[71] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[70] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[69] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[68] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[67] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[66] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[65] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[64] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[63] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[62] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[61] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[60] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[59] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[58] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[57] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[56] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[55] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[54] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[53] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[52] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[51] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[50] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[49] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[48] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[47] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[46] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[45] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[44] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[43] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[42] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[41] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[40] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[39] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[38] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[37] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[36] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[35] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[34] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[33] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[32] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[31] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[30] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[29] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[28] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_00_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_064.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_40[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_5_reg' and it is trimmed from '3' to '2' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_19 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[88] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[87] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[86] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[85] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[84] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[83] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[82] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[80] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[79] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[78] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[77] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[76] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[75] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[74] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[73] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[72] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[71] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[70] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[69] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[68] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[31] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[30] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[29] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[28] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[27] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[26] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[25] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[24] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[23] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[22] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[21] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[20] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[19] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[18] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[17] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[16] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[1] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[0] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_02[1] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_25 in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[41] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[40] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[39] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[38] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[37] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[36] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[35] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_25 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_02[1] in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[6] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[5] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[4] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[3] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[2] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[1] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[0] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_24[1] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_23 in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module STARC_VERA1_CLOCK_PLL_0_01 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_ref in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxawaddr[31] in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxawaddr[30] in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4542.910 ; gain = 0.000 ; free physical = 741541 ; free virtual = 1067365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4542.910 ; gain = 0.000 ; free physical = 741235 ; free virtual = 1067059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 4542.910 ; gain = 0.000 ; free physical = 741235 ; free virtual = 1067059
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32.dcp' for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
INFO: [Project 1-454] Reading design checkpoint '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp' for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4542.910 ; gain = 0.000 ; free physical = 740720 ; free virtual = 1066548
INFO: [Netlist 29-17] Analyzing 624 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/user_design/constraints/xilinx_ddr3_ctrl_axi32.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/user_design/constraints/xilinx_ddr3_ctrl_axi32.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/user_design/constraints/xilinx_ddr3_ctrl_axi32.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5126.379 ; gain = 0.000 ; free physical = 746173 ; free virtual = 1071969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 205 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 5126.414 ; gain = 583.504 ; free physical = 746171 ; free virtual = 1071972
319 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 5126.414 ; gain = 584.059 ; free physical = 746171 ; free virtual = 1071972
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3883.079; main = 3883.079; forked = 205.192
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 6183.398; main = 5126.383; forked = 1641.039
## touch ${IMP_RESULT_DIR}/syn_rtl
## source ${IMP_ENV_FILE}
### set USER_FPGA_IMP_ENV_FILE ${PLATFORM_DIR}/user/env/set_fpga_imp_env.tcl
### if {[file exist ${USER_FPGA_IMP_ENV_FILE}]} {
### 	source ${USER_FPGA_IMP_ENV_FILE}
### }
#### set ucf_list [concat_file_list $ucf_list ${PLATFORM_DIR}/user/fpga/common/xdc/*.xdc]
#### set ucf_list [concat_file_list $ucf_list ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/xdc/*.xdc]
## source ${IMP_LIB_ENV_FILE}
### set ucf_list [concat $ucf_list [glob ${FPGA_DEPENDENT_DIR}/pinmap/*.xdc]]
### set ucf_list [concat $ucf_list [glob_wo_error ${FPGA_DEPENDENT_DIR}/xdc/*.xdc]]
## foreach ucf_file $ucf_list {
## 	read_xdc $ucf_file
## }
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc:22]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:23]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:26]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_scs'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq0'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq1'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'oled_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'oled_sdcsel'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'oled_srstnn'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'oled_svbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'oled_svdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:40]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sdin'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_dc'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_res'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:28]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
## touch ${IMP_RESULT_DIR}/set_xdc
## set GENERATED_CLOCK_FILE ${CURRENT_DIR}/create_generated_clock.tcl
## if {[file exist ${GENERATED_CLOCK_FILE}]} {
## 	source ${GENERATED_CLOCK_FILE}
## 	touch ${IMP_RESULT_DIR}/set_generated_clock
## }
## set SET_FALSE_PATH_FILE ${CURRENT_DIR}/set_false_path.tcl
## if {[file exist ${SET_FALSE_PATH_FILE}]} {
## 	source ${SET_FALSE_PATH_FILE}
## 	touch ${IMP_RESULT_DIR}/set_false_path
## }
# source ${RVX_ENV}/xilinx/__implement.tcl
## source ${TOOL_OPTION_FILE}
### set SYN_DESIGN_OPTION {}
### set OPT_DESIGN_OPTION {}
### set PLACE_DESIGN_OPTION {}
### set ROUTE_DESIGN_OPTION {}
## if {[file exist ${MANUAL_SYN_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from imp dir"
## 	source ${MANUAL_SYN_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_SYN_USER_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from user dir"
## 	source ${MANUAL_SYN_USER_FILE}
## } else {
## 	if [string equal ${SYN_DESIGN_OPTION} {}] {
## 		synth_design
## 	} else {
## 		eval [concat {synth_design} ${SYN_DESIGN_OPTION}]
## 	}
## }
Command: synth_design
Starting synth_design
Using part: xc7k325tffg900-2
Top: STARC_VERA1_FPGA
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 5126.414 ; gain = 0.000 ; free physical = 745906 ; free virtual = 1071718
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:129]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:130]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:131]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_0' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_02.v:133]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_2' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:92]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_0' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:93]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_3' is redefined [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:94]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1_FPGA' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/src/starc_vera1_fpga.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/src/starc_vera1_fpga.v:72]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/home/kshan/Xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165504]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000e+00 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [/home/kshan/Xilinx/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165504]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/src/starc_vera1.v:27]
INFO: [Synth 8-6157] synthesizing module 'STARC_VERA1_RTL' [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/src/starc_vera1_rtl.v:27]
INFO: [Synth 8-6157] synthesizing module 'DCA_NEUGEMM_MMIOX_MLSU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_neugemm_mmiox_mlsu.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_20' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_FIFO' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 4 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 38 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_FIFO' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_07' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_07.v:28]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_SPLITER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_spliter.v:27]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_BARREL_SHIFTER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_028__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
	Parameter RVX_GPARA_1 bound to: 9 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_028__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_028.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_ITERATOR' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_iterator.v:22]
	Parameter BW_NUM_ROW bound to: 29 - type: integer 
	Parameter BW_NUM_COL bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_ITERATOR' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_iterator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_SPLITER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_spliter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_07' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_07.v:28]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE3' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type3.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter BW_MOVE_DATA bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type1.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter BW_MOVE_DATA bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TEMPLATE' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_template.v:21]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter INIT_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TEMPLATE' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_template.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE3' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type3.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_LOAD2MREG' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:24]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:124]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_LOAD2MREG' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_load2mreg.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_TYPE5' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type5.v:23]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_TYPE5' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_type5.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_MREG2STORE' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:24]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:122]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_MREG2STORE' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_mreg2store.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MATRIX_REGISTER_CONSTANT' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_constant.v:22]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MATRIX_REGISTER_CONSTANT' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_register_constant.v:22]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_28' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_28.v:26]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_18' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_18.v:24]
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_18' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_18.v:24]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_24' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:25]
	Parameter TENSOR_PARA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_PIPELINED_MULTIPLIER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_pipelined_multiplier.v:23]
	Parameter BW_INPUT bound to: 32 - type: integer 
	Parameter BW_OUTPUT bound to: 64 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MULTIPLIER' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
	Parameter BW_MULTIPLICAND bound to: 32 - type: integer 
	Parameter BW_MULTIPLIER bound to: 9 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MULTIPLIER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MULTIPLIER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
	Parameter BW_MULTIPLICAND bound to: 32 - type: integer 
	Parameter BW_MULTIPLIER bound to: 8 - type: integer 
	Parameter USE_LIBRARY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MULTIPLIER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_multiplier.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_PIPELINED_MULTIPLIER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_pipelined_multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_24' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 2 - type: integer 
	Parameter DCA_GPARA_2 bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 1 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 9 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized2' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized2' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 3 - type: integer 
	Parameter DCA_GPARA_2 bound to: 3 - type: integer 
	Parameter DCA_GPARA_0 bound to: 1 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized3' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 2 - type: integer 
	Parameter DCA_GPARA_2 bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized4' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter UP bound to: 1 - type: integer 
	Parameter RESET_INDEX bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized4' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_00__parameterized2' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
	Parameter DCA_GPARA_3 bound to: 3 - type: integer 
	Parameter DCA_GPARA_2 bound to: 3 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter DCA_GPARA_1 bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_00__parameterized2' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_00.v:25]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_28' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_28.v:26]
INFO: [Synth 8-6157] synthesizing module 'DCA_MODULE_05' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:27]
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_05' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_05.v:27]
INFO: [Synth 8-6155] done synthesizing module 'DCA_MODULE_20' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:28]
INFO: [Synth 8-6155] done synthesizing module 'DCA_NEUGEMM_MMIOX_MLSU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_neugemm_mmiox_mlsu.v:28]
INFO: [Synth 8-6157] synthesizing module 'RVC_ROCKET_BIG' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/rvc_rocket_big.v:24]
	Parameter ENABLE_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RocketTile.v:3]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_7' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLXbar_7.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_7' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLXbar_7.v:3]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntXbar_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntXbar_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCache' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier.v:3]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PMPChecker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PMPChecker.v:3]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MaxPeriodFibonacciLFSR.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MaxPeriodFibonacciLFSR.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array.v:3]
INFO: [Synth 8-6157] synthesizing module 'DCacheDataArray' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCacheDataArray.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCacheDataArray.v:3]
INFO: [Synth 8-6157] synthesizing module 'AMOALU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/AMOALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AMOALU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/AMOALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DCache' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3]
INFO: [Synth 8-6157] synthesizing module 'Frontend' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Frontend.v:4]
INFO: [Synth 8-6157] synthesizing module 'ICache' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ICache.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'tag_array_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_0' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_arrays_0_0_ext' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_0_ext' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_0' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ICache' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ICache.v:3]
INFO: [Synth 8-6157] synthesizing module 'ShiftQueue' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ShiftQueue.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ShiftQueue' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ShiftQueue.v:3]
INFO: [Synth 8-6157] synthesizing module 'TLB_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLB_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TLB_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/TLB_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'BTB' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BTB' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Frontend' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Frontend.v:4]
INFO: [Synth 8-6157] synthesizing module 'FPU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPUDecoder' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUDecoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPUDecoder' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUDecoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPUFMAPipe' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUFMAPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNPipe' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_preMul' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_preMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_preMul' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_preMul.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulAddRecFNToRaw_postMul' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_postMul.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNToRaw_postMul' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNToRaw_postMul.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulAddRecFNPipe' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulAddRecFNPipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPUFMAPipe' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPUFMAPipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPToInt' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToInt.v:3]
INFO: [Synth 8-6157] synthesizing module 'CompareRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CompareRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CompareRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CompareRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RecFNToIN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RecFNToIN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RecFNToIN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RecFNToIN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPToInt' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToInt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IntToFP' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'INToRecFN' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/INToRecFN.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundAnyRawFNToRecFN_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundAnyRawFNToRecFN_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundAnyRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'INToRecFN' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/INToRecFN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IntToFP' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'FPToFP' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToFP.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPToFP' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToFP.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFN_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFN_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRecFNToRaw_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFNToRaw_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'DivSqrtRawFN_small' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRawFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRawFN_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRawFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFNToRaw_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFNToRaw_small.v:3]
INFO: [Synth 8-6157] synthesizing module 'RoundRawFNToRecFN_1' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RoundRawFNToRecFN_1' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RoundRawFNToRecFN_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DivSqrtRecFN_small' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DivSqrtRecFN_small.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FPU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'HellaCacheArbiter' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/HellaCacheArbiter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HellaCacheArbiter' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/HellaCacheArbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'PTW' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PTW.v:3]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Arbiter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_42' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_42.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_42' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_42.v:3]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier_43' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_43.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier_43' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/OptimizationBarrier_43.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PTW' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PTW.v:3]
INFO: [Synth 8-6157] synthesizing module 'Rocket' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBuf' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IBuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'RVCExpander' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RVCExpander.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RVCExpander' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RVCExpander.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IBuf' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IBuf.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSRFile' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CSRFile' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'BreakpointUnit' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BreakpointUnit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BreakpointUnit' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BreakpointUnit.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'MulDiv' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulDiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MulDiv' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulDiv.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2367]
INFO: [Synth 8-6157] synthesizing module 'PlusArgTimeout' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PlusArgTimeout.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PlusArgTimeout' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/PlusArgTimeout.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Rocket' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RocketTile' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/RocketTile.v:3]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_069' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_069.v:27]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_4 bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_055' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:27]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 2 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter RVX_GPARA_5 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_4 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 81 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_REGISTER bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized5' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter BW_DATA bound to: 81 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_089' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_089.v:27]
INFO: [Synth 8-226] default block is never used [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:251]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:275]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:321]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_055' (0#1) [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_055.v:27]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter BW_REGISTER bound to: 3 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_5 bound to: 3 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:157]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:169]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_003.v:174]
	Parameter NUM_LED bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_AUTO_ID bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
	Parameter NUM_MODULE bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/arch/rtl/include/irom_contents.vh:4]
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 201 - type: integer 
	Parameter RVX_GPARA_4 bound to: 201 - type: integer 
	Parameter BW_COUNTER bound to: 10 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter LAST_NUMBER bound to: 62499 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 64 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_UART bound to: 1 - type: integer 
	Parameter NUM_SPI bound to: 1 - type: integer 
	Parameter NUM_I2C bound to: 0 - type: integer 
	Parameter NUM_GPIO bound to: 0 - type: integer 
	Parameter NUM_AIOIF bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_0 bound to: 11 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_066.v:204]
	Parameter NUM_MODULE bound to: 12 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 11 - type: integer 
	Parameter BW_SEL_INDEX bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 12 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 15 - type: integer 
	Parameter BW_COUNTER bound to: 15 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_8 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 29 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_6 bound to: -1878835200 - type: integer 
	Parameter RVX_GPARA_7 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/tilelink/rvx_module_071.v:174]
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_GPIO bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/etc/rvx_module_059.v:133]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter PROCESS_ID bound to: 0 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
	Parameter NUM_MODULE bound to: 6 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter NUM_RESET bound to: 6 - type: integer 
	Parameter NUM_CORE bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter NUM_AUTO_RESET bound to: 4 - type: integer 
	Parameter NUM_MODULE bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 17 - type: integer 
	Parameter BW_SEL_INDEX bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter BW_DATA bound to: 65 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_082.v:163]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 63 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 64 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
	Parameter BW_NUM_DATA bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:148]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_047.v:276]
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 6 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:152]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_079.v:244]
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_4 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 66 - type: integer 
	Parameter RVX_GPARA_2 bound to: 33 - type: integer 
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/amba/rvx_module_063.v:160]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/rvx_module_010.v:402]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
	Parameter NODE_ID bound to: 15 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter USE_JTAG_INTERFACE bound to: 1 - type: integer 
	Parameter USE_SW_INTERFACE bound to: 1 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_34.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_34.v:177]
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_40.v:149]
	Parameter BW_DATA bound to: 11 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 11 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter SIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 1 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 16 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_29.v:379]
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:484]
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_27.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_27.v:166]
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:260]
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter NUM_CANDIDATE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/amba/rvx_module_032.v:106]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 7 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/lpi/rvx_module_007.v:145]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_07.v:164]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_07.v:248]
	Parameter BW_CONFIG bound to: 1 - type: integer 
	Parameter BW_INST bound to: 512 - type: integer 
	Parameter LOG_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter INST_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter INPUT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter OUTPUT_FIFO_DEPTH bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_MMIO bound to: 32 - type: integer 
	Parameter BW_WIDE_DATA bound to: 32 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_6 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 512 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_7 bound to: 0 - type: integer 
	Parameter MMIOX1_FIFO_PARA bound to: 2048 - type: integer 
	Parameter BW_MMIO bound to: 32 - type: integer 
	Parameter BW_WIDE_DATA bound to: 1 - type: integer 
	Parameter DEFAULT_VALUE bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 512 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 512 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_NUM_DATA bound to: 16 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 512 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter RESET_NUMBER bound to: 8 - type: integer 
	Parameter UNSIGNED bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_PARTIAL_WRITE bound to: 32 - type: integer 
	Parameter BW_PARTIAL_READ bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_NUM_DATA bound to: 16 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 8 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 8 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 8 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter MATRIX_NUM_COL bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 162 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 2 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 2 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 162 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_lsu_lpi2p.v:287]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_matrix_lsu_lpi2p.v:313]
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:266]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:309]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:323]
	Parameter BW_DATA bound to: 15 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 15 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:364]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_08.v:407]
	Parameter BW_DATA bound to: 45 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 45 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 170 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 384 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 7 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 0 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter MSB_FILL_VALUE bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 384 - type: integer 
	Parameter RVX_GPARA_2 bound to: 64 - type: integer 
	Parameter RVX_GPARA_0 bound to: 0 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 384 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 7 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter MSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_11.v:163]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 256 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter BW_TENSOR_SCALAR bound to: 32 - type: integer 
	Parameter MATRIX_NUM_COL bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter DCA_GPARA_0 bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter TENSOR_PARA bound to: 32 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter DCA_GPARA_0 bound to: 4 - type: integer 
	Parameter LSU_PARA bound to: 0 - type: integer 
	Parameter AXI_PARA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MATRIX_SIZE_PARA bound to: 8 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter NAME bound to: i_system_sram_no_name - type: string 
	Parameter NODE_ID bound to: 5 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_REGISTER bound to: 8 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_REGISTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter NAME bound to: common_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: common_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NAME bound to: external_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: external_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: platform_controller_no_name - type: string 
	Parameter NODE_ID bound to: 6 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: platform_controller_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_control_mmiox1_interface_mmio - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: i_dca_neugemm00_control_mmiox1_interface_mmio - type: string 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: i_main_core_no_name - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 4'b1111 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4'b1111 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 37 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter NAME bound to: platform_controller_master - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 41 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 33 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 8 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_ma_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 130 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 130 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_TID bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 1 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 190 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 46 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 46 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 4 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter COUNT_LENGTH bound to: 5 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mb_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter HAS_BURDEN bound to: 1 - type: integer 
	Parameter BW_BURDEN bound to: 1 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter NAME bound to: i_dca_neugemm00_mc_mlsu_noc_part - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 1 - type: integer 
	Parameter LOCAL_ENABLE bound to: 0 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 0 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter TID_CONTROL_TYPE bound to: 0 - type: integer 
	Parameter NUM_AXIAR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIAW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIW_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIR_BUFFER bound to: 2 - type: integer 
	Parameter NUM_AXIB_BUFFER bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_system_ddr_no_name - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 1 - type: integer 
	Parameter NUM_SLAVE bound to: 6 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 1 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 6 - type: integer 
	Parameter RVX_GPARA_1 bound to: 147 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 6 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 133 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 5 - type: integer 
	Parameter NUM_SLAVE bound to: 2 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 5 - type: integer 
	Parameter NUM_OUTPUT bound to: 2 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 5 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 5 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'device_temp_i' of module 'xilinx_ddr3_ctrl_axi32' is unconnected for instance 'u_xilinx_ddr3_ctrl_axi32' [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
WARNING: [Synth 8-7071] port 'device_temp' of module 'xilinx_ddr3_ctrl_axi32' is unconnected for instance 'u_xilinx_ddr3_ctrl_axi32' [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
WARNING: [Synth 8-7023] instance 'u_xilinx_ddr3_ctrl_axi32' of module 'xilinx_ddr3_ctrl_axi32' has 67 connections declared, but only 65 given [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/include/slow_dram_body.vh:69]
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter BW_INDEX bound to: 14 - type: integer 
	Parameter USE_SINGLE_INDEX bound to: 1 - type: integer 
	Parameter USE_SUBWORD_ENABLE bound to: 1 - type: integer 
	Parameter BW_SUBWORD bound to: 8 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter CELL_SIZE bound to: 65536 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_5 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_6 bound to: 0 - type: integer 
	Parameter RVX_GPARA_1 bound to: 14 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BW_CELL_INDEX bound to: 14 - type: integer 
	Parameter CELL_WIDTH bound to: 32 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 0 - type: integer 
	Parameter RVX_GPARA_4 bound to: 14 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_5 bound to: 14 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dca_signal_09 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:96]
WARNING: [Synth 8-3848] Net dca_signal_18 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:97]
WARNING: [Synth 8-3848] Net dca_signal_01 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:80]
WARNING: [Synth 8-3848] Net dca_signal_00 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:92]
WARNING: [Synth 8-3848] Net dca_signal_22 in module/entity DCA_MODULE_24 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_24.v:93]
WARNING: [Synth 8-3848] Net dca_signal_35 in module/entity DCA_MODULE_20 does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_special_ip/dca/src/dca_module_20.v:212]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/tag_array_0_ext.v:27]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/data_arrays_0_0_ext.v:27]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:490]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Invalid write to RAM. 
	3: Invalid write to RAM. 
	4: No valid clock found for write to RAM. 
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2593]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2638]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2641]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2694]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2699]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2709]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2714]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2135]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2132]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2132]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2135]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_x23_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3032]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2134]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_x29_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:3046]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2137]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[127] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[126] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[125] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[124] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[123] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[122] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[121] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[120] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[119] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[118] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[117] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[116] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[115] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[114] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[113] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[112] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[111] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[110] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[109] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[108] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[107] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[106] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[105] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[104] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[103] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[102] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[101] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[100] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[99] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[98] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[97] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[96] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[95] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[94] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[93] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[92] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[91] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[90] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[89] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[88] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[87] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[86] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[85] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[84] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[83] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[82] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[81] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[80] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[79] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[78] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[77] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[76] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[75] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[74] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[73] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[72] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[71] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[70] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[69] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[68] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[67] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[66] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[65] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[64] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[63] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[62] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[61] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[60] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[59] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[58] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[57] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[56] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[55] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[54] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[53] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[52] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[51] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[50] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[49] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[48] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[47] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[46] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[45] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[44] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[43] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[42] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[41] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[40] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[39] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[38] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[37] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[36] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[35] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[34] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[33] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[32] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[31] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[30] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[29] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_17_reg[28] in module RVX_MODULE_012 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_012.v:85]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_00_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/uart/src/rvx_module_064.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_40[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_5_reg' and it is trimmed from '3' to '2' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_05_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_01_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-7129] Port select[0] in module ERVP_MUX__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module ERVP_DEMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_14 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_09 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_06 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_19 in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[88] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[87] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[86] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[85] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[84] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[83] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[82] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[80] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[79] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[78] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[77] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[76] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[75] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[74] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[73] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[72] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[71] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[70] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[69] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[68] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[31] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[30] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[29] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[28] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[27] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[26] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[25] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[24] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[23] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[22] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[21] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[20] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[19] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[18] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[17] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[16] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[1] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11[0] in module RVX_MODULE_109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_02[1] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_25 in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[41] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[40] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[39] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[38] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[37] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[36] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17[35] in module RVX_MODULE_018 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_11 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_25 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_17 in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_02[1] in module RVX_MODULE_074 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[6] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[5] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[4] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[3] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[2] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[1] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_26[0] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_24[1] in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rvx_port_23 in module RVX_MODULE_080 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstnn in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port windex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[13] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[12] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[11] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[10] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[9] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[8] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[7] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[6] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[5] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[4] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[3] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[2] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[1] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port rindex[0] in module ERVP_MEMORY_CELL_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port external_rstnn in module STARC_VERA1_CLOCK_PLL_0_01 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_ref in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxawaddr[31] in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxawaddr[30] in module STARC_VERA1_SLOW_DRAM_00 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5238.801 ; gain = 112.387 ; free physical = 745619 ; free virtual = 1071435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 5253.645 ; gain = 127.230 ; free physical = 745647 ; free virtual = 1071463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 5253.645 ; gain = 127.230 ; free physical = 745646 ; free virtual = 1071463
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5283.020 ; gain = 0.000 ; free physical = 745597 ; free virtual = 1071475
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32_in_context.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32_in_context.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0/xilinx_clock_pll_0_in_context.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc:22]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:23]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc:31]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:26]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_scs'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq0'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq1'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'oled_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'oled_sdcsel'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'oled_srstnn'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'oled_svbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'oled_svdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:40]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sdin'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_dc'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_res'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:28]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/STARC_VERA1_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/STARC_VERA1_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5855.152 ; gain = 0.000 ; free physical = 744780 ; free virtual = 1070812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5859.070 ; gain = 0.008 ; free physical = 744726 ; free virtual = 1070758
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5859.070 ; gain = 732.656 ; free physical = 741876 ; free virtual = 1067909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5859.070 ; gain = 732.656 ; free physical = 741874 ; free virtual = 1067906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5859.070 ; gain = 732.656 ; free physical = 741500 ; free virtual = 1067532
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_6_reg' in module 'DCA_MATRIX_LOAD2MREG'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_4_reg' in module 'DCA_MATRIX_MREG2STORE'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_14_reg' in module 'DCA_MODULE_05'
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '32' to '12' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3237]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '32' to '12' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3224]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '32' to '22' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/DCache.v:3719]
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (84) is not multiple of supported byte widths of 8 or 9 .
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_updatePipe_bits_br_pc_reg' and it is trimmed from '32' to '2' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:1859]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typ_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToInt.v:131]
WARNING: [Synth 8-3936] Found unconnected internal register 'inPipe_bits_typ_reg' and it is trimmed from '2' to '1' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/IntToFP.v:95]
WARNING: [Synth 8-3936] Found unconnected internal register 'inPipe_bits_rm_reg' and it is trimmed from '3' to '2' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPToFP.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:577]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/FPU.v:259]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2072]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2899]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:2826]
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_16_reg' in module 'RVX_MODULE_055'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_1_reg' in module 'RVX_MODULE_003'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_10_reg' in module 'RVX_MODULE_072'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_03_reg' in module 'RVX_MODULE_064'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_2_reg' in module 'RVX_MODULE_071'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_0_reg' in module 'RVX_MODULE_059'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_11_reg' in module 'RVX_MODULE_035'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_25_reg' in module 'RVX_MODULE_112'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_02_reg' in module 'RVX_MODULE_047'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_08_reg' in module 'RVX_MODULE_079'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_09_reg' in module 'RVX_MODULE_011'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_08_reg' in module 'RVX_MODULE_063'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_46_reg' in module 'RVX_MODULE_010'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_15_reg' in module 'MUNOC_MODULE_40'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_04_reg' in module 'MUNOC_MODULE_29'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_8_reg' in module 'RVX_MODULE_007'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_07'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_46_reg' in module 'DCA_MODULE_08'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_40_reg' in module 'DCA_MODULE_08'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_33_reg' in module 'DCA_MATRIX_LSU_LPI2P'
INFO: [Synth 8-802] inferred FSM for state register 'dca_signal_33_reg' in module 'DCA_MATRIX_LSU_LPI2P__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_8_reg' in module 'RVX_MODULE_007__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_61_reg' in module 'MUNOC_MODULE_20'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_48_reg' in module 'MUNOC_MODULE_20'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_8_reg' in module 'RVX_MODULE_007__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DCA_LPARA_2 |                              001 |                               00
             DCA_LPARA_1 |                              010 |                               01
             DCA_LPARA_0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_6_reg' using encoding 'one-hot' in module 'DCA_MATRIX_LOAD2MREG'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DCA_LPARA_2 |                              001 |                               00
             DCA_LPARA_0 |                              010 |                               01
             DCA_LPARA_4 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_4_reg' using encoding 'one-hot' in module 'DCA_MATRIX_MREG2STORE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             DCA_LPARA_4 |                              001 |                               00
             DCA_LPARA_2 |                              010 |                               01
             DCA_LPARA_1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_14_reg' using encoding 'one-hot' in module 'DCA_MODULE_05'
WARNING: [Synth 8-6430] The Block RAM "tag_array_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6430] The Block RAM "tag_array_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6430] The Block RAM "data_arrays_0_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_16_reg' using encoding 'sequential' in module 'RVX_MODULE_055'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                              010 |                               00
             RVX_LPARA_2 |                              100 |                               01
             RVX_LPARA_5 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_1_reg' using encoding 'one-hot' in module 'RVX_MODULE_003'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_GPARA_2 |                              000 |                              000
             RVX_GPARA_4 |                              001 |                              101
             RVX_GPARA_3 |                              010 |                              001
             RVX_GPARA_0 |                              011 |                              010
             RVX_GPARA_1 |                              100 |                              011
             RVX_GPARA_5 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_10_reg' using encoding 'sequential' in module 'RVX_MODULE_072'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RVX_GPARA_09 |                             0000 |                             0000
            RVX_GPARA_00 |                             0001 |                             0001
            RVX_GPARA_07 |                             0010 |                             0110
            RVX_GPARA_06 |                             0011 |                             0010
            RVX_GPARA_02 |                             0100 |                             0111
            RVX_GPARA_08 |                             0101 |                             0011
            RVX_GPARA_10 |                             0110 |                             1000
            RVX_GPARA_05 |                             0111 |                             0101
            RVX_GPARA_01 |                             1000 |                             1001
            RVX_GPARA_03 |                             1001 |                             0100
            RVX_GPARA_04 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_03_reg' using encoding 'sequential' in module 'RVX_MODULE_064'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              010 |                               00
                  iSTATE |                              100 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_2_reg' using encoding 'one-hot' in module 'RVX_MODULE_071'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_0 |                               00 |                               00
             RVX_LPARA_3 |                               01 |                               01
             RVX_LPARA_4 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_0_reg' using encoding 'sequential' in module 'RVX_MODULE_059'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0001000000000000 |                             0000
                 iSTATE6 |                 0000100000000000 |                             0001
                 iSTATE2 |                 0000000000100000 |                             0010
                 iSTATE9 |                 0000000001000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE4 |                 0000001000000000 |                             1011
                 iSTATE3 |                 0000000010000000 |                             1100
                 iSTATE1 |                 0000000000001000 |                             1101
                iSTATE13 |                 0000000000010000 |                             1110
                iSTATE12 |                 0000000100000000 |                             1111
                 iSTATE0 |                 0000000000000001 |                             0011
                  iSTATE |                 0000000000000100 |                             0100
                iSTATE14 |                 0000000000000010 |                             0101
                iSTATE10 |                 1000000000000000 |                             0110
                 iSTATE8 |                 0010000000000000 |                             0111
                iSTATE11 |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_11_reg' using encoding 'one-hot' in module 'RVX_MODULE_035'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_25_reg' using encoding 'sequential' in module 'RVX_MODULE_112'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0000
                 iSTATE1 |                             1000 |                             0001
                 iSTATE0 |                             0111 |                             0010
                 iSTATE5 |                             0100 |                             0110
                 iSTATE4 |                             0011 |                             0111
                  iSTATE |                             0110 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE6 |                             0010 |                             1000
                 iSTATE3 |                             0000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_02_reg' using encoding 'sequential' in module 'RVX_MODULE_047'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_08_reg' using encoding 'one-hot' in module 'RVX_MODULE_079'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_4 |                             0001 |                               00
             RVX_LPARA_2 |                             0010 |                               01
             RVX_LPARA_3 |                             0100 |                               10
             RVX_LPARA_0 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_09_reg' using encoding 'one-hot' in module 'RVX_MODULE_011'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                              001 |                               00
             RVX_LPARA_1 |                              010 |                               10
             RVX_LPARA_2 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_08_reg' using encoding 'one-hot' in module 'RVX_MODULE_063'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_46_reg' using encoding 'one-hot' in module 'RVX_MODULE_010'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                                0 |                               00
           MUNOC_LPARA_1 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_15_reg' using encoding 'sequential' in module 'MUNOC_MODULE_40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_04_reg' using encoding 'sequential' in module 'MUNOC_MODULE_29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                              001 |                               00
             RVX_LPARA_0 |                              010 |                               01
             RVX_LPARA_2 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_8_reg' using encoding 'one-hot' in module 'RVX_MODULE_007'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_07'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            DCA_LPARA_04 |                              001 |                               00
            DCA_LPARA_00 |                              010 |                               01
            DCA_LPARA_12 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_46_reg' using encoding 'one-hot' in module 'DCA_MODULE_08'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            DCA_LPARA_01 |                              000 |                              000
            DCA_LPARA_15 |                              001 |                              001
            DCA_LPARA_06 |                              010 |                              011
            DCA_LPARA_17 |                              011 |                              101
            DCA_LPARA_03 |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_40_reg' using encoding 'sequential' in module 'DCA_MODULE_08'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            DCA_LPARA_11 |                              001 |                               00
            DCA_LPARA_07 |                              010 |                               01
            DCA_LPARA_01 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_33_reg' using encoding 'one-hot' in module 'DCA_MATRIX_LSU_LPI2P'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            DCA_LPARA_11 |                              001 |                               00
            DCA_LPARA_07 |                              010 |                               01
            DCA_LPARA_01 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dca_signal_33_reg' using encoding 'one-hot' in module 'DCA_MATRIX_LSU_LPI2P__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                              001 |                               00
             RVX_LPARA_0 |                              010 |                               01
             RVX_LPARA_2 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_8_reg' using encoding 'one-hot' in module 'RVX_MODULE_007__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_48_reg' using encoding 'sequential' in module 'MUNOC_MODULE_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_61_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                              001 |                               00
             RVX_LPARA_0 |                              010 |                               01
             RVX_LPARA_2 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_8_reg' using encoding 'one-hot' in module 'RVX_MODULE_007__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 5859.070 ; gain = 732.656 ; free physical = 737940 ; free virtual = 1063988
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/tlb_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/dcache/pma_checker_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'i_platform/i_rtl/i_main_core/i_rocket/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'i_platform/i_rtl/i_main_core/i_rocket/frontend/tlb/entries_barrier_12'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 64    
	   2 Input   64 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   9 Input   41 Bit       Adders := 192   
	   2 Input   41 Bit       Adders := 1     
	   8 Input   40 Bit       Adders := 64    
	   2 Input   35 Bit       Adders := 9     
	   3 Input   33 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 68    
	   2 Input   32 Bit       Adders := 31    
	   2 Input   30 Bit       Adders := 8     
	   2 Input   29 Bit       Adders := 12    
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 11    
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 8     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 17    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 24    
	   2 Input    7 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 174   
	   3 Input    4 Bit       Adders := 49    
	   2 Input    3 Bit       Adders := 103   
	   3 Input    3 Bit       Adders := 40    
	   2 Input    2 Bit       Adders := 309   
	   3 Input    2 Bit       Adders := 15    
	   4 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 13    
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     56 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 46    
	   2 Input     22 Bit         XORs := 1     
	   2 Input     20 Bit         XORs := 26    
	   2 Input      9 Bit         XORs := 4     
	   3 Input      9 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 81    
	   2 Input      3 Bit         XORs := 8     
	   2 Input      2 Bit         XORs := 126   
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 20    
	   3 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              384 Bit    Registers := 9     
	              256 Bit    Registers := 1     
	              170 Bit    Registers := 18    
	              162 Bit    Registers := 6     
	              147 Bit    Registers := 16    
	              145 Bit    Registers := 80    
	              133 Bit    Registers := 19    
	              132 Bit    Registers := 18    
	              131 Bit    Registers := 48    
	              130 Bit    Registers := 6     
	               81 Bit    Registers := 4     
	               66 Bit    Registers := 5     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               49 Bit    Registers := 11    
	               48 Bit    Registers := 3     
	               46 Bit    Registers := 24    
	               45 Bit    Registers := 105   
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 18    
	               41 Bit    Registers := 268   
	               40 Bit    Registers := 67    
	               38 Bit    Registers := 4     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 21    
	               35 Bit    Registers := 12    
	               34 Bit    Registers := 2     
	               33 Bit    Registers := 48    
	               32 Bit    Registers := 768   
	               30 Bit    Registers := 10    
	               29 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 18    
	               20 Bit    Registers := 38    
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 22    
	               13 Bit    Registers := 56    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 51    
	                9 Bit    Registers := 47    
	                8 Bit    Registers := 101   
	                7 Bit    Registers := 58    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 503   
	                3 Bit    Registers := 428   
	                2 Bit    Registers := 814   
	                1 Bit    Registers := 1267  
+---Multipliers : 
	               9x33  Multipliers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             128K Bit	(1024 X 128 bit)          RAMs := 2     
	               5K Bit	(64 X 84 bit)          RAMs := 1     
	               5K Bit	(64 X 88 bit)          RAMs := 1     
	              992 Bit	(31 X 32 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 2048 Bit        Muxes := 7     
	   2 Input 1056 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  384 Bit        Muxes := 129   
	   7 Input  384 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 3     
	   2 Input  191 Bit        Muxes := 1     
	   2 Input  170 Bit        Muxes := 3     
	   4 Input  170 Bit        Muxes := 3     
	   2 Input  162 Bit        Muxes := 3     
	   2 Input  148 Bit        Muxes := 16    
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 37    
	   4 Input  145 Bit        Muxes := 5     
	   2 Input  134 Bit        Muxes := 16    
	   2 Input  133 Bit        Muxes := 11    
	   2 Input  132 Bit        Muxes := 18    
	   2 Input  131 Bit        Muxes := 11    
	   4 Input  131 Bit        Muxes := 9     
	   2 Input  130 Bit        Muxes := 6     
	   2 Input  128 Bit        Muxes := 67    
	   4 Input  128 Bit        Muxes := 3     
	   8 Input  128 Bit        Muxes := 7     
	   2 Input   88 Bit        Muxes := 6     
	   2 Input   84 Bit        Muxes := 6     
	   2 Input   81 Bit        Muxes := 4     
	   2 Input   66 Bit        Muxes := 9     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   58 Bit        Muxes := 12    
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 5     
	   4 Input   49 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 6     
	   2 Input   46 Bit        Muxes := 18    
	   2 Input   43 Bit        Muxes := 18    
	   2 Input   41 Bit        Muxes := 1730  
	   4 Input   41 Bit        Muxes := 16    
	   2 Input   40 Bit        Muxes := 515   
	   4 Input   38 Bit        Muxes := 1     
	   4 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 21    
	   2 Input   35 Bit        Muxes := 21    
	   4 Input   35 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 130   
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1072  
	   4 Input   32 Bit        Muxes := 16    
	   3 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 10    
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 3     
	   2 Input   30 Bit        Muxes := 17    
	   2 Input   29 Bit        Muxes := 24    
	   2 Input   28 Bit        Muxes := 6     
	   2 Input   27 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 12    
	   2 Input   25 Bit        Muxes := 10    
	   2 Input   24 Bit        Muxes := 4     
	   3 Input   23 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 8     
	   2 Input   22 Bit        Muxes := 5     
	   2 Input   21 Bit        Muxes := 21    
	   2 Input   20 Bit        Muxes := 46    
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 94    
	   4 Input   16 Bit        Muxes := 3     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 19    
	   2 Input   14 Bit        Muxes := 9     
	   2 Input   13 Bit        Muxes := 33    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 83    
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 44    
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 79    
	   2 Input    8 Bit        Muxes := 153   
	   4 Input    8 Bit        Muxes := 34    
	   3 Input    8 Bit        Muxes := 10    
	   8 Input    8 Bit        Muxes := 10    
	  11 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 50    
	   6 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 7     
	   4 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 44    
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 74    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 383   
	   5 Input    4 Bit        Muxes := 8     
	  10 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 39    
	   3 Input    4 Bit        Muxes := 12    
	   8 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 454   
	   6 Input    3 Bit        Muxes := 10    
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 13    
	   5 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 14    
	   7 Input    3 Bit        Muxes := 2     
	  13 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 520   
	   4 Input    2 Bit        Muxes := 15    
	   3 Input    2 Bit        Muxes := 34    
	   5 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 8     
	  10 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 43    
	   2 Input    1 Bit        Muxes := 3805  
	   3 Input    1 Bit        Muxes := 119   
	   4 Input    1 Bit        Muxes := 350   
	   5 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 7     
	  11 Input    1 Bit        Muxes := 11    
	  31 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6841] Block RAM (i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (1) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[8]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[8]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[7]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[7]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[6]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[6]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[5]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[5]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[4]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[4]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[3]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[3]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[2]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[2]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_3/dca_signal_08_reg[1]' (FDCE) to 'i_dca_instance_3/dca_signal_20_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_dca_instance_2/dca_signal_08_reg[1]' (FDCE) to 'i_dca_instance_2/dca_signal_20_reg[0]'
INFO: [Synth 8-4471] merging register 'history_reg[7:0]' into 'history_reg[7:0]' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/BTB.v:1005]
WARNING: [Synth 8-3917] design Frontend has port io_cpu_npc[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "icache/tag_array/tag_array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array/tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "icache/data_arrays_0/data_arrays_0_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_0_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_0_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_0_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_0_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_0_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_0_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_0_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_0_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_7_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_7_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_7_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_7_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_7_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_7_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_7_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_7_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_6_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_6_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_6_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_6_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_6_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_6_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_6_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_6_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_5_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_5_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_5_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_5_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_5_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_5_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_5_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_5_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_4_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_4_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_4_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_4_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_4_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_4_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_4_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_4_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_3_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_3_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_3_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_3_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_3_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_3_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_3_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_3_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_2_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_2_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_2_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_2_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_2_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_2_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_2_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_2_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_1_data_3_reg[0]' (FDE) to 'tlb/sectored_entries_0_1_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_1_data_2_reg[0]' (FDE) to 'tlb/sectored_entries_0_1_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_1_data_1_reg[0]' (FDE) to 'tlb/sectored_entries_0_1_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'tlb/sectored_entries_0_1_data_0_reg[0]' (FDE) to 'tlb/sectored_entries_0_1_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_0_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_0_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_0_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_0_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_1_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_1_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_1_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_1_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_2_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_2_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_2_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_2_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_3_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_3_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_3_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_3_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_4_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_4_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_4_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_4_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_5_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_5_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_5_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_5_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_6_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_6_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_6_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_6_data_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_7_data_3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_7_data_2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_7_data_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\sectored_entries_0_7_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 'tlb/superpage_entries_0_data_0_reg[0]' (FDE) to 'tlb/superpage_entries_0_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\superpage_entries_0_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 'tlb/superpage_entries_1_data_0_reg[0]' (FDE) to 'tlb/superpage_entries_1_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\superpage_entries_1_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 'tlb/superpage_entries_2_data_0_reg[0]' (FDE) to 'tlb/superpage_entries_2_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\superpage_entries_2_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 'tlb/superpage_entries_3_data_0_reg[0]' (FDE) to 'tlb/superpage_entries_3_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\superpage_entries_3_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 'tlb/special_entry_data_0_reg[0]' (FDE) to 'tlb/special_entry_data_0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlb/\special_entry_data_0_reg[15] )
INFO: [Synth 8-3886] merging instance 's2_partial_insn_reg[0]' (FDE) to 's2_partial_insn_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s2_partial_insn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fq/elts_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fq/elts_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fq/elts_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fq/elts_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fq/elts_0_pc_reg[0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '32' to '24' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:391]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '32' to '10' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:388]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mcounteren_reg' and it is trimmed from '32' to '3' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:471]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_scounteren_reg' and it is trimmed from '32' to '3' bits. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/CSRFile.v:473]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/MulDiv.v:86]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
INFO: [Synth 8-4471] merging register 'ex_ctrl_mul_reg' into 'ex_ctrl_rocc_reg' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:1884]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_rocc_reg' [/home/kshan/rvx_repos/npx-fpga-sdk/rvx_hwlib/core/rocket_big/src/Rocket.v:1897]
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_btb_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_imem_bht_update_bits_pc[0] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_dv driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ex_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[25] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2_update_meta1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_tl_out_a_bits_T_6_param1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GB4 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "dcache/\data/data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_5_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_5_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_5_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_5_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_5_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_5_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_5_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_5_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_4_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_4_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_4_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_4_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_4_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_4_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_4_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_4_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_6_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_6_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_6_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_6_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_6_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_6_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_6_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_6_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_7_data_3_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_7_data_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_7_data_2_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_7_data_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_7_data_1_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_7_data_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_7_data_0_reg[0]' (FDE) to 'dcache/tlb_sectored_entries_0_7_data_0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_0_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_0_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_1_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_1_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_1_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_2_data_0_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_2_data_0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_3_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'dcache/tlb_sectored_entries_0_3_data_2_reg[3]' (FDE) to 'dcache/tlb_sectored_entries_0_3_data_2_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqhint driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqlast driven by constant 1
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqafy driven by constant 1
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[190] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[189] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[180] driven by constant 1
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[179] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[178] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[177] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[176] driven by constant 1
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[175] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[174] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[173] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[172] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[171] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[170] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[169] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[168] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[167] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[166] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[165] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[164] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[163] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[162] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[161] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[160] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[159] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[158] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[157] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[156] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[155] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[154] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[153] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[152] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[151] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[150] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[149] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[148] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[147] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[146] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[145] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[144] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[143] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[142] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[141] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[140] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[139] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[138] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[137] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[136] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[135] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[134] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[133] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[132] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[131] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[130] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[129] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[128] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[127] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[126] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[125] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[124] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[123] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[122] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[121] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[120] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[119] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[118] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[117] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[116] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[115] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[114] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[113] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[112] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[111] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[110] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[109] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[108] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[107] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[106] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[105] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[104] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[103] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[102] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[101] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[100] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[99] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[98] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[97] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[96] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[95] driven by constant 0
WARNING: [Synth 8-3917] design DCA_MATRIX_LSU_LPI2P__GC0 has port read_slxqdata[94] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rvx_port_35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvx_port_35" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[2]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[1]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[0]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__1.
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[2]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[1]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[0]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0__2.
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[2]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[1]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[0]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "munoc_signal_45" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_rvx_instance_5/rvx_port_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_rvx_instance_5/rvx_port_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_rvx_instance_6/rvx_signal_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_rvx_instance_2/FSM_onehot_rvx_signal_46_reg[2]) is unused and will be removed from module ERVP_PLATFORM_CONTROLLER.
INFO: [Synth 8-5546] ROM "rvx_port_33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvx_port_33" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_05" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_1/rvx_signal_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_1/rvx_signal_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_1/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/rvx_signal_059" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rvx_port_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvx_port_12" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[2]) is unused and will be removed from module MUNOC_MODULE_20.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[1]) is unused and will be removed from module MUNOC_MODULE_20.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_8_reg[0]) is unused and will be removed from module MUNOC_MODULE_20.
WARNING: [Synth 8-3332] Sequential element (ervp_apb2tilelink/FSM_onehot_rvx_signal_2_reg[0]) is unused and will be removed from module FRVP_SPI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:37 . Memory (MB): peak = 6048.371 ; gain = 921.957 ; free physical = 727850 ; free virtual = 1054055
---------------------------------------------------------------------------------
 Sort Area is RocketTile__GB5 _mulAddResult_T_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is RocketTile__GB5 _mulAddResult_T_0 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is Rocket _prod_T_3_0 : 0 0 : 1650 3235 : Used 1 time 0
 Sort Area is Rocket _prod_T_3_0 : 0 1 : 1585 3235 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|ERVP_IROM_APB | rom_data   | 256x31        | LUT            | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache                                        | tag_array/tag_array_0_ext/ram_reg                                     | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|icache                                        | data_arrays_0/data_arrays_0_0_ext/ram_reg                             | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dcache/tag_array                              | tag_array_ext/ram_reg                                                 | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|dcache/\data/data_arrays_0/data_arrays_0_ext  | ram_reg                                                               | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|STARC_VERA1_FPGA                              | i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 32     | 0      | 
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                 | RTL Object                                                                           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|btb                                                         | table__reg                                                                           | Implied   | 512 x 1              | RAM128X1D x 4  | 
|Rocket                                                      | rf_reg                                                                               | Implied   | 32 x 32              | RAM32M x 12    | 
|external_peri_group/\i_gen_valid_uart[0].i_rvx_instance_09  | i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6     | 
|external_peri_group/\i_gen_valid_uart[0].i_rvx_instance_09  | i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6     | 
|external_peri_group/i_rvx_instance_03                       | spi4/fifo/txq/_T_35_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|external_peri_group/i_rvx_instance_03                       | spi4/fifo/rxq/_T_35_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv          | A2*B2           | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B             | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B  | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:01:49 . Memory (MB): peak = 6056.449 ; gain = 930.035 ; free physical = 729072 ; free virtual = 1055373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_09/FSM_onehot_munoc_port_27_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_09/FSM_onehot_munoc_port_27_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH__parameterized0.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:02:13 . Memory (MB): peak = 6289.535 ; gain = 1163.121 ; free physical = 726632 ; free virtual = 1053129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|icache                                        | tag_array/tag_array_0_ext/ram_reg                                     | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|icache                                        | data_arrays_0/data_arrays_0_0_ext/ram_reg                             | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|dcache/tag_array                              | tag_array_ext/ram_reg                                                 | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|dcache/\data/data_arrays_0/data_arrays_0_ext  | ram_reg                                                               | 1 K x 128(READ_FIRST)  | W |   | 1 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|STARC_VERA1_FPGA                              | i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 32     | 0      | 
+----------------------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                 | RTL Object                                                                           | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|btb                                                         | table__reg                                                                           | Implied   | 512 x 1              | RAM128X1D x 4  | 
|Rocket                                                      | rf_reg                                                                               | Implied   | 32 x 32              | RAM32M x 12    | 
|external_peri_group/\i_gen_valid_uart[0].i_rvx_instance_09  | i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6     | 
|external_peri_group/\i_gen_valid_uart[0].i_rvx_instance_09  | i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M x 6     | 
|external_peri_group/i_rvx_instance_03                       | spi4/fifo/txq/_T_35_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|external_peri_group/i_rvx_instance_03                       | spi4/fifo/rxq/_T_35_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
+------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platformi_25/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_rocketi_13/i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-565] redefining clock 'external_clk_0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:15 ; elapsed = 00:02:31 . Memory (MB): peak = 6317.477 ; gain = 1191.062 ; free physical = 724860 ; free virtual = 1051353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_rtl/i_main_core/i_rocket/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_platform/i_system_sram/generate_cell[0].i_cell/i_write_bit[1].rvx_signal_1_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32  has unconnected pin device_temp_i[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:02:47 . Memory (MB): peak = 6426.688 ; gain = 1300.273 ; free physical = 720197 ; free virtual = 1046866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:31 ; elapsed = 00:02:48 . Memory (MB): peak = 6426.688 ; gain = 1300.273 ; free physical = 720196 ; free virtual = 1046866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:51 ; elapsed = 00:03:08 . Memory (MB): peak = 6631.039 ; gain = 1504.625 ; free physical = 718823 ; free virtual = 1045577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:54 ; elapsed = 00:03:12 . Memory (MB): peak = 6631.039 ; gain = 1504.625 ; free physical = 718078 ; free virtual = 1044824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:57 ; elapsed = 00:03:15 . Memory (MB): peak = 6631.039 ; gain = 1504.625 ; free physical = 717966 ; free virtual = 1044719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:03:16 . Memory (MB): peak = 6631.039 ; gain = 1504.625 ; free physical = 717966 ; free virtual = 1044718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv          | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B'           | 24     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | PCIN>>17+A*B   | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |xilinx_clock_pll_0     |         1|
|2     |xilinx_ddr3_ctrl_axi32 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |xilinx_clock_pll       |     1|
|2     |xilinx_ddr3_ctrl_axi32 |     1|
|3     |BUFG                   |     1|
|4     |CARRY4                 |  6479|
|5     |DSP48E1                |     4|
|8     |LUT1                   |   195|
|9     |LUT2                   | 16303|
|10    |LUT3                   | 16018|
|11    |LUT4                   |  9652|
|12    |LUT5                   | 19238|
|13    |LUT6                   | 53771|
|14    |MUXF7                  |  2122|
|15    |MUXF8                  |   303|
|16    |RAM128X1D              |     4|
|17    |RAM32M                 |    12|
|18    |RAM32X1D               |     8|
|19    |RAM64M                 |    12|
|20    |RAMB18E1               |    40|
|22    |RAMB36E1               |     8|
|24    |STARTUPE2              |     1|
|25    |FDCE                   | 47441|
|26    |FDPE                   |   556|
|27    |FDRE                   |  9709|
|28    |FDSE                   |    35|
|29    |IBUF                   |     8|
|30    |OBUF                   |     5|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:03:16 . Memory (MB): peak = 6631.039 ; gain = 1504.625 ; free physical = 717966 ; free virtual = 1044718
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 799 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:23 ; elapsed = 00:02:57 . Memory (MB): peak = 6634.953 ; gain = 903.113 ; free physical = 725433 ; free virtual = 1052185
Synthesis Optimization Complete : Time (s): cpu = 00:04:59 ; elapsed = 00:03:18 . Memory (MB): peak = 6634.953 ; gain = 1508.539 ; free physical = 725458 ; free virtual = 1052185
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp' for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0'
INFO: [Project 1-454] Reading design checkpoint '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32.dcp' for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6796.156 ; gain = 0.000 ; free physical = 725238 ; free virtual = 1052013
INFO: [Netlist 29-17] Analyzing 9616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/user_design/constraints/xilinx_ddr3_ctrl_axi32.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32/user_design/constraints/xilinx_ddr3_ctrl_axi32.xdc] for cell 'i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32'
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0_board.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc:54]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.xdc] for cell 'i_platform/i_pll0/i_xilinx_clock_pll_0/inst'
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
WARNING: [Vivado 12-584] No ports matched 'boot_mode[1]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/boot_mode.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sclk_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_readymade_sdata_list[0]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/i2c_readymade.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
WARNING: [Constraints 18-619] A clock with name 'external_clk_0' already exists, overwriting the previous clock with the same name. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc:31]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/clk_and_rst.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[2]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spi_flash_sdq[3]'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/spi_flash.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/pjtag.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/led.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_scs'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sdq0'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sdq1'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sdcsel'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_srstnn'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_svbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_svdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_rgb.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sclk'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_bw_sdin'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_bw_dc'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_bw_res'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vbat'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_bw_vdd'. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/oled_bw_on_board.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/pinmap/uart_printf.xdc]
Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
Finished Parsing XDC File [/home/kshan/rvx_repos/npx-tutorials/rvx_install/mini_git/imp_class_info/genesys2-eb/xdc/config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/fpga_component/genesys2-eb/xci/xilinx_ddr3_ctrl_axi32/xilinx_ddr3_ctrl_axi32.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/xci/xilinx_clock_pll_0/xilinx_clock_pll_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7161.062 ; gain = 0.000 ; free physical = 724836 ; free virtual = 1051612
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 304 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 4 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 32 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 26 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 217 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM64M => RAM64M (RAMD64E(x4)): 12 instances

Synth Design complete | Checksum: 65ce7b2e
INFO: [Common 17-83] Releasing license: Synthesis
769 Infos, 482 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:36 ; elapsed = 00:03:46 . Memory (MB): peak = 7161.098 ; gain = 2034.684 ; free physical = 724827 ; free virtual = 1051602
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12611.137; main = 5626.302; forked = 8048.635
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 27396.719; main = 7161.066; forked = 21352.262
## touch ${IMP_RESULT_DIR}/syn_top
INFO: [Timing 38-35] Done setting XDC timing constraints.
## set clock_list [all_clocks]
## puts [format "\[INFO\] clock list: %s" $clock_list]
[INFO] clock list: external_clk_0 clkfbout_xilinx_clock_pll_0 clk_100000000_xilinx_clock_pll_0 clk_200000000_xilinx_clock_pll_0 pll_clkfbout freq_refclk mem_refclk sync_pulse pll_clk3_out u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk oserdes_clk u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk oserdes_clk_1 u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk oserdes_clk_2 u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk oserdes_clk_3 oserdes_clk_4 oserdes_clk_5 oserdes_clk_6 oserdes_clk_7 clk_pll_i mmcm_ps_clk_bufg_in clk_div2_bufg_in iserdes_clkdiv oserdes_clkdiv iserdes_clkdiv_1 oserdes_clkdiv_1 iserdes_clkdiv_2 oserdes_clkdiv_2 iserdes_clkdiv_3 oserdes_clkdiv_3 oserdes_clkdiv_4 oserdes_clkdiv_5 oserdes_clkdiv_6 oserdes_clkdiv_7 pjtag_rclk
## foreach clock_a $clock_list {
## 	foreach clock_b $clock_list {
## 		if {$clock_a!=$clock_b} {
## 			set_false_path -from [get_clocks $clock_a] -to [get_clocks $clock_b]
## 		}
## 	}
## }
## touch ${IMP_RESULT_DIR}/set_cdc
## if {[file exist ${MANUAL_PNR_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from imp dir"
## 	source ${MANUAL_PNR_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_PNR_USER_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from user dir"
## 	source ${MANUAL_PNR_USER_FILE}
## } else {
## 	puts "\[INFO\] Place and route quickly"
## 	if [string equal ${OPT_DESIGN_OPTION} {}] {
## 		opt_design
## 	} else {
## 		eval [concat {opt_design} ${OPT_DESIGN_OPTION}]
## 	}
## 	if [string equal ${PLACE_DESIGN_OPTION} {}] {
## 		place_design
## 	} else {
## 		eval [concat {place_design} ${PLACE_DESIGN_OPTION}]
## 	}
## 	if [string equal ${ROUTE_DESIGN_OPTION} {}] {
## 		route_design
## 	} else {
## 		eval [concat {route_design} ${ROUTE_DESIGN_OPTION}]
## 	}
## 	touch ${IMP_RESULT_DIR}/route_top
## }
[INFO] Place and route quickly
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724769 ; free virtual = 1051545

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19af4902f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724770 ; free virtual = 1051545

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19af4902f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724733 ; free virtual = 1051508

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19af4902f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724733 ; free virtual = 1051508
Phase 1 Initialization | Checksum: 19af4902f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724733 ; free virtual = 1051508

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 19af4902f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724724 ; free virtual = 1051499

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 19af4902f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724656 ; free virtual = 1051431

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 19af4902f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724656 ; free virtual = 1051431
Phase 2 Timer Update And Timing Data Collection | Checksum: 19af4902f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724656 ; free virtual = 1051431

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 100 inverters resulting in an inversion of 902 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
CRITICAL WARNING: [Opt 31-430] Found a FDRE that its data pin is undriven. Driver is required to prevent unexpected behavior:i_platform/i_system_ddr/u_xilinx_ddr3_ctrl_axi32/u_xilinx_ddr3_ctrl_axi32_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 148193ac7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724554 ; free virtual = 1051329
Retarget | Checksum: 148193ac7
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 166 cells
INFO: [Opt 31-1021] In phase Retarget, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
Phase 4 Constant propagation | Checksum: 13ba0b8a8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724530 ; free virtual = 1051305
Constant propagation | Checksum: 13ba0b8a8
INFO: [Opt 31-389] Phase Constant propagation created 137 cells and removed 716 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724524 ; free virtual = 1051299
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724461 ; free virtual = 1051237
Phase 5 Sweep | Checksum: de4aa87c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7161.098 ; gain = 0.000 ; free physical = 724445 ; free virtual = 1051220
Sweep | Checksum: de4aa87c
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 118 cells

Phase 6 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[4]_0_BUFG_inst, Net: i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[4]_0
Phase 6 BUFG optimization | Checksum: c7012ea0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724380 ; free virtual = 1051156
BUFG optimization | Checksum: c7012ea0
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c7012ea0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724380 ; free virtual = 1051155
Shift Register Optimization | Checksum: c7012ea0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c7012ea0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724380 ; free virtual = 1051155
Post Processing Netlist | Checksum: c7012ea0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 128638898

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724315 ; free virtual = 1051090

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 7185.074 ; gain = 0.000 ; free physical = 724315 ; free virtual = 1051090
Phase 9.2 Verifying Netlist Connectivity | Checksum: 128638898

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724315 ; free virtual = 1051090
Phase 9 Finalization | Checksum: 128638898

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724315 ; free virtual = 1051090
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |             166  |                                             36  |
|  Constant propagation         |             137  |             716  |                                              0  |
|  Sweep                        |               1  |             118  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 128638898

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 7185.074 ; gain = 23.977 ; free physical = 724315 ; free virtual = 1051090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_STARTUPE2
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 128638898

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 731456 ; free virtual = 1058206
Ending Power Optimization Task | Checksum: 128638898

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 7391.926 ; gain = 206.852 ; free physical = 731451 ; free virtual = 1058201

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 128638898

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 731451 ; free virtual = 1058201
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 731449 ; free virtual = 1058199
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:31 . Memory (MB): peak = 7391.926 ; gain = 230.828 ; free physical = 731438 ; free virtual = 1058188
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 54 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 732837 ; free virtual = 1059587
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5a28e77

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 732836 ; free virtual = 1059586
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 732792 ; free virtual = 1059542

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	pjtag_rtck_IBUF_inst (IBUF.O) is locked to IOB_X0Y259
	pjtag_rtck_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y4
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a73adff4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 731980 ; free virtual = 1058729

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 208f736e3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:29 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737196 ; free virtual = 1063960

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 208f736e3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737198 ; free virtual = 1063962
Phase 1 Placer Initialization | Checksum: 208f736e3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:30 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737197 ; free virtual = 1063961

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 233cf710a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:36 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737196 ; free virtual = 1063960

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b78db30d

Time (s): cpu = 00:02:01 ; elapsed = 00:00:42 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737030 ; free virtual = 1063795

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b78db30d

Time (s): cpu = 00:02:02 ; elapsed = 00:00:43 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 737010 ; free virtual = 1063774

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 20d28df6f

Time (s): cpu = 00:04:16 ; elapsed = 00:01:35 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 735174 ; free virtual = 1061956

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b55008a2

Time (s): cpu = 00:04:41 ; elapsed = 00:01:41 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 735145 ; free virtual = 1061927

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 82 LUTNM shape to break, 3367 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 54, two critical 28, total 82, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1601 nets or LUTs. Breaked 82 LUTs, combined 1519 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 735143 ; free virtual = 1061925

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           82  |           1519  |                  1601  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           82  |           1519  |                  1601  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 106f17a86

Time (s): cpu = 00:05:10 ; elapsed = 00:01:51 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734971 ; free virtual = 1061753
Phase 2.5 Global Place Phase2 | Checksum: 2268c7162

Time (s): cpu = 00:05:19 ; elapsed = 00:01:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734980 ; free virtual = 1061762
Phase 2 Global Placement | Checksum: 2268c7162

Time (s): cpu = 00:05:19 ; elapsed = 00:01:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734980 ; free virtual = 1061762

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b3364607

Time (s): cpu = 00:05:43 ; elapsed = 00:02:00 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734977 ; free virtual = 1061759

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207293d5d

Time (s): cpu = 00:06:28 ; elapsed = 00:02:14 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734938 ; free virtual = 1061721

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26ba9bec7

Time (s): cpu = 00:06:30 ; elapsed = 00:02:15 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734903 ; free virtual = 1061722

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2282a86fe

Time (s): cpu = 00:06:30 ; elapsed = 00:02:16 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734892 ; free virtual = 1061722

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2af47f9ad

Time (s): cpu = 00:07:18 ; elapsed = 00:02:26 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 734924 ; free virtual = 1061707

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 27769504f

Time (s): cpu = 00:08:15 ; elapsed = 00:03:21 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727521 ; free virtual = 1054332

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 201aa5a66

Time (s): cpu = 00:08:22 ; elapsed = 00:03:27 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727519 ; free virtual = 1054330

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b5263c28

Time (s): cpu = 00:08:23 ; elapsed = 00:03:28 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727521 ; free virtual = 1054332
Phase 3 Detail Placement | Checksum: 1b5263c28

Time (s): cpu = 00:08:23 ; elapsed = 00:03:28 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727521 ; free virtual = 1054332

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18c9b1862

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.085 | TNS=-0.952 |
Phase 1 Physical Synthesis Initialization | Checksum: 15f6dfc02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727515 ; free virtual = 1054326
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[1]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/i_dca_neugemm00/i_dca_instance_0/i_dca_instance_03/i_rvx_instance_2/dca_signal_09_reg[0]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/external_rstnn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_15_reg[3]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[2]_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_1/rvx_signal_13_reg[3]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 7, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e0aa4166

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727520 ; free virtual = 1054331
Phase 4.1.1.1 BUFG Insertion | Checksum: 18c9b1862

Time (s): cpu = 00:09:37 ; elapsed = 00:03:47 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727518 ; free virtual = 1054329

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.510. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 24985018c

Time (s): cpu = 00:09:43 ; elapsed = 00:03:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727517 ; free virtual = 1054328

Time (s): cpu = 00:09:43 ; elapsed = 00:03:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727517 ; free virtual = 1054328
Phase 4.1 Post Commit Optimization | Checksum: 24985018c

Time (s): cpu = 00:09:44 ; elapsed = 00:03:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727517 ; free virtual = 1054328

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24985018c

Time (s): cpu = 00:09:45 ; elapsed = 00:03:53 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727518 ; free virtual = 1054329

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|                4x4|
|___________|___________________|___________________|
|      South|                8x8|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24985018c

Time (s): cpu = 00:09:46 ; elapsed = 00:03:53 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727519 ; free virtual = 1054330
Phase 4.3 Placer Reporting | Checksum: 24985018c

Time (s): cpu = 00:09:47 ; elapsed = 00:03:54 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727519 ; free virtual = 1054330

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727519 ; free virtual = 1054330

Time (s): cpu = 00:09:47 ; elapsed = 00:03:54 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727519 ; free virtual = 1054330
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29a23a489

Time (s): cpu = 00:09:48 ; elapsed = 00:03:54 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727518 ; free virtual = 1054329
Ending Placer Task | Checksum: 1c2a9d225

Time (s): cpu = 00:09:48 ; elapsed = 00:03:54 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727517 ; free virtual = 1054329
73 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:06 ; elapsed = 00:04:02 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 727518 ; free virtual = 1054329
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d22b88b3 ConstDB: 0 ShapeSum: c802cf22 RouteDB: 287b7a50
Post Restoration Checksum: NetGraph: 7ce11fb8 | NumContArr: 3257b868 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2348acd5a

Time (s): cpu = 00:01:51 ; elapsed = 00:00:30 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725038 ; free virtual = 1052522

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e4c5b17c

Time (s): cpu = 00:01:53 ; elapsed = 00:00:31 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724918 ; free virtual = 1052398

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e4c5b17c

Time (s): cpu = 00:01:54 ; elapsed = 00:00:31 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724922 ; free virtual = 1052398
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bd891487

Time (s): cpu = 00:03:54 ; elapsed = 00:00:59 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724914 ; free virtual = 1052186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.922  | TNS=0.000  | WHS=-0.287 | THS=-1833.302|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 29cd37880

Time (s): cpu = 00:04:28 ; elapsed = 00:01:08 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724904 ; free virtual = 1052148

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00167412 %
  Global Horizontal Routing Utilization  = 0.00224641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 163201
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 163200
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 321cfdc2a

Time (s): cpu = 00:04:32 ; elapsed = 00:01:09 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724892 ; free virtual = 1052131

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 321cfdc2a

Time (s): cpu = 00:04:32 ; elapsed = 00:01:09 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724892 ; free virtual = 1052131

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2684baa69

Time (s): cpu = 00:05:15 ; elapsed = 00:01:22 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724893 ; free virtual = 1052109
Phase 4 Initial Routing | Checksum: 2684baa69

Time (s): cpu = 00:05:17 ; elapsed = 00:01:22 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724891 ; free virtual = 1052108

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 37956
 Number of Nodes with overlaps = 4505
 Number of Nodes with overlaps = 901
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 286053bea

Time (s): cpu = 00:08:16 ; elapsed = 00:02:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725213 ; free virtual = 1052778
Phase 5 Rip-up And Reroute | Checksum: 286053bea

Time (s): cpu = 00:08:17 ; elapsed = 00:02:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725213 ; free virtual = 1052778

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 286053bea

Time (s): cpu = 00:08:18 ; elapsed = 00:02:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725212 ; free virtual = 1052774

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 286053bea

Time (s): cpu = 00:08:18 ; elapsed = 00:02:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725212 ; free virtual = 1052774
Phase 6 Delay and Skew Optimization | Checksum: 286053bea

Time (s): cpu = 00:08:19 ; elapsed = 00:02:52 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725212 ; free virtual = 1052774

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.313  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1e1f06eb2

Time (s): cpu = 00:08:34 ; elapsed = 00:02:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725202 ; free virtual = 1052768
Phase 7 Post Hold Fix | Checksum: 1e1f06eb2

Time (s): cpu = 00:08:34 ; elapsed = 00:02:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725206 ; free virtual = 1052768

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.0458 %
  Global Horizontal Routing Utilization  = 19.5333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e1f06eb2

Time (s): cpu = 00:08:37 ; elapsed = 00:02:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725197 ; free virtual = 1052752

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e1f06eb2

Time (s): cpu = 00:08:38 ; elapsed = 00:02:55 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725195 ; free virtual = 1052750

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d479d4a3

Time (s): cpu = 00:08:52 ; elapsed = 00:03:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725174 ; free virtual = 1052741

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1d479d4a3

Time (s): cpu = 00:08:54 ; elapsed = 00:03:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725175 ; free virtual = 1052741

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.313  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1d479d4a3

Time (s): cpu = 00:08:54 ; elapsed = 00:03:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725175 ; free virtual = 1052741
Total Elapsed time in route_design: 185.16 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 231935c0b

Time (s): cpu = 00:08:55 ; elapsed = 00:03:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725174 ; free virtual = 1052740
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 231935c0b

Time (s): cpu = 00:08:56 ; elapsed = 00:03:06 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725174 ; free virtual = 1052740

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:58 ; elapsed = 00:03:07 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725173 ; free virtual = 1052739
## write_checkpoint -force ${IMP_RESULT_DIR}/route
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725172 ; free virtual = 1052739
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725172 ; free virtual = 1052739
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.34 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725147 ; free virtual = 1052734
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725079 ; free virtual = 1052735
Wrote PlaceStorage: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724967 ; free virtual = 1052733
Wrote Netlist Cache: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724949 ; free virtual = 1052733
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724948 ; free virtual = 1052733
Write Physdb Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724948 ; free virtual = 1052732
INFO: [Common 17-1381] The checkpoint '/home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725040 ; free virtual = 1052734
## report_route_status -file ${IMP_RESULT_DIR}/route_status.rpt
report_route_status: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 725037 ; free virtual = 1052730
## report_timing_summary -file ${IMP_RESULT_DIR}/route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:24 ; elapsed = 00:00:17 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724919 ; free virtual = 1052727
## report_timing -sort_by group -max_paths 100 -path_type summary -file ${IMP_RESULT_DIR}/route_timing_max.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
## report_clock_utilization -file ${IMP_RESULT_DIR}/clock_util.rpt
## report_utilization -file ${IMP_RESULT_DIR}/route_util.rpt
## report_utilization -hierarchical  -file ${IMP_RESULT_DIR}/route_util_hier.rpt
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724915 ; free virtual = 1052725
## report_power -file ${IMP_RESULT_DIR}/route_power.rpt
Command: report_power -file /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/route_power.rpt
INFO: [Power 33-23] Power model is not available for i_STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724913 ; free virtual = 1052723
## report_power -hier all -hierarchical_depth 10 -file ${IMP_RESULT_DIR}/route_power_hier.rpt
Command: report_power -hier all -hierarchical_depth 10 -file /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/route_power_hier.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724803 ; free virtual = 1052613
## report_io -file ${IMP_RESULT_DIR}/route_io.rpt 
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7391.926 ; gain = 0.000 ; free physical = 724802 ; free virtual = 1052612
## write_verilog -force ${IMP_RESULT_DIR}/${TOP_MODULE}.v
## write_bitstream -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit
Command: write_bitstream -force /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/starc_vera1_fpga.genesys2-eb.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/kshan/rvx_repos/npx-fpga-sdk/platform/starc_vera1/imp_genesys2-eb_2026-02-04/imp_result/starc_vera1_fpga.genesys2-eb.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:47 ; elapsed = 00:00:43 . Memory (MB): peak = 7899.141 ; gain = 507.215 ; free physical = 731365 ; free virtual = 1059345
## if [string equal $IMP_MODE "debug"] {
## 	write_debug_probes -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.ltx
## }
## touch ${IMP_RESULT_DIR}/gen_bit
# close_project
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7899.141 ; gain = 0.000 ; free physical = 731695 ; free virtual = 1059328
INFO: [Common 17-206] Exiting Vivado at Wed Feb  4 19:19:40 2026...
