ieee ciparsim cach intersect properti assist rapid singl pass fifo cach simul techniqu mohammad shihabul haqu jorgen peddersen sri parameswaran school comput scienc engin univers south wale australia email mhaqu jorgenp sridevan abstract cach rate time analysi system perform predict decid best cach memori embed system meet tighter constraint singl pass simul allow design find number cach miss accur cach memori singl pass simul system reli heavili cach inclus properti allow rapid simul cach configur applic inclus properti discov applic lru replac polici base cach lru base cach rare implement real life circuit complex larger cach associ embed processor typic fifo replac polici cach full inclus properti exploit paper time introduc cach properti call intersect properti help reduc singl pass simul time manner inclus properti intersect properti defin condit met prove element exist larger cach avoid search time discuss three intersect properti cach fifo replac polici paper rapid singl pass fifo cach simul ciparsim propos ciparsim singl pass simul depend fifo cach properti reduc simul time simul time time faster averag time faster compar state art singl pass fifo cach simul cach configur test ciparsim produc cach hit rate applic accur cach configur simul intersect properti predict averag total hit reduc simul time immens introduct comput system energi consumpt execut time system perform execut appli cation great influenc cach rate configur combin cach paramet number cach set set size associ size block size cach memori memori erarchi cach rate trace cach configur general unpredict find cach rate cach configur decid suitabl configur total number cach miss applic cach memori analyt model propos energi consumpt subject cach memori exe cution time applic system perform estim decid best cach memori embed system time analysi cach rate applic determin best cach configur power area perform constraint cach rate configur save time detect cach rate applic cach memori simul memori access trace hardwar detail real applic execut real cach memori robust time save resourc generous variant trace driven simul singl pass simul singl pass simul multipl cach configur simul read trace memori access duce trace read time singl pass simul deploy speedup mechan custom data structur repres cach memori search updat data cach memori associ list wave clt addit custom tailor data structur cach inclus properti introduc mattson popular reduc cach simul time inclus properti indic element cach configur configur inclus properti allow simul step avoid save simul time enorm larg group cach configur simul cach inclus properti hold fifo cach previous studi predict sta tus singl fifo cach configur method articl translat well predict content multipl cach singl pass simul simultan cach replac polici fifo advantag replac polici cach fifo replac polici demonstr lower energi consumpt pare cach lru replac polici simpl design fifo cach inexpens implement reason fifo cach replac polici embed processor tensilica xtensa processor intel xscale processor fast simul decid cach rate applic fifo cach great demand meet demand smart data structur base cach simul possibl util cach inclus properti addit smart data structur great reduc simul time best knowledg simul propos util fifo cach properti reduc singl pass simul time paper time initi reduc singl pass simul time fifo cach util fifo cach properti introduc cach properti intersect properti help speed cach simul principl inclus properti present three cach intersect properti fifo replac polici util three intersect properti custom tailor space time save data structur propos singl pass fifo cach simul ciparsim ciparsim kind util fifo cach properti intersect properti speedup simul experiment ciparsim outperform singl pass fifo cach simul scud dew spec mediabench applic test consid scud state art singl pass fifo cach simul dew simul cach vari set size singl pass trace file problem statement memori access trace set cach configur fifo replac ment polici reduc simul time find cach rate cach configur execut trace util fifo cach properti layout rest paper structur present work iii introduc concept cach intersect properti present three fifo cach intersect properti describ rapid singl pass fifo cach simul ciparsim custom tailor data structur describ experiment setup discuss spec mediabench applic con clude paper work mechan acceler trace driven simul find cach rate studi long time improv depend accuraci simul acceler techniqu categor categori method limit accuraci call estim method heurist depen dent method fast prefer accuraci simul result requir propos acceler trace driven cach simul accuraci propos propos broad categor compress trace simul parallel simul iii singl pass simul compress trace simul redund prune compress memori access trace compress trace consider shorter actual memori access trace simul time reduc success simul reli compress addit time compress decompress trace file accur add overhead actual cach simul time exampl compress trace simul approach reduc simul time propos call parallel simul perform simula tion group cach configur parallel multipl processor depend sourc parallel propos categor subcategori propos base set parallel simul cach set cach configur processor han propos method exploit set parallel parallel search request data block cach set heidelberg introduc time parallel nicol propos stack distanc base parallel simul parallel sim ulat method undoubt speed simul process main limit high resourc demand perform simul parallel resourc hungri behavior implement cost contrast parallel simul process unit optim singl pass simul approach singl pass simul combin parallel compress trace simul speedup singl pass simul approach exploit inclus properti custom tailor data structur reduc process time help extra hardwar articl publish hill studi vari associ cach search rapid singl pass cach simul approach sugumar effort exploit cach inclus properti introduc binomi tree speed lru singl pass cach simul propos method improv method util binari tree cach inclus properti base lru replac polici method simul multipl cach configur singl pass applic trace propos advanc propos compress method reduc simul time janapsatya propos method travers binari tree top fashion exploit tempor local cach access crcb algorithm improv simul time techniqu runtim prune trace file inclus properti haqu top travers bottom top travers binari simul tree will enabl simul exploit set inclus properti lru cach dew scud propos perform rapid singl pass simul fifo cach exploit ing custom tailor data structur space hungri behavior time consum manipul custom tailor data structur left room improv best knowledg today cach properti propos fifo cach exploit singl pass simul acceler oper contribut time cach properti call intersect properti introduc articl predict exist memori block content multipl fifo cach singl pass simul three fifo cach intersect properti propos reduc simul time fifo singl pass simul rapid singl pass fifo cach simul ciparsim propos util propos fifo intersect properti faster perform fifo cach simul best knowledg ciparsim singl pass cach simul fifo cach properti reduc simul time experi present spec mediabench applic fectiv intersect properti cach simul ciparsim iii inclus properti intersect properti mattson defin inclus properti condit larger cach superset smaller cach point time hold altern cach cach size pre fetch number set replac polici induc total prioriti order referenc memori block map cach set refer prioriti order decid replac cach block lru replac polici featur inclus properti hold cach simul smaller cach realiz memori block content will larger cach content smaller cach access simul avoid larger cach access inclus properti intersect properti propos predict avail memori block address cach configur base presenc configur tersect properti requir condit oppos inher inclus properti intersect properti cach replac polici larg lri tag list tag list access fifo inclus properti cach cach mri placement polici cach differ associ set size cach size replac polici intersect properti condit exampl case content content content insid content content predict condit exampl cach intersect prop erti access memori block cach memori will cach memori access memori block propos tag list mri access lri inclus properti crcb algorithm singl pass simul intersect properti condit met cach configur simul current access avoid cach configur predict intersect properti note inclus properti intersect properti intersect properti cach inclus properti fifo intersect properti small cach tag list prove fifo cach intersect properti rapid singl pass simul fifo cach configur context assum cach size constant consid cach configur term larger smaller appli cach configur refer set size associ larger cach equal greater set size equal greater associ greater intersect properti element insert fifo cach associ locat larg fifo cach associ element replac pointer larger cach direct replac guarante exist memori block content larger cach long remain smaller cach proof prove cach intersect properti figur maximum number insert larger cach insert element smaller cach analysi situat will occur element insert mri smaller cach element smaller cach miss larger cach will call uncommon element order exist element cach replac larg cach remain element smaller cach appear replac pointer larger cach figur layout cach remain element letter element larger cach label matter lri indic insert element suppos replac insert access pattern requir access element replac remain element exam ple remain element access order exampl case fig exampl case intersect properti larger cach will replac replac replac element access will replac element smaller cach well element larger cach largest amount replac occur larger cach replac smaller cach total number insert final situat previous exampl figur element insert mark long locat element initi replac pointer exampl remov larger cach remov smaller cach time earlier intersect properti fifo cach replac ment polici insert mri element set associ cach cach set line set size larger fifo cach configur set size associ proof call mri element set cach element call time insert time insert access element cach configur counter exampl intersect properti occur larger cach futur time access longer mri counter exampl requir larger cach lri mri small cach larg cach mri lri file trace function addressevalu record cach cach configur configur simul tree place place pointer locat cach smallest configur track flag fals mri set set intersect flag true smallest associ configur multi set tabl ciparsim select tree level smallest cach set size larger largest set size smallest associ rack lag rue record cach hit remain cach return addressevalu mri set rack lag rue record cach hit remain cach return addressevalu set rack lag rue record cach hit select cach chang rack lag als mri configur tree node simul tree mri intersect flag true record cach hit cach select cach set size jump record cach hit select cach updat intersect flag ativ larger largest associ record cach select cach pointer memori address ciparsim associ list fig ciparsim data structur pointer memori address place pointer locat select cach record cach hit select cach associ track flag set fals exist memori block associ select tree node access track flag set true track flag help exploit third intersect properti iii cach hit fifo associ track flag set true indic memori block content larger fifo cach configur simul tree smallest associ larger bit intersect flag associ cach smallest associ list simul tree node extra bit will help util intersect properti iii memori block tag insert cach smallest associ list tree node intersect flag set true memori block tag smallest associ element replac pointer larger associ list tree node memori block content smallest associ tree node access simul avoid larger associ intersect flag true ciparsim smallest associ larger mra tag save simul tree node separ simul direct map cach figur exampl tree node figur present fifo associ list illustr associ associ node second level tree figur second level tree figur repres fifo cach set size cach list associ pointer memori block address tabl ciparsim pointer ciparsim updat bit array address will evict associ list tree node node ciparsim simul approach simul applic trace ciparsim read quest memori block address time trace file evalu fifo cach configur simul ciparsim simul consecut request address request memori block address cach hit evalu continu smallest largest fifo cach lotoakb luep meamdodryr bsslock meamori block set size size set valid bit tag data valid bit tag data cach set top level bottom level valid bit tag data cach set tabl track_flag associ pointer pointer memori memori address address associ pointer memori address pointer memori address valid bit valid bit tag tag data data valid bit tag data set size tabl cach set size cach hit evalu continu smallest largest associ list move set size cach simul start top smallest associ list simul tree finish bottom largest associ list function addressevalu illustr process evalu ate address request determin hit fifo cach configur set size associ cach size consider assum associ smallest set size simul fulli associ cach function repres tabl textual descript flow function addressevalu evalu start search address appropri set binari search address tabl ciparsim declar cach cach configur pointer locat cach configur mri associ associ track flag set fals select cach associ smallest associ intersect flag set true ciparsim select cach set size start smallest cach set size evalu cach configur select cach set size select cach set size associ select evalu start smallest associ cach occur cach memori ciparsim record cach place pointer select configur point locat cach hit ciparsim record cach hit continu evalu cach memori extra step select cach configur smallest associ smallest associ miss cach smallest associ track flag cach set fals set mri cach cach cach hit record remain configur track flag true third intersect properti iii evalu stop select cach track flag set true mri entri check mri cach hit record remain cach configur second intersect properti iii track flag set true evalu stop mri cach hit record select cach associ pick evalu set track flag true smallest associ larger select cach smallest associ cach hit declar configur set size intersect flag true intersect properti iii smallest associ cach intersect flag fals ciparsim record cach hit current cach continu evalu configur select cach smallest associ ciparsim updat intersect flag select cach intersect properti iii intersect flag set true cach config urat set size larger configur smallest associ element replac pointer direct replac intersect flag set fals procedur determin acceler gain ciparsim compar simul time singl pass fifo cach simul scud dew purpos implement scud dew specif provid refer articl ciparsim scud simul fifo cach vari set size associ singl pass dew simul fifo cach vari set size singl pass parallel dew repeat multipl time simul machin simul associ repetit trace file read dew compar perform simul twenti spec benchmark applic general purpos scientif comput applic mediabench applic embed system applic applic execut sim plescalar pisa generat memori trace file simpoint identifi relev stage spec program spec applic trace generat simul instruct point identifi simpoint reduct perform larg size memori trace generat spec applic spec program upward billion instruct applic trace fed simul implement simul execut machin dual core processor main memori cach pre distribut process core note trace driven cach simul find number cach miss applic trace produc wrong execut general purpos processor embed processor long trace file space limit simul present spec applic mediabench applic articl applic present column tabl applic select depend total number memori access select applic memori access sixtrack jpeg decod applic memori access eon decod remain applic extrem ammp decod number memori access applic present sixth column tabl cach set size size byte associ tabl cach configur paramet compar perform scud dew fifo cach configur unifi cach simul three simul generat total number cach miss tabl fifo cach configur deriv cach paramet tabl simul time dew scud ciparsim present column present cach size byte present space limit column simul applic cach size byte simul time hour min total access cach total hit hit predict dew scud ciparsim spec general purpos scientif comput applic sixtrack swim ammp mesa eon mcf sixtrack swim ammp mesa eon mcf sixtrack swim ammp mesa eon mcf mediabench embed system applic jpeg dec dec dec jpeg enc enc jpeg dec dec dec jpeg enc enc jpeg dec dec dec jpeg enc enc tabl simul time perform analysi time dew scud ciparsim simul cach configur tabl cach size applic ciparsim faster perform dew scud dew ciparsim highest speedup time applic eon block size byte case simul time time scud ciparsim time speedup best applic eon cach size byte case simul time execut time averag ciparsim time faster dew time faster scud speedup dew scud simul time ciparsim time present figur spec mediabench applica tion simul ciparsim record number cach hit predict intersect properti discuss paper column total number cach hit predict second third tersect properti simul cach configur cach size total number cach hit occur present column second third intersect properti predict total cach hit sixtrack total number hit billion billion hit predict second intersect properti predict third intersect properti check effect intersect properti intersect flag tag associ intersect properti appli smallest associ greater present column total number cach hit occur associ consid intersect properti predict total hit observ sixtrack block size byte case total number cach hit billion billion predict intersect properti larg number cach hit predict erag hit predict ciparsim intersect properti time consum simul step avoid addit profound role intersect proper tie reduc simul time ciparsim data structur play notic role scud ciparsim divid tabl smaller set binari search search small set element find request memori block memori block lookup tabl fast bit oper perform determin cach hit miss bit array help reduc simul time ciparsim space generous scud ciparsim tabl simul tree space consumpt scud bit array tabl entri dew consum space scud ciparsim space generous data structur allow fig speedup ciparsim simul cach configur vari set size associ conclus assist singl pass simul fifo cach kind cach properti call intersect properti haqu peddersen janapsatya parameswaran dew fast level cach simul approach embed processor fifo replac polici proceed design autom test europ haqu peddersen janapsatya parameswaran scud fast singl pass cach simul approach embed processor round robin replac polici dac proceed design autom confer york usa introduc paper predict larg number cach acm heidelberg stone parallel trace driven cach simul hit accur intersect properti help avoid simul larg number cach singl pass time partit wsc proceed confer winter simul piscataway usa ieee simul paper three cach intersect properti press hen spec measur cpu perform discuss singl pass simul util intersect properti singl pass fifo cach simul ciparsim present paper great improv perform compar simul find cach rate applic millennium comput juli hill smith evalu associ cpu cach ieee tran comput horiuchi kohara togawa yanagisawa ohtsuki data cach optim system applic processor core experiment evalu ieic technic report fifo cach configur vic parameswaran find optim refer intel xscale microprocessor data book processor datasheet arm limit processor datasheet arm limit zoubi milenkov milenkov perform evalu cach replac polici spec benchmark suit acm proceed annual southeast region confer barriga ayani parallel cach simul multiprocessor workstatt proc int conf parallel process icpp volum burger austin simplescalar tool set version sigarch comput archit news ghosh martonosi malik cach equat compil framework analyz tune memori behavior acm transact program languag system greg erez jeremi brad simpoint faster flexibl program analysi journal instruct level parallel grund reinek abstract interpret fifo replac proceed intern symposium static analysi sas berlin heidelberg springer verlag grund reinek precis effici fifo replac analysi base static phase detect proceed euromicro confer real time system ecrt washington usa ieee comput societi janapsatya ignjato cach configur embed system asp dac lee potkonjak mangion smith mediabench tool evalu synthes multimedia communic system negi mitra roychoudhuri design space explor cach compress trace mattson gecsei slutz traiger evalu techniqu storag hierarchi ibn system journal milenkov milenkov effici singl pass trace compr sion techniqu util instruct stream acm tran model comput simul nicol greenberg lubachevski massiv parallel algorithm trace driven cach simul ieee tran parallel distrib syst reinek grund relat competit analysi cach replac polici proceed acm sigplan sigb confer languag compil tool embed system lctes york usa acm reinek grund berg wilhelm time predict cach replac polici real time system novemb sugumar abraham set associ cach simul general binomi tree acm tran comput syst thiel wilhelm design time predict real time syst novemb tojo togawa yanagisawa ohtsuki exact fast cach simul embed system asp dac proceed confer asia south pacif design autom han xiaopeng zhiqiang cach simul base gpu acceler simutool proceed intern con ieee press wang baer effici trace driven simul method ferenc simul tool techniqu icst brussel belgium belgium icst institut comput scienc social informat telecommun engin haqu janapsatya parameswaran susesim fast simul strategi find optim cach configur embed system code isss proceed ieee acm intern confer hardwar softwar codesign system synthesi cach perform analysi sigmetr proceed acm sigmetr confer measur model comput system york usa acm wolf iter cach simul embed cpus trace strip code proceed seventh intern workshop hardwar softwar codesign york usa acm xtensa xtensa product byte byte byte byte byte byte dew scud applic 