{"index": 837, "svad": "This property verifies that the signal a_is_norm is driven to 0 one clock cycle after the reset signal rst is asserted.\n\nThe assertion triggers on every positive edge of the clock signal clk, but is disabled when rst is 0. When rst becomes 1, the property requires that on the very next clock cycle, a_is_norm must be 0.\n\nThe timing relationship is precisely one clock cycle between rst being asserted and a_is_norm being checked for 0.", "reference_sva": "property p_a_is_norm_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 a_is_norm == 0;\nendproperty\nassert_p_a_is_norm_reset: assert property (p_a_is_norm_reset) else $error(\"Assertion failed: a_is_norm signal is not 0 one cycle after rst is asserted\");", "generated_sva": "property p_a_is_norm_after_rst;\n    @(posedge clk) disable iff (rst == 0)\n    (rst == 1) |=> (a_is_norm == 0);\nendproperty\n\nassert property (p_a_is_norm_after_rst);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_a_is_norm_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `a_is_norm`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `rst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `rst == 1`\n    * Response condition: `##1 a_is_norm == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `rst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 a_is_norm == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (rst == 0)`\n    * Property is disabled when reset `rst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) rst == 1 |-> ##1 a_is_norm == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_a_is_norm_reset;\n    @(posedge clk) disable iff (rst == 0)\n        rst == 1 |-> ##1 a_is_norm == 0;\nendproperty\nassert_p_a_is_norm_reset: assert property (p_a_is_norm_reset) else $error(\"Assertion failed: a_is_norm signal is not 0 one cycle after rst is asserted\");\n```\n\n**Summary:**\nProperty `p_a_is_norm_reset` uses overlapping implication synchronized to `clk`.", "error_message": null, "generation_time": 2.449740409851074, "verification_time": 0.005753517150878906, "from_cache": false}