Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 09:14:03 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.378        0.000                      0                 1563        0.023        0.000                      0                 1563       54.305        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              86.378        0.000                      0                 1559        0.023        0.000                      0                 1559       54.305        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.536        0.000                      0                    4        1.295        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       86.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.378ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.406ns  (logic 4.075ns (16.697%)  route 20.331ns (83.303%))
  Logic Levels:           25  (LUT3=1 LUT5=1 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.675    13.159    L_reg/M_sm_ra1[2]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.283 r  L_reg/temp_out0__0_i_17/O
                         net (fo=16, routed)          1.219    14.502    sm/M_alum_a[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.118    14.620 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=1, routed)           0.436    15.057    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.383 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=3, routed)           0.540    15.923    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.047 r  sm/D_registers_q[7][7]_i_5/O
                         net (fo=3, routed)           0.680    16.727    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.851 r  sm/D_registers_q[7][9]_i_5/O
                         net (fo=3, routed)           0.373    17.224    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  sm/D_registers_q[7][11]_i_5/O
                         net (fo=3, routed)           0.514    17.862    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.986 r  sm/D_registers_q[7][13]_i_5/O
                         net (fo=3, routed)           0.330    18.316    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.440 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=3, routed)           0.307    18.747    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  sm/D_registers_q[7][16]_i_5/O
                         net (fo=3, routed)           0.632    19.503    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.627 r  sm/D_registers_q[7][18]_i_5/O
                         net (fo=3, routed)           0.574    20.201    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.325 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=3, routed)           0.456    20.780    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.904 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=4, routed)           0.451    21.355    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.479 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=3, routed)           0.681    22.161    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.124    22.285 r  sm/D_registers_q[7][26]_i_6/O
                         net (fo=3, routed)           0.692    22.977    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.150    23.127 r  sm/D_registers_q[7][27]_i_7/O
                         net (fo=3, routed)           0.325    23.452    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.328    23.780 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.813    24.593    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.494    25.211    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.598    26.933    sm/M_alum_out[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    27.057 r  sm/D_states_q[0]_i_26/O
                         net (fo=1, routed)           0.684    27.740    sm/D_states_q[0]_i_26_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    27.864 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.798    28.662    sm/D_states_q[0]_i_8_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124    28.786 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    28.786    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    29.003 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.599    29.602    sm/D_states_d__0[0]
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDSE (Setup_fdse_C_D)       -0.256   115.980    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        115.980    
                         arrival time                         -29.602    
  -------------------------------------------------------------------
                         slack                                 86.378    

Slack (MET) :             86.448ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.362ns  (logic 4.075ns (16.727%)  route 20.287ns (83.273%))
  Logic Levels:           25  (LUT3=1 LUT5=1 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.675    13.159    L_reg/M_sm_ra1[2]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.283 r  L_reg/temp_out0__0_i_17/O
                         net (fo=16, routed)          1.219    14.502    sm/M_alum_a[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.118    14.620 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=1, routed)           0.436    15.057    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.383 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=3, routed)           0.540    15.923    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.047 r  sm/D_registers_q[7][7]_i_5/O
                         net (fo=3, routed)           0.680    16.727    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.851 r  sm/D_registers_q[7][9]_i_5/O
                         net (fo=3, routed)           0.373    17.224    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  sm/D_registers_q[7][11]_i_5/O
                         net (fo=3, routed)           0.514    17.862    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.986 r  sm/D_registers_q[7][13]_i_5/O
                         net (fo=3, routed)           0.330    18.316    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.440 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=3, routed)           0.307    18.747    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  sm/D_registers_q[7][16]_i_5/O
                         net (fo=3, routed)           0.632    19.503    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.627 r  sm/D_registers_q[7][18]_i_5/O
                         net (fo=3, routed)           0.574    20.201    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.325 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=3, routed)           0.456    20.780    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.904 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=4, routed)           0.451    21.355    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.479 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=3, routed)           0.681    22.161    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.124    22.285 r  sm/D_registers_q[7][26]_i_6/O
                         net (fo=3, routed)           0.692    22.977    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.150    23.127 r  sm/D_registers_q[7][27]_i_7/O
                         net (fo=3, routed)           0.325    23.452    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.328    23.780 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.813    24.593    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.494    25.211    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.598    26.933    sm/M_alum_out[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    27.057 r  sm/D_states_q[0]_i_26/O
                         net (fo=1, routed)           0.684    27.740    sm/D_states_q[0]_i_26_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    27.864 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.798    28.662    sm/D_states_q[0]_i_8_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124    28.786 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    28.786    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    29.003 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.555    29.558    sm/D_states_d__0[0]
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDSE (Setup_fdse_C_D)       -0.242   116.007    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.007    
                         arrival time                         -29.558    
  -------------------------------------------------------------------
                         slack                                 86.448    

Slack (MET) :             86.587ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.217ns  (logic 4.075ns (16.827%)  route 20.142ns (83.173%))
  Logic Levels:           25  (LUT3=1 LUT5=1 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.675    13.159    L_reg/M_sm_ra1[2]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.283 r  L_reg/temp_out0__0_i_17/O
                         net (fo=16, routed)          1.219    14.502    sm/M_alum_a[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.118    14.620 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=1, routed)           0.436    15.057    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.383 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=3, routed)           0.540    15.923    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.047 r  sm/D_registers_q[7][7]_i_5/O
                         net (fo=3, routed)           0.680    16.727    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.851 r  sm/D_registers_q[7][9]_i_5/O
                         net (fo=3, routed)           0.373    17.224    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  sm/D_registers_q[7][11]_i_5/O
                         net (fo=3, routed)           0.514    17.862    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.986 r  sm/D_registers_q[7][13]_i_5/O
                         net (fo=3, routed)           0.330    18.316    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.440 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=3, routed)           0.307    18.747    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  sm/D_registers_q[7][16]_i_5/O
                         net (fo=3, routed)           0.632    19.503    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.627 r  sm/D_registers_q[7][18]_i_5/O
                         net (fo=3, routed)           0.574    20.201    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.325 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=3, routed)           0.456    20.780    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.904 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=4, routed)           0.451    21.355    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.479 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=3, routed)           0.681    22.161    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.124    22.285 r  sm/D_registers_q[7][26]_i_6/O
                         net (fo=3, routed)           0.692    22.977    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.150    23.127 r  sm/D_registers_q[7][27]_i_7/O
                         net (fo=3, routed)           0.325    23.452    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.328    23.780 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.813    24.593    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.494    25.211    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.598    26.933    sm/M_alum_out[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    27.057 r  sm/D_states_q[0]_i_26/O
                         net (fo=1, routed)           0.684    27.740    sm/D_states_q[0]_i_26_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    27.864 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.798    28.662    sm/D_states_q[0]_i_8_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124    28.786 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    28.786    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    29.003 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.409    29.413    sm/D_states_d__0[0]
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDSE (Setup_fdse_C_D)       -0.236   116.000    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.000    
                         arrival time                         -29.413    
  -------------------------------------------------------------------
                         slack                                 86.587    

Slack (MET) :             86.643ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.173ns  (logic 4.075ns (16.858%)  route 20.098ns (83.142%))
  Logic Levels:           25  (LUT3=1 LUT5=1 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          1.675    13.159    L_reg/M_sm_ra1[2]
    SLICE_X45Y68         LUT6 (Prop_lut6_I2_O)        0.124    13.283 r  L_reg/temp_out0__0_i_17/O
                         net (fo=16, routed)          1.219    14.502    sm/M_alum_a[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.118    14.620 r  sm/D_registers_q[7][5]_i_6/O
                         net (fo=1, routed)           0.436    15.057    sm/alum/adder/rca/M_fa_cin[2]
    SLICE_X49Y60         LUT6 (Prop_lut6_I3_O)        0.326    15.383 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=3, routed)           0.540    15.923    sm/alum/adder/rca/M_fa_cin[4]
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124    16.047 r  sm/D_registers_q[7][7]_i_5/O
                         net (fo=3, routed)           0.680    16.727    sm/alum/adder/rca/M_fa_cin[6]
    SLICE_X49Y64         LUT6 (Prop_lut6_I3_O)        0.124    16.851 r  sm/D_registers_q[7][9]_i_5/O
                         net (fo=3, routed)           0.373    17.224    sm/alum/adder/rca/M_fa_cin[8]
    SLICE_X48Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.348 r  sm/D_registers_q[7][11]_i_5/O
                         net (fo=3, routed)           0.514    17.862    sm/alum/adder/rca/M_fa_cin[10]
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.986 r  sm/D_registers_q[7][13]_i_5/O
                         net (fo=3, routed)           0.330    18.316    sm/alum/adder/rca/M_fa_cin[12]
    SLICE_X50Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.440 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=3, routed)           0.307    18.747    sm/alum/adder/rca/M_fa_cin[14]
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.871 r  sm/D_registers_q[7][16]_i_5/O
                         net (fo=3, routed)           0.632    19.503    sm/alum/adder/rca/M_fa_cin[16]
    SLICE_X51Y58         LUT6 (Prop_lut6_I3_O)        0.124    19.627 r  sm/D_registers_q[7][18]_i_5/O
                         net (fo=3, routed)           0.574    20.201    sm/alum/adder/rca/M_fa_cin[18]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.325 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=3, routed)           0.456    20.780    sm/alum/adder/rca/M_fa_cin[20]
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.124    20.904 r  sm/D_registers_q[7][22]_i_6/O
                         net (fo=4, routed)           0.451    21.355    sm/alum/adder/rca/M_fa_cin[22]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.479 r  sm/D_registers_q[7][24]_i_6/O
                         net (fo=3, routed)           0.681    22.161    sm/alum/adder/rca/M_fa_cin[24]
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.124    22.285 r  sm/D_registers_q[7][26]_i_6/O
                         net (fo=3, routed)           0.692    22.977    sm/alum/adder/rca/M_fa_cin[26]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.150    23.127 r  sm/D_registers_q[7][27]_i_7/O
                         net (fo=3, routed)           0.325    23.452    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X52Y62         LUT6 (Prop_lut6_I2_O)        0.328    23.780 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.813    24.593    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    24.717 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.494    25.211    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124    25.335 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=24, routed)          1.598    26.933    sm/M_alum_out[0]
    SLICE_X63Y70         LUT6 (Prop_lut6_I3_O)        0.124    27.057 r  sm/D_states_q[0]_i_26/O
                         net (fo=1, routed)           0.684    27.740    sm/D_states_q[0]_i_26_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.124    27.864 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.798    28.662    sm/D_states_q[0]_i_8_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I0_O)        0.124    28.786 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    28.786    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    29.003 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.366    29.369    sm/D_states_d__0[0]
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDSE (Setup_fdse_C_D)       -0.237   116.012    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.012    
                         arrival time                         -29.369    
  -------------------------------------------------------------------
                         slack                                 86.643    

Slack (MET) :             86.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.860ns  (logic 8.250ns (34.577%)  route 15.610ns (65.423%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.940    29.056    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDSE (Setup_fdse_C_CE)      -0.205   116.031    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -29.056    
  -------------------------------------------------------------------
                         slack                                 86.975    

Slack (MET) :             86.975ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.860ns  (logic 8.250ns (34.577%)  route 15.610ns (65.423%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.940    29.056    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X62Y69         FDSE (Setup_fdse_C_CE)      -0.205   116.031    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.031    
                         arrival time                         -29.056    
  -------------------------------------------------------------------
                         slack                                 86.975    

Slack (MET) :             87.002ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.868ns  (logic 8.250ns (34.565%)  route 15.618ns (65.435%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.948    29.064    sm/D_states_q[7]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y69         FDRE (Setup_fdre_C_CE)      -0.169   116.067    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -29.064    
  -------------------------------------------------------------------
                         slack                                 87.002    

Slack (MET) :             87.002ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.868ns  (logic 8.250ns (34.565%)  route 15.618ns (65.435%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 116.013 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.948    29.064    sm/D_states_q[7]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.498   116.013    sm/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   116.271    
                         clock uncertainty           -0.035   116.236    
    SLICE_X64Y69         FDRE (Setup_fdre_C_CE)      -0.169   116.067    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.067    
                         arrival time                         -29.064    
  -------------------------------------------------------------------
                         slack                                 87.002    

Slack (MET) :             87.144ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.703ns  (logic 8.250ns (34.805%)  route 15.453ns (65.195%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.783    28.899    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDSE (Setup_fdse_C_CE)      -0.205   116.044    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -28.899    
  -------------------------------------------------------------------
                         slack                                 87.144    

Slack (MET) :             87.144ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.703ns  (logic 8.250ns (34.805%)  route 15.453ns (65.195%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          4.257     9.909    sm/D_states_q_reg[2]_rep_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I3_O)        0.124    10.033 r  sm/temp_out0_i_121/O
                         net (fo=1, routed)           0.716    10.749    sm/temp_out0_i_121_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I1_O)        0.124    10.873 r  sm/temp_out0_i_90/O
                         net (fo=1, routed)           0.488    11.361    sm/temp_out0_i_90_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.485 r  sm/temp_out0_i_33/O
                         net (fo=32, routed)          2.414    13.899    L_reg/M_sm_ra1[2]
    SLICE_X46Y57         MUXF7 (Prop_muxf7_S_O)       0.292    14.191 r  L_reg/temp_out0__0_i_1/O
                         net (fo=7, routed)           1.203    15.394    alum/M_alum_a[16]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.209    19.603 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.605    alum/temp_out0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    21.123 r  alum/temp_out0__1/P[1]
                         net (fo=2, routed)           1.355    22.478    alum/temp_out0__1_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I0_O)        0.124    22.602 r  alum/D_registers_q[7][19]_i_9/O
                         net (fo=1, routed)           0.000    22.602    alum/D_registers_q[7][19]_i_9_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.954 f  alum/D_registers_q_reg[7][19]_i_5/O[3]
                         net (fo=1, routed)           0.965    23.919    sm/O[3]
    SLICE_X52Y59         LUT6 (Prop_lut6_I4_O)        0.307    24.226 f  sm/D_registers_q[7][19]_i_2/O
                         net (fo=2, routed)           0.596    24.822    sm/M_alum_out[19]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.124    24.946 f  sm/D_states_q[7]_i_50/O
                         net (fo=1, routed)           0.855    25.801    sm/D_states_q[7]_i_50_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.925 f  sm/D_states_q[7]_i_27/O
                         net (fo=1, routed)           0.433    26.358    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.482 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           0.720    27.202    sm/D_states_q[7]_i_13_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    27.326 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.667    27.993    sm/D_states_q[7]_i_5_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    28.117 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          0.783    28.899    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y69         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X61Y69         FDSE (Setup_fdse_C_CE)      -0.205   116.044    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -28.899    
  -------------------------------------------------------------------
                         slack                                 87.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.846    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.846    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.846    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.846    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.837    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.837    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.837    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.955%)  route 0.209ns (62.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.209     1.837    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y77         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.513    
    SLICE_X56Y77         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.768    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    sr1/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.915    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y76         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y76         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y30   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y69   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y65   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y66   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y62   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y63   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y62   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y61   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y76   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y77   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.954ns (18.586%)  route 4.179ns (81.414%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 115.941 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=90, routed)          2.525     8.117    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.150     8.267 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.287     9.554    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I1_O)        0.348     9.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367    10.269    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.426   115.941    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.199    
                         clock uncertainty           -0.035   116.164    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   115.805    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.805    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                105.536    

Slack (MET) :             105.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.954ns (18.586%)  route 4.179ns (81.414%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 115.941 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=90, routed)          2.525     8.117    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.150     8.267 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.287     9.554    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I1_O)        0.348     9.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367    10.269    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.426   115.941    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.199    
                         clock uncertainty           -0.035   116.164    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   115.805    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.805    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                105.536    

Slack (MET) :             105.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.954ns (18.586%)  route 4.179ns (81.414%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 115.941 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=90, routed)          2.525     8.117    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.150     8.267 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.287     9.554    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I1_O)        0.348     9.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367    10.269    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.426   115.941    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.199    
                         clock uncertainty           -0.035   116.164    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   115.805    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.805    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                105.536    

Slack (MET) :             105.536ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.133ns  (logic 0.954ns (18.586%)  route 4.179ns (81.414%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 115.941 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=90, routed)          2.525     8.117    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X60Y72         LUT2 (Prop_lut2_I0_O)        0.150     8.267 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.287     9.554    sm/D_stage_q[3]_i_2_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I1_O)        0.348     9.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.367    10.269    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.426   115.941    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.199    
                         clock uncertainty           -0.035   116.164    
    SLICE_X57Y75         FDPE (Recov_fdpe_C_PRE)     -0.359   115.805    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.805    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                105.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.192%)  route 1.038ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  sm/D_states_q_reg[7]/Q
                         net (fo=170, routed)         0.895     2.541    sm/D_states_q[7]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.586 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.143     2.729    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X57Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.192%)  route 1.038ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  sm/D_states_q_reg[7]/Q
                         net (fo=170, routed)         0.895     2.541    sm/D_states_q[7]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.586 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.143     2.729    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X57Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.192%)  route 1.038ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  sm/D_states_q_reg[7]/Q
                         net (fo=170, routed)         0.895     2.541    sm/D_states_q[7]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.586 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.143     2.729    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X57Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.186ns (15.192%)  route 1.038ns (84.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X57Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  sm/D_states_q_reg[7]/Q
                         net (fo=170, routed)         0.895     2.541    sm/D_states_q[7]
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.045     2.586 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.143     2.729    fifo_reset_cond/AS[0]
    SLICE_X57Y75         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.818     2.008    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X57Y75         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.529    
    SLICE_X57Y75         FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.295    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.118ns  (logic 11.804ns (33.611%)  route 23.315ns (66.389%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.756    31.769    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    31.893 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.233    33.126    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.150    33.276 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.202    36.478    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.247 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.247    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.919ns  (logic 11.553ns (33.085%)  route 23.366ns (66.915%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    31.690    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.124    31.814 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.361    33.175    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I2_O)        0.124    33.299 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.204    36.503    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.048 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.048    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.893ns  (logic 11.552ns (33.106%)  route 23.342ns (66.894%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.756    31.769    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    31.893 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.235    33.128    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124    33.252 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.227    36.479    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.022 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.022    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.888ns  (logic 11.743ns (33.658%)  route 23.145ns (66.342%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.756    31.769    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    31.893 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.235    33.128    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.148    33.276 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.030    36.306    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.017 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.017    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.677ns  (logic 11.738ns (33.850%)  route 22.939ns (66.150%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.677    31.690    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.124    31.814 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.361    33.175    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I2_O)        0.153    33.328 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.777    36.105    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.806 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.806    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.559ns  (logic 11.494ns (33.260%)  route 23.065ns (66.740%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.423     7.009    L_reg/M_sm_pac[9]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.150     7.159 f  L_reg/L_5eff7736_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.584     7.744    L_reg/L_5eff7736_remainder0_carry_i_24_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.070 f  L_reg/L_5eff7736_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.158     9.228    L_reg/L_5eff7736_remainder0_carry_i_12_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.152     9.380 f  L_reg/L_5eff7736_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.557     9.936    L_reg/L_5eff7736_remainder0_carry_i_20_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.320    10.256 r  L_reg/L_5eff7736_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.704    10.960    L_reg/L_5eff7736_remainder0_carry__0_i_10_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    11.286 r  L_reg/L_5eff7736_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.286    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.662 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.662    aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.881 f  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.828    12.710    L_reg/L_5eff7736_remainder0[8]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.295    13.005 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.054    14.059    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.183 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.151    15.334    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.458 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.649    16.106    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.152    16.258 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    16.957    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.360    17.317 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.979    18.295    L_reg/i__carry_i_11_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    18.621 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.544    19.165    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.672 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.672    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.786    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.099 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.841    20.940    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.306    21.246 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    21.404    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    21.528 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.207    22.735    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.149    22.884 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.866    23.750    L_reg/i__carry_i_13_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I1_O)        0.332    24.082 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.530    24.612    L_reg/i__carry_i_18_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.736 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.654    25.390    L_reg/i__carry_i_13_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.150    25.540 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    26.262    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.326    26.588 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.588    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.121 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.121    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.238 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.238    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.561 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.996    28.558    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.306    28.864 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    29.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    29.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    30.232    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.356 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.817    31.173    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.124    31.297 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.818    32.115    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.239 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.882    36.121    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    39.689 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.689    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.388ns  (logic 11.499ns (33.440%)  route 22.889ns (66.560%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.423     7.009    L_reg/M_sm_pac[9]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.150     7.159 f  L_reg/L_5eff7736_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.584     7.744    L_reg/L_5eff7736_remainder0_carry_i_24_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.070 f  L_reg/L_5eff7736_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.158     9.228    L_reg/L_5eff7736_remainder0_carry_i_12_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.152     9.380 f  L_reg/L_5eff7736_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.557     9.936    L_reg/L_5eff7736_remainder0_carry_i_20_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.320    10.256 r  L_reg/L_5eff7736_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.704    10.960    L_reg/L_5eff7736_remainder0_carry__0_i_10_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    11.286 r  L_reg/L_5eff7736_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.286    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.662 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.662    aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.881 f  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.828    12.710    L_reg/L_5eff7736_remainder0[8]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.295    13.005 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.054    14.059    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.183 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.151    15.334    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.458 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.649    16.106    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.152    16.258 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    16.957    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.360    17.317 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.979    18.295    L_reg/i__carry_i_11_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    18.621 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.544    19.165    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.672 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.672    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.786    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.099 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.841    20.940    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.306    21.246 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    21.404    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    21.528 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.207    22.735    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.149    22.884 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.866    23.750    L_reg/i__carry_i_13_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I1_O)        0.332    24.082 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.530    24.612    L_reg/i__carry_i_18_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.736 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.654    25.390    L_reg/i__carry_i_13_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.150    25.540 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    26.262    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.326    26.588 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.588    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.121 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.121    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.238 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.238    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.561 f  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.996    28.558    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.306    28.864 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    29.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    29.562 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    30.232    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.356 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.817    31.173    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.124    31.297 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.821    32.118    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.242 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.703    35.945    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.518 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.518    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.363ns  (logic 11.732ns (34.140%)  route 22.631ns (65.860%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.423     7.009    L_reg/M_sm_pac[9]
    SLICE_X40Y63         LUT5 (Prop_lut5_I2_O)        0.150     7.159 f  L_reg/L_5eff7736_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.584     7.744    L_reg/L_5eff7736_remainder0_carry_i_24_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I3_O)        0.326     8.070 f  L_reg/L_5eff7736_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.158     9.228    L_reg/L_5eff7736_remainder0_carry_i_12_n_0
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.152     9.380 f  L_reg/L_5eff7736_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.557     9.936    L_reg/L_5eff7736_remainder0_carry_i_20_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.320    10.256 r  L_reg/L_5eff7736_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.704    10.960    L_reg/L_5eff7736_remainder0_carry__0_i_10_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.326    11.286 r  L_reg/L_5eff7736_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.286    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.662 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.662    aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.881 f  aseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.828    12.710    L_reg/L_5eff7736_remainder0[8]
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.295    13.005 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.054    14.059    L_reg/i__carry__1_i_10_n_0
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.124    14.183 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.151    15.334    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    15.458 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.649    16.106    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.152    16.258 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    16.957    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.360    17.317 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.979    18.295    L_reg/i__carry_i_11_n_0
    SLICE_X40Y57         LUT2 (Prop_lut2_I1_O)        0.326    18.621 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.544    19.165    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.672 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.672    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.786    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.099 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.841    20.940    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2[3]
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.306    21.246 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.158    21.404    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y58         LUT5 (Prop_lut5_I0_O)        0.124    21.528 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.207    22.735    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I0_O)        0.149    22.884 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.866    23.750    L_reg/i__carry_i_13_0
    SLICE_X39Y55         LUT5 (Prop_lut5_I1_O)        0.332    24.082 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.530    24.612    L_reg/i__carry_i_18_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    24.736 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.654    25.390    L_reg/i__carry_i_13_n_0
    SLICE_X39Y56         LUT3 (Prop_lut3_I1_O)        0.150    25.540 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.723    26.262    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.326    26.588 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.588    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.121 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.121    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.238 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.238    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.561 r  aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.996    28.558    aseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.306    28.864 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    29.438    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    29.562 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.670    30.232    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I1_O)        0.124    30.356 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.817    31.173    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I5_O)        0.124    31.297 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.818    32.115    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I3_O)        0.152    32.267 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.448    35.715    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    39.493 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.493    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.325ns  (logic 11.727ns (34.166%)  route 22.597ns (65.834%))
  Logic Levels:           32  (CARRY4=7 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X44Y61         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.750     7.342    L_reg/M_sm_timer[12]
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.150     7.492 r  L_reg/L_5eff7736_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.464     7.955    L_reg/L_5eff7736_remainder0_carry_i_23__1_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.326     8.281 f  L_reg/L_5eff7736_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.157     9.438    L_reg/L_5eff7736_remainder0_carry_i_18__1_n_0
    SLICE_X43Y71         LUT3 (Prop_lut3_I1_O)        0.152     9.590 f  L_reg/L_5eff7736_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.259    L_reg/L_5eff7736_remainder0_carry_i_20__1_n_0
    SLICE_X43Y71         LUT5 (Prop_lut5_I4_O)        0.360    10.619 r  L_reg/L_5eff7736_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.792    11.411    L_reg/L_5eff7736_remainder0_carry_i_10__1_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I1_O)        0.326    11.737 r  L_reg/L_5eff7736_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.737    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.270 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.270    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.593 f  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.147    13.740    L_reg/L_5eff7736_remainder0_3[5]
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.306    14.046 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           1.066    15.112    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I2_O)        0.124    15.236 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.791    16.027    L_reg/i__carry_i_26__4_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I0_O)        0.124    16.151 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           0.967    17.118    L_reg/i__carry_i_24__4_n_0
    SLICE_X39Y73         LUT5 (Prop_lut5_I2_O)        0.152    17.270 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    18.118    L_reg/i__carry_i_19__3_n_0
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.326    18.444 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.825    19.269    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X42Y74         LUT4 (Prop_lut4_I3_O)        0.124    19.393 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.816    20.208    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.124    20.332 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.332    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.730 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.009    20.739    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.073 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.037    22.110    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X40Y77         LUT5 (Prop_lut5_I4_O)        0.303    22.413 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.574    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124    22.698 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.604    23.302    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.426 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.613    24.039    L_reg/i__carry_i_13__3_0
    SLICE_X41Y76         LUT5 (Prop_lut5_I0_O)        0.150    24.189 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.037    L_reg/i__carry_i_23__3_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.326    25.363 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.596    25.959    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.150    26.109 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.621    26.730    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X39Y75         LUT5 (Prop_lut5_I0_O)        0.332    27.062 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.062    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.612 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.612    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.726 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.726    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.060 r  timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.854    28.913    timerseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X38Y77         LUT6 (Prop_lut6_I3_O)        0.303    29.216 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.594    29.811    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.124    29.935 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.973    30.907    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y75         LUT3 (Prop_lut3_I1_O)        0.124    31.031 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    31.707    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    31.831 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.964    32.796    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y76         LUT4 (Prop_lut4_I1_O)        0.153    32.949 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.758    35.706    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    39.461 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.461    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.285ns  (logic 11.522ns (33.606%)  route 22.763ns (66.394%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          1.362     7.009    L_reg/M_sm_pbc[9]
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.124     7.133 r  L_reg/L_5eff7736_remainder0_carry_i_21__0/O
                         net (fo=4, routed)           0.965     8.098    L_reg/L_5eff7736_remainder0_carry_i_21__0_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.222 f  L_reg/L_5eff7736_remainder0_carry_i_17__0/O
                         net (fo=4, routed)           1.034     9.256    L_reg/L_5eff7736_remainder0_carry_i_17__0_n_0
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.150     9.406 f  L_reg/L_5eff7736_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.205    L_reg/L_5eff7736_remainder0_carry_i_19__0_n_0
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.348    10.553 r  L_reg/L_5eff7736_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.827    11.380    L_reg/L_5eff7736_remainder0_carry_i_10__0_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.328    11.708 r  L_reg/L_5eff7736_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.708    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.348 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_carry/O[3]
                         net (fo=1, routed)           1.026    13.374    L_reg/L_5eff7736_remainder0_1[3]
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.306    13.680 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          0.974    14.654    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.778 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.846    15.623    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X40Y68         LUT5 (Prop_lut5_I3_O)        0.152    15.775 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.033    16.809    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X40Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.163 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.182    L_reg/i__carry_i_19__1_n_0
    SLICE_X38Y68         LUT3 (Prop_lut3_I0_O)        0.348    18.530 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.822    19.352    L_reg/i__carry_i_11__1_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.328    19.680 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.011    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.531 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.531    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.648 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.648    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.887 f  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.107    21.993    L_reg/L_5eff7736_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X37Y69         LUT5 (Prop_lut5_I1_O)        0.301    22.294 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    22.559    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y69         LUT5 (Prop_lut5_I0_O)        0.124    22.683 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.150    23.833    L_reg/i__carry_i_14__0_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.152    23.985 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.454    24.439    L_reg/i__carry_i_25__1_n_0
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.326    24.765 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.852    25.618    L_reg/i__carry_i_20__1_n_0
    SLICE_X34Y67         LUT6 (Prop_lut6_I2_O)        0.124    25.742 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.734    26.476    L_reg/i__carry_i_13__1_n_0
    SLICE_X35Y66         LUT3 (Prop_lut3_I1_O)        0.150    26.626 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.803    27.428    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.332    27.760 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.760    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.310 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.310    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.424 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.424    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.737 r  bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.628    29.365    bseg_driver/decimal_renderer/L_5eff7736_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y68         LUT6 (Prop_lut6_I0_O)        0.306    29.671 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.934    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.058 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    30.889    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124    31.013 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.756    31.769    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    31.893 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.233    33.126    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y60         LUT4 (Prop_lut4_I2_O)        0.124    33.250 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.650    35.900    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    39.414 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.414    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.396ns (73.511%)  route 0.503ns (26.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDPE (Prop_fdpe_C_Q)         0.164     1.698 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.201    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.433 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.433    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_182485708[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.413ns (70.123%)  route 0.602ns (29.877%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    forLoop_idx_0_182485708[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_182485708[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_182485708[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.120     1.795    forLoop_idx_0_182485708[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X62Y62         LUT4 (Prop_lut4_I1_O)        0.045     1.840 r  forLoop_idx_0_182485708[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.482     2.322    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.548 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.548    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1251505314[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.483ns (73.503%)  route 0.535ns (26.497%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.591     1.535    forLoop_idx_0_1251505314[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.771    forLoop_idx_0_1251505314[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.868    forLoop_idx_0_1251505314[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.411     2.324    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.553 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.553    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_182485708[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.408ns (69.422%)  route 0.620ns (30.578%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.591     1.535    forLoop_idx_0_182485708[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y57         FDRE                                         r  forLoop_idx_0_182485708[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_182485708[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.227     1.903    forLoop_idx_0_182485708[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X58Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.948 r  forLoop_idx_0_182485708[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=15, routed)          0.393     2.341    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.563 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.563    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_182485708[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.454ns (71.229%)  route 0.587ns (28.771%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_182485708[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  forLoop_idx_0_182485708[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_182485708[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.138     1.815    forLoop_idx_0_182485708[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  forLoop_idx_0_182485708[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.919    forLoop_idx_0_182485708[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  forLoop_idx_0_182485708[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.390     2.354    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.577 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.577    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1251505314[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.421ns (69.487%)  route 0.624ns (30.513%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_1251505314[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_1251505314[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1251505314[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.236     1.914    forLoop_idx_0_1251505314[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.959 r  forLoop_idx_0_1251505314[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.388     2.347    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.581 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.581    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.406ns (64.941%)  route 0.759ns (35.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.759     2.421    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.663 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.484ns (68.870%)  route 0.671ns (31.130%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.588     1.532    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.790    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.835 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=17, routed)          0.133     1.968    cond_butt_next_play/sel
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.013 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.443     2.457    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.686 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.686    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.350ns (61.210%)  route 0.855ns (38.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.855     2.492    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.700 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.700    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.373ns (58.084%)  route 0.991ns (41.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X45Y77         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.991     2.627    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.859 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.859    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_182485708[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.502ns (26.269%)  route 4.217ns (73.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           4.217     5.719    forLoop_idx_0_182485708[0].cond_butt_dirs/sync/D[0]
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_182485708[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.492     4.896    forLoop_idx_0_182485708[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  forLoop_idx_0_182485708[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_182485708[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 1.500ns (29.680%)  route 3.554ns (70.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.554     5.054    forLoop_idx_0_182485708[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_182485708[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.503     4.907    forLoop_idx_0_182485708[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_182485708[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.928ns  (logic 1.488ns (30.187%)  route 3.440ns (69.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.440     4.928    forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_182485708[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 1.490ns (30.491%)  route 3.396ns (69.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.396     4.886    forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.508     4.912    forLoop_idx_0_182485708[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.592ns  (logic 1.493ns (41.572%)  route 2.099ns (58.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.099     3.592    cond_butt_next_play/sync/D[0]
    SLICE_X61Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.453ns  (logic 1.496ns (43.315%)  route 1.957ns (56.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.957     3.453    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.505     4.909    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1251505314[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.929%)  route 0.459ns (66.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.459     0.695    forLoop_idx_0_1251505314[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1251505314[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.862     2.052    forLoop_idx_0_1251505314[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1251505314[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1251505314[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.230ns (31.743%)  route 0.494ns (68.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.494     0.724    forLoop_idx_0_1251505314[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.862     2.052    forLoop_idx_0_1251505314[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1251505314[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X65Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.263ns (24.454%)  route 0.813ns (75.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.813     1.076    reset_cond/AS[0]
    SLICE_X64Y62         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y62         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.261ns (23.607%)  route 0.845ns (76.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.845     1.106    cond_butt_next_play/sync/D[0]
    SLICE_X61Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.858     2.047    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.257ns (14.220%)  route 1.553ns (85.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.553     1.810    forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_182485708[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.255ns (13.833%)  route 1.590ns (86.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.590     1.846    forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_182485708[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_182485708[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





