
Finalembed2_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad80  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c68  0800b018  0800b018  0001b018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc80  0800cc80  0002017c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc80  0800cc80  0001cc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc88  0800cc88  0002017c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc88  0800cc88  0001cc88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc8c  0800cc8c  0001cc8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  24000000  0800cc90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  240000bc  0800cd4c  000200bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  2400011c  0800cdac  0002011c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000950  2400017c  0800ce0c  0002017c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  24000acc  0800ce0c  00020acc  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002cacc  00000000  00000000  000201aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004163  00000000  00000000  0004cc76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014a0  00000000  00000000  00050de0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001360  00000000  00000000  00052280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003ba98  00000000  00000000  000535e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c34d  00000000  00000000  0008f078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00185a75  00000000  00000000  000ab3c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  00230e3a  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000057a8  00000000  00000000  00230e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400017c 	.word	0x2400017c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800b000 	.word	0x0800b000

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000180 	.word	0x24000180
 80002d4:	0800b000 	.word	0x0800b000

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d4:	4b3f      	ldr	r3, [pc, #252]	; (80006d4 <SystemInit+0x104>)
 80005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005da:	4a3e      	ldr	r2, [pc, #248]	; (80006d4 <SystemInit+0x104>)
 80005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e4:	4b3b      	ldr	r3, [pc, #236]	; (80006d4 <SystemInit+0x104>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	4a3a      	ldr	r2, [pc, #232]	; (80006d4 <SystemInit+0x104>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0x108>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	2b06      	cmp	r3, #6
 80005fa:	d807      	bhi.n	800060c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005fc:	4b36      	ldr	r3, [pc, #216]	; (80006d8 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f023 030f 	bic.w	r3, r3, #15
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemInit+0x108>)
 8000606:	f043 0307 	orr.w	r3, r3, #7
 800060a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800060c:	4b33      	ldr	r3, [pc, #204]	; (80006dc <SystemInit+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x10c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemInit+0x10c>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <SystemInit+0x10c>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <SystemInit+0x10c>)
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x110>)
 8000626:	4013      	ands	r3, r2
 8000628:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062a:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemInit+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f023 030f 	bic.w	r3, r3, #15
 800063e:	4a26      	ldr	r2, [pc, #152]	; (80006d8 <SystemInit+0x108>)
 8000640:	f043 0307 	orr.w	r3, r3, #7
 8000644:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemInit+0x10c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemInit+0x10c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <SystemInit+0x10c>)
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemInit+0x114>)
 800065c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <SystemInit+0x10c>)
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemInit+0x118>)
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000664:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <SystemInit+0x10c>)
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemInit+0x11c>)
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <SystemInit+0x10c>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <SystemInit+0x10c>)
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemInit+0x11c>)
 8000674:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000676:	4b19      	ldr	r3, [pc, #100]	; (80006dc <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <SystemInit+0x10c>)
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <SystemInit+0x11c>)
 8000680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <SystemInit+0x10c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a13      	ldr	r2, [pc, #76]	; (80006dc <SystemInit+0x10c>)
 800068e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <SystemInit+0x10c>)
 8000696:	2200      	movs	r2, #0
 8000698:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <SystemInit+0x120>)
 800069c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <SystemInit+0x120>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x124>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <SystemInit+0x128>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b2:	d202      	bcs.n	80006ba <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x12c>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <SystemInit+0x130>)
 80006bc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <SystemInit+0x104>)
 80006c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	52002000 	.word	0x52002000
 80006dc:	58024400 	.word	0x58024400
 80006e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e4:	02020200 	.word	0x02020200
 80006e8:	01ff0000 	.word	0x01ff0000
 80006ec:	01010280 	.word	0x01010280
 80006f0:	580000c0 	.word	0x580000c0
 80006f4:	5c001000 	.word	0x5c001000
 80006f8:	ffff0000 	.word	0xffff0000
 80006fc:	51008108 	.word	0x51008108
 8000700:	52004000 	.word	0x52004000

08000704 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b085      	sub	sp, #20
 8000708:	af02      	add	r7, sp, #8
 800070a:	4604      	mov	r4, r0
 800070c:	4608      	mov	r0, r1
 800070e:	4611      	mov	r1, r2
 8000710:	461a      	mov	r2, r3
 8000712:	4623      	mov	r3, r4
 8000714:	80fb      	strh	r3, [r7, #6]
 8000716:	4603      	mov	r3, r0
 8000718:	80bb      	strh	r3, [r7, #4]
 800071a:	460b      	mov	r3, r1
 800071c:	807b      	strh	r3, [r7, #2]
 800071e:	4613      	mov	r3, r2
 8000720:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000722:	88f8      	ldrh	r0, [r7, #6]
 8000724:	88b9      	ldrh	r1, [r7, #4]
 8000726:	887a      	ldrh	r2, [r7, #2]
 8000728:	883c      	ldrh	r4, [r7, #0]
 800072a:	8b3b      	ldrh	r3, [r7, #24]
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	4623      	mov	r3, r4
 8000730:	f000 fa8c 	bl	8000c4c <ST7735_FillRectangle>
}
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bd90      	pop	{r4, r7, pc}

0800073c <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af02      	add	r7, sp, #8
 8000742:	4603      	mov	r3, r0
 8000744:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8000746:	4b08      	ldr	r3, [pc, #32]	; (8000768 <fillScreen+0x2c>)
 8000748:	f9b3 2000 	ldrsh.w	r2, [r3]
 800074c:	4b07      	ldr	r3, [pc, #28]	; (800076c <fillScreen+0x30>)
 800074e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000752:	88fb      	ldrh	r3, [r7, #6]
 8000754:	9300      	str	r3, [sp, #0]
 8000756:	460b      	mov	r3, r1
 8000758:	2100      	movs	r1, #0
 800075a:	2000      	movs	r0, #0
 800075c:	f7ff ffd2 	bl	8000704 <fillRect>
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	24000216 	.word	0x24000216
 800076c:	2400021a 	.word	0x2400021a

08000770 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000774:	2200      	movs	r2, #0
 8000776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800077a:	4802      	ldr	r0, [pc, #8]	; (8000784 <ST7735_Select+0x14>)
 800077c:	f005 f8b2 	bl	80058e4 <HAL_GPIO_WritePin>
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}
 8000784:	58020c00 	.word	0x58020c00

08000788 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800078c:	2201      	movs	r2, #1
 800078e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000792:	4802      	ldr	r0, [pc, #8]	; (800079c <ST7735_Unselect+0x14>)
 8000794:	f005 f8a6 	bl	80058e4 <HAL_GPIO_WritePin>
}
 8000798:	bf00      	nop
 800079a:	bd80      	pop	{r7, pc}
 800079c:	58020c00 	.word	0x58020c00

080007a0 <ST7735_Reset>:

void ST7735_Reset()
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007aa:	4807      	ldr	r0, [pc, #28]	; (80007c8 <ST7735_Reset+0x28>)
 80007ac:	f005 f89a 	bl	80058e4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80007b0:	2005      	movs	r0, #5
 80007b2:	f002 fa5f 	bl	8002c74 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <ST7735_Reset+0x28>)
 80007be:	f005 f891 	bl	80058e4 <HAL_GPIO_WritePin>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	58021800 	.word	0x58021800

080007cc <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007dc:	4806      	ldr	r0, [pc, #24]	; (80007f8 <ST7735_WriteCommand+0x2c>)
 80007de:	f005 f881 	bl	80058e4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80007e2:	1df9      	adds	r1, r7, #7
 80007e4:	f04f 33ff 	mov.w	r3, #4294967295
 80007e8:	2201      	movs	r2, #1
 80007ea:	4804      	ldr	r0, [pc, #16]	; (80007fc <ST7735_WriteCommand+0x30>)
 80007ec:	f007 fe94 	bl	8008518 <HAL_SPI_Transmit>
}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	58020c00 	.word	0x58020c00
 80007fc:	24000810 	.word	0x24000810

08000800 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000810:	4807      	ldr	r0, [pc, #28]	; (8000830 <ST7735_WriteData+0x30>)
 8000812:	f005 f867 	bl	80058e4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	b29a      	uxth	r2, r3
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	4804      	ldr	r0, [pc, #16]	; (8000834 <ST7735_WriteData+0x34>)
 8000822:	f007 fe79 	bl	8008518 <HAL_SPI_Transmit>
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	58020c00 	.word	0x58020c00
 8000834:	24000810 	.word	0x24000810

08000838 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b084      	sub	sp, #16
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	1c5a      	adds	r2, r3, #1
 8000844:	607a      	str	r2, [r7, #4]
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 800084a:	e034      	b.n	80008b6 <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	1c5a      	adds	r2, r3, #1
 8000850:	607a      	str	r2, [r7, #4]
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 8000856:	7afb      	ldrb	r3, [r7, #11]
 8000858:	4618      	mov	r0, r3
 800085a:	f7ff ffb7 	bl	80007cc <ST7735_WriteCommand>

        numArgs = *addr++;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	1c5a      	adds	r2, r3, #1
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8000868:	7abb      	ldrb	r3, [r7, #10]
 800086a:	b29b      	uxth	r3, r3
 800086c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000870:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 8000872:	7abb      	ldrb	r3, [r7, #10]
 8000874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000878:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800087a:	7abb      	ldrb	r3, [r7, #10]
 800087c:	2b00      	cmp	r3, #0
 800087e:	d008      	beq.n	8000892 <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000880:	7abb      	ldrb	r3, [r7, #10]
 8000882:	4619      	mov	r1, r3
 8000884:	6878      	ldr	r0, [r7, #4]
 8000886:	f7ff ffbb 	bl	8000800 <ST7735_WriteData>
            addr += numArgs;
 800088a:	7abb      	ldrb	r3, [r7, #10]
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	4413      	add	r3, r2
 8000890:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8000892:	89bb      	ldrh	r3, [r7, #12]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d00e      	beq.n	80008b6 <DisplayInit+0x7e>
            ms = *addr++;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	1c5a      	adds	r2, r3, #1
 800089c:	607a      	str	r2, [r7, #4]
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 80008a2:	89bb      	ldrh	r3, [r7, #12]
 80008a4:	2bff      	cmp	r3, #255	; 0xff
 80008a6:	d102      	bne.n	80008ae <DisplayInit+0x76>
 80008a8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80008ac:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80008ae:	89bb      	ldrh	r3, [r7, #12]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f002 f9df 	bl	8002c74 <HAL_Delay>
    while(numCommands--) {
 80008b6:	7bfb      	ldrb	r3, [r7, #15]
 80008b8:	1e5a      	subs	r2, r3, #1
 80008ba:	73fa      	strb	r2, [r7, #15]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1c5      	bne.n	800084c <DisplayInit+0x14>
        }
    }
}
 80008c0:	bf00      	nop
 80008c2:	bf00      	nop
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	4604      	mov	r4, r0
 80008d4:	4608      	mov	r0, r1
 80008d6:	4611      	mov	r1, r2
 80008d8:	461a      	mov	r2, r3
 80008da:	4623      	mov	r3, r4
 80008dc:	71fb      	strb	r3, [r7, #7]
 80008de:	4603      	mov	r3, r0
 80008e0:	71bb      	strb	r3, [r7, #6]
 80008e2:	460b      	mov	r3, r1
 80008e4:	717b      	strb	r3, [r7, #5]
 80008e6:	4613      	mov	r3, r2
 80008e8:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80008ea:	202a      	movs	r0, #42	; 0x2a
 80008ec:	f7ff ff6e 	bl	80007cc <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80008f0:	2300      	movs	r3, #0
 80008f2:	733b      	strb	r3, [r7, #12]
 80008f4:	4b17      	ldr	r3, [pc, #92]	; (8000954 <ST7735_SetAddressWindow+0x88>)
 80008f6:	781a      	ldrb	r2, [r3, #0]
 80008f8:	79fb      	ldrb	r3, [r7, #7]
 80008fa:	4413      	add	r3, r2
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	737b      	strb	r3, [r7, #13]
 8000900:	2300      	movs	r3, #0
 8000902:	73bb      	strb	r3, [r7, #14]
 8000904:	4b13      	ldr	r3, [pc, #76]	; (8000954 <ST7735_SetAddressWindow+0x88>)
 8000906:	781a      	ldrb	r2, [r3, #0]
 8000908:	797b      	ldrb	r3, [r7, #5]
 800090a:	4413      	add	r3, r2
 800090c:	b2db      	uxtb	r3, r3
 800090e:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2104      	movs	r1, #4
 8000916:	4618      	mov	r0, r3
 8000918:	f7ff ff72 	bl	8000800 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800091c:	202b      	movs	r0, #43	; 0x2b
 800091e:	f7ff ff55 	bl	80007cc <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8000922:	4b0d      	ldr	r3, [pc, #52]	; (8000958 <ST7735_SetAddressWindow+0x8c>)
 8000924:	781a      	ldrb	r2, [r3, #0]
 8000926:	79bb      	ldrb	r3, [r7, #6]
 8000928:	4413      	add	r3, r2
 800092a:	b2db      	uxtb	r3, r3
 800092c:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <ST7735_SetAddressWindow+0x8c>)
 8000930:	781a      	ldrb	r2, [r3, #0]
 8000932:	793b      	ldrb	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	b2db      	uxtb	r3, r3
 8000938:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800093a:	f107 030c 	add.w	r3, r7, #12
 800093e:	2104      	movs	r1, #4
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff ff5d 	bl	8000800 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000946:	202c      	movs	r0, #44	; 0x2c
 8000948:	f7ff ff40 	bl	80007cc <ST7735_WriteCommand>
}
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	bd90      	pop	{r4, r7, pc}
 8000954:	2400020e 	.word	0x2400020e
 8000958:	24000212 	.word	0x24000212

0800095c <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 8000966:	f7ff ff03 	bl	8000770 <ST7735_Select>
    ST7735_Reset();
 800096a:	f7ff ff19 	bl	80007a0 <ST7735_Reset>
    DisplayInit(init_cmds1);
 800096e:	480c      	ldr	r0, [pc, #48]	; (80009a0 <ST7735_Init+0x44>)
 8000970:	f7ff ff62 	bl	8000838 <DisplayInit>
    DisplayInit(init_cmds2);
 8000974:	480b      	ldr	r0, [pc, #44]	; (80009a4 <ST7735_Init+0x48>)
 8000976:	f7ff ff5f 	bl	8000838 <DisplayInit>
    DisplayInit(init_cmds3);
 800097a:	480b      	ldr	r0, [pc, #44]	; (80009a8 <ST7735_Init+0x4c>)
 800097c:	f7ff ff5c 	bl	8000838 <DisplayInit>
    ST7735_WriteCommand(ST7735_MADCTL);
    ST7735_WriteData(&data,1);
    ST7735_Unselect();

#elif ST7735_IS_128X128
    _colstart = 2;
 8000980:	4b0a      	ldr	r3, [pc, #40]	; (80009ac <ST7735_Init+0x50>)
 8000982:	2202      	movs	r2, #2
 8000984:	701a      	strb	r2, [r3, #0]
    _rowstart = 3;
 8000986:	4b0a      	ldr	r3, [pc, #40]	; (80009b0 <ST7735_Init+0x54>)
 8000988:	2203      	movs	r2, #3
 800098a:	701a      	strb	r2, [r3, #0]
#else
    _colstart = 0;
    _rowstart = 0;
#endif
    ST7735_SetRotation (rotation);
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	4618      	mov	r0, r3
 8000990:	f000 f810 	bl	80009b4 <ST7735_SetRotation>
    ST7735_Unselect();
 8000994:	f7ff fef8 	bl	8000788 <ST7735_Unselect>

}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	0800b124 	.word	0x0800b124
 80009a4:	0800b15c 	.word	0x0800b15c
 80009a8:	0800b16c 	.word	0x0800b16c
 80009ac:	2400020f 	.word	0x2400020f
 80009b0:	24000213 	.word	0x24000213

080009b4 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 80009be:	2300      	movs	r3, #0
 80009c0:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	f003 0303 	and.w	r3, r3, #3
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	4b33      	ldr	r3, [pc, #204]	; (8000a98 <ST7735_SetRotation+0xe4>)
 80009cc:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80009ce:	4b32      	ldr	r3, [pc, #200]	; (8000a98 <ST7735_SetRotation+0xe4>)
 80009d0:	781b      	ldrb	r3, [r3, #0]
 80009d2:	2b03      	cmp	r3, #3
 80009d4:	d84e      	bhi.n	8000a74 <ST7735_SetRotation+0xc0>
 80009d6:	a201      	add	r2, pc, #4	; (adr r2, 80009dc <ST7735_SetRotation+0x28>)
 80009d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009dc:	080009ed 	.word	0x080009ed
 80009e0:	08000a0f 	.word	0x08000a0f
 80009e4:	08000a31 	.word	0x08000a31
 80009e8:	08000a53 	.word	0x08000a53
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80009ec:	23c0      	movs	r3, #192	; 0xc0
 80009ee:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80009f0:	4b2a      	ldr	r3, [pc, #168]	; (8000a9c <ST7735_SetRotation+0xe8>)
 80009f2:	2280      	movs	r2, #128	; 0x80
 80009f4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80009f6:	4b2a      	ldr	r3, [pc, #168]	; (8000aa0 <ST7735_SetRotation+0xec>)
 80009f8:	2280      	movs	r2, #128	; 0x80
 80009fa:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80009fc:	4b29      	ldr	r3, [pc, #164]	; (8000aa4 <ST7735_SetRotation+0xf0>)
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <ST7735_SetRotation+0xf4>)
 8000a02:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8000a04:	4b29      	ldr	r3, [pc, #164]	; (8000aac <ST7735_SetRotation+0xf8>)
 8000a06:	781a      	ldrb	r2, [r3, #0]
 8000a08:	4b29      	ldr	r3, [pc, #164]	; (8000ab0 <ST7735_SetRotation+0xfc>)
 8000a0a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000a0c:	e032      	b.n	8000a74 <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000a0e:	23a0      	movs	r3, #160	; 0xa0
 8000a10:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000a12:	4b23      	ldr	r3, [pc, #140]	; (8000aa0 <ST7735_SetRotation+0xec>)
 8000a14:	2280      	movs	r2, #128	; 0x80
 8000a16:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000a18:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <ST7735_SetRotation+0xe8>)
 8000a1a:	2280      	movs	r2, #128	; 0x80
 8000a1c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000a1e:	4b21      	ldr	r3, [pc, #132]	; (8000aa4 <ST7735_SetRotation+0xf0>)
 8000a20:	781a      	ldrb	r2, [r3, #0]
 8000a22:	4b23      	ldr	r3, [pc, #140]	; (8000ab0 <ST7735_SetRotation+0xfc>)
 8000a24:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000a26:	4b21      	ldr	r3, [pc, #132]	; (8000aac <ST7735_SetRotation+0xf8>)
 8000a28:	781a      	ldrb	r2, [r3, #0]
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <ST7735_SetRotation+0xf4>)
 8000a2c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000a2e:	e021      	b.n	8000a74 <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8000a30:	2300      	movs	r3, #0
 8000a32:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 8000a34:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <ST7735_SetRotation+0xe8>)
 8000a36:	2280      	movs	r2, #128	; 0x80
 8000a38:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8000a3a:	4b19      	ldr	r3, [pc, #100]	; (8000aa0 <ST7735_SetRotation+0xec>)
 8000a3c:	2280      	movs	r2, #128	; 0x80
 8000a3e:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <ST7735_SetRotation+0xf0>)
 8000a42:	781a      	ldrb	r2, [r3, #0]
 8000a44:	4b18      	ldr	r3, [pc, #96]	; (8000aa8 <ST7735_SetRotation+0xf4>)
 8000a46:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8000a48:	4b18      	ldr	r3, [pc, #96]	; (8000aac <ST7735_SetRotation+0xf8>)
 8000a4a:	781a      	ldrb	r2, [r3, #0]
 8000a4c:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <ST7735_SetRotation+0xfc>)
 8000a4e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000a50:	e010      	b.n	8000a74 <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8000a52:	2360      	movs	r3, #96	; 0x60
 8000a54:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 8000a56:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <ST7735_SetRotation+0xec>)
 8000a58:	2280      	movs	r2, #128	; 0x80
 8000a5a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8000a5c:	4b0f      	ldr	r3, [pc, #60]	; (8000a9c <ST7735_SetRotation+0xe8>)
 8000a5e:	2280      	movs	r2, #128	; 0x80
 8000a60:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000a62:	4b10      	ldr	r3, [pc, #64]	; (8000aa4 <ST7735_SetRotation+0xf0>)
 8000a64:	781a      	ldrb	r2, [r3, #0]
 8000a66:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <ST7735_SetRotation+0xfc>)
 8000a68:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8000a6a:	4b10      	ldr	r3, [pc, #64]	; (8000aac <ST7735_SetRotation+0xf8>)
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	; (8000aa8 <ST7735_SetRotation+0xf4>)
 8000a70:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000a72:	bf00      	nop
  }
  ST7735_Select();
 8000a74:	f7ff fe7c 	bl	8000770 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000a78:	2036      	movs	r0, #54	; 0x36
 8000a7a:	f7ff fea7 	bl	80007cc <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8000a7e:	f107 030f 	add.w	r3, r7, #15
 8000a82:	2101      	movs	r1, #1
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff febb 	bl	8000800 <ST7735_WriteData>
  ST7735_Unselect();
 8000a8a:	f7ff fe7d 	bl	8000788 <ST7735_Unselect>
}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	24000214 	.word	0x24000214
 8000a9c:	2400021a 	.word	0x2400021a
 8000aa0:	24000216 	.word	0x24000216
 8000aa4:	2400020f 	.word	0x2400020f
 8000aa8:	2400020e 	.word	0x2400020e
 8000aac:	24000213 	.word	0x24000213
 8000ab0:	24000212 	.word	0x24000212

08000ab4 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	b590      	push	{r4, r7, lr}
 8000ab8:	b089      	sub	sp, #36	; 0x24
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	637b      	str	r3, [r7, #52]	; 0x34
 8000abe:	4603      	mov	r3, r0
 8000ac0:	80fb      	strh	r3, [r7, #6]
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	80bb      	strh	r3, [r7, #4]
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8000aca:	88fb      	ldrh	r3, [r7, #6]
 8000acc:	b2d8      	uxtb	r0, r3
 8000ace:	88bb      	ldrh	r3, [r7, #4]
 8000ad0:	b2d9      	uxtb	r1, r3
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	b2da      	uxtb	r2, r3
 8000ad6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000ada:	4413      	add	r3, r2
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	b2dc      	uxtb	r4, r3
 8000ae2:	88bb      	ldrh	r3, [r7, #4]
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000aea:	4413      	add	r3, r2
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	3b01      	subs	r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	4622      	mov	r2, r4
 8000af4:	f7ff feea 	bl	80008cc <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8000af8:	2300      	movs	r3, #0
 8000afa:	61fb      	str	r3, [r7, #28]
 8000afc:	e043      	b.n	8000b86 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8000afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000b00:	78fb      	ldrb	r3, [r7, #3]
 8000b02:	3b20      	subs	r3, #32
 8000b04:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8000b08:	fb01 f303 	mul.w	r3, r1, r3
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	440b      	add	r3, r1
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	4413      	add	r3, r2
 8000b16:	881b      	ldrh	r3, [r3, #0]
 8000b18:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61bb      	str	r3, [r7, #24]
 8000b1e:	e029      	b.n	8000b74 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	69bb      	ldr	r3, [r7, #24]
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d00e      	beq.n	8000b4e <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000b30:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b32:	0a1b      	lsrs	r3, r3, #8
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	743b      	strb	r3, [r7, #16]
 8000b3a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8000b40:	f107 0310 	add.w	r3, r7, #16
 8000b44:	2102      	movs	r1, #2
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fe5a 	bl	8000800 <ST7735_WriteData>
 8000b4c:	e00f      	b.n	8000b6e <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000b4e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000b52:	0a1b      	lsrs	r3, r3, #8
 8000b54:	b29b      	uxth	r3, r3
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	733b      	strb	r3, [r7, #12]
 8000b5a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	2102      	movs	r1, #2
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff fe49 	bl	8000800 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8000b6e:	69bb      	ldr	r3, [r7, #24]
 8000b70:	3301      	adds	r3, #1
 8000b72:	61bb      	str	r3, [r7, #24]
 8000b74:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000b78:	461a      	mov	r2, r3
 8000b7a:	69bb      	ldr	r3, [r7, #24]
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d3cf      	bcc.n	8000b20 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	3301      	adds	r3, #1
 8000b84:	61fb      	str	r3, [r7, #28]
 8000b86:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	69fb      	ldr	r3, [r7, #28]
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d3b5      	bcc.n	8000afe <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8000b92:	bf00      	nop
 8000b94:	bf00      	nop
 8000b96:	3724      	adds	r7, #36	; 0x24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000b9e:	b002      	add	sp, #8
 8000ba0:	4770      	bx	lr
	...

08000ba4 <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b086      	sub	sp, #24
 8000baa:	af04      	add	r7, sp, #16
 8000bac:	603a      	str	r2, [r7, #0]
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	80fb      	strh	r3, [r7, #6]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8000bb8:	f7ff fdda 	bl	8000770 <ST7735_Select>

    while(*str) {
 8000bbc:	e033      	b.n	8000c26 <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	7d3a      	ldrb	r2, [r7, #20]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a1f      	ldr	r2, [pc, #124]	; (8000c44 <ST7735_WriteString+0xa0>)
 8000bc6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	db16      	blt.n	8000bfc <ST7735_WriteString+0x58>
            x = 0;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000bd2:	7d7b      	ldrb	r3, [r7, #21]
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	88bb      	ldrh	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 8000bdc:	88bb      	ldrh	r3, [r7, #4]
 8000bde:	7d7a      	ldrb	r2, [r7, #21]
 8000be0:	4413      	add	r3, r2
 8000be2:	4a19      	ldr	r2, [pc, #100]	; (8000c48 <ST7735_WriteString+0xa4>)
 8000be4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000be8:	4293      	cmp	r3, r2
 8000bea:	da21      	bge.n	8000c30 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b20      	cmp	r3, #32
 8000bf2:	d103      	bne.n	8000bfc <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	603b      	str	r3, [r7, #0]
                continue;
 8000bfa:	e014      	b.n	8000c26 <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	781a      	ldrb	r2, [r3, #0]
 8000c00:	88b9      	ldrh	r1, [r7, #4]
 8000c02:	88f8      	ldrh	r0, [r7, #6]
 8000c04:	8c3b      	ldrh	r3, [r7, #32]
 8000c06:	9302      	str	r3, [sp, #8]
 8000c08:	8bbb      	ldrh	r3, [r7, #28]
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	f7ff ff4f 	bl	8000ab4 <ST7735_WriteChar>
        x += font.width;
 8000c16:	7d3b      	ldrb	r3, [r7, #20]
 8000c18:	b29a      	uxth	r2, r3
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	80fb      	strh	r3, [r7, #6]
        str++;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	3301      	adds	r3, #1
 8000c24:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1c7      	bne.n	8000bbe <ST7735_WriteString+0x1a>
 8000c2e:	e000      	b.n	8000c32 <ST7735_WriteString+0x8e>
                break;
 8000c30:	bf00      	nop
    }

    ST7735_Unselect();
 8000c32:	f7ff fda9 	bl	8000788 <ST7735_Unselect>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c40:	b002      	add	sp, #8
 8000c42:	4770      	bx	lr
 8000c44:	24000216 	.word	0x24000216
 8000c48:	2400021a 	.word	0x2400021a

08000c4c <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8000c4c:	b590      	push	{r4, r7, lr}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	4608      	mov	r0, r1
 8000c56:	4611      	mov	r1, r2
 8000c58:	461a      	mov	r2, r3
 8000c5a:	4623      	mov	r3, r4
 8000c5c:	80fb      	strh	r3, [r7, #6]
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80bb      	strh	r3, [r7, #4]
 8000c62:	460b      	mov	r3, r1
 8000c64:	807b      	strh	r3, [r7, #2]
 8000c66:	4613      	mov	r3, r2
 8000c68:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	4a38      	ldr	r2, [pc, #224]	; (8000d50 <ST7735_FillRectangle+0x104>)
 8000c6e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c72:	4293      	cmp	r3, r2
 8000c74:	da67      	bge.n	8000d46 <ST7735_FillRectangle+0xfa>
 8000c76:	88bb      	ldrh	r3, [r7, #4]
 8000c78:	4a36      	ldr	r2, [pc, #216]	; (8000d54 <ST7735_FillRectangle+0x108>)
 8000c7a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	da61      	bge.n	8000d46 <ST7735_FillRectangle+0xfa>
    if((x + w - 1) >= _width) w = _width - x;
 8000c82:	88fa      	ldrh	r2, [r7, #6]
 8000c84:	887b      	ldrh	r3, [r7, #2]
 8000c86:	4413      	add	r3, r2
 8000c88:	4a31      	ldr	r2, [pc, #196]	; (8000d50 <ST7735_FillRectangle+0x104>)
 8000c8a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	dd06      	ble.n	8000ca0 <ST7735_FillRectangle+0x54>
 8000c92:	4b2f      	ldr	r3, [pc, #188]	; (8000d50 <ST7735_FillRectangle+0x104>)
 8000c94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8000ca0:	88ba      	ldrh	r2, [r7, #4]
 8000ca2:	883b      	ldrh	r3, [r7, #0]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	4a2b      	ldr	r2, [pc, #172]	; (8000d54 <ST7735_FillRectangle+0x108>)
 8000ca8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000cac:	4293      	cmp	r3, r2
 8000cae:	dd06      	ble.n	8000cbe <ST7735_FillRectangle+0x72>
 8000cb0:	4b28      	ldr	r3, [pc, #160]	; (8000d54 <ST7735_FillRectangle+0x108>)
 8000cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	88bb      	ldrh	r3, [r7, #4]
 8000cba:	1ad3      	subs	r3, r2, r3
 8000cbc:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8000cbe:	f7ff fd57 	bl	8000770 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	b2d8      	uxtb	r0, r3
 8000cc6:	88bb      	ldrh	r3, [r7, #4]
 8000cc8:	b2d9      	uxtb	r1, r3
 8000cca:	88fb      	ldrh	r3, [r7, #6]
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	887b      	ldrh	r3, [r7, #2]
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	b2dc      	uxtb	r4, r3
 8000cda:	88bb      	ldrh	r3, [r7, #4]
 8000cdc:	b2da      	uxtb	r2, r3
 8000cde:	883b      	ldrh	r3, [r7, #0]
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	4622      	mov	r2, r4
 8000cec:	f7ff fdee 	bl	80008cc <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000cf0:	8c3b      	ldrh	r3, [r7, #32]
 8000cf2:	0a1b      	lsrs	r3, r3, #8
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	733b      	strb	r3, [r7, #12]
 8000cfa:	8c3b      	ldrh	r3, [r7, #32]
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4814      	ldr	r0, [pc, #80]	; (8000d58 <ST7735_FillRectangle+0x10c>)
 8000d08:	f004 fdec 	bl	80058e4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000d0c:	883b      	ldrh	r3, [r7, #0]
 8000d0e:	80bb      	strh	r3, [r7, #4]
 8000d10:	e013      	b.n	8000d3a <ST7735_FillRectangle+0xee>
        for(x = w; x > 0; x--) {
 8000d12:	887b      	ldrh	r3, [r7, #2]
 8000d14:	80fb      	strh	r3, [r7, #6]
 8000d16:	e00a      	b.n	8000d2e <ST7735_FillRectangle+0xe2>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000d18:	f107 010c 	add.w	r1, r7, #12
 8000d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d20:	2202      	movs	r2, #2
 8000d22:	480e      	ldr	r0, [pc, #56]	; (8000d5c <ST7735_FillRectangle+0x110>)
 8000d24:	f007 fbf8 	bl	8008518 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000d28:	88fb      	ldrh	r3, [r7, #6]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	80fb      	strh	r3, [r7, #6]
 8000d2e:	88fb      	ldrh	r3, [r7, #6]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d1f1      	bne.n	8000d18 <ST7735_FillRectangle+0xcc>
    for(y = h; y > 0; y--) {
 8000d34:	88bb      	ldrh	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	80bb      	strh	r3, [r7, #4]
 8000d3a:	88bb      	ldrh	r3, [r7, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d1e8      	bne.n	8000d12 <ST7735_FillRectangle+0xc6>
        }
    }

    ST7735_Unselect();
 8000d40:	f7ff fd22 	bl	8000788 <ST7735_Unselect>
 8000d44:	e000      	b.n	8000d48 <ST7735_FillRectangle+0xfc>
    if((x >= _width) || (y >= _height)) return;
 8000d46:	bf00      	nop
}
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd90      	pop	{r4, r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	24000216 	.word	0x24000216
 8000d54:	2400021a 	.word	0x2400021a
 8000d58:	58020c00 	.word	0x58020c00
 8000d5c:	24000810 	.word	0x24000810

08000d60 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af04      	add	r7, sp, #16
	int32_t timeout;
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8000d66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d6a:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
 8000d6c:	bf00      	nop
 8000d6e:	4ba8      	ldr	r3, [pc, #672]	; (8001010 <main+0x2b0>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d004      	beq.n	8000d84 <main+0x24>
 8000d7a:	697b      	ldr	r3, [r7, #20]
 8000d7c:	1e5a      	subs	r2, r3, #1
 8000d7e:	617a      	str	r2, [r7, #20]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	dcf4      	bgt.n	8000d6e <main+0xe>
		;
	if (timeout < 0) {
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	da01      	bge.n	8000d8e <main+0x2e>
		Error_Handler();
 8000d8a:	f001 fadb 	bl	8002344 <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d8e:	f001 fedf 	bl	8002b50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d92:	f000 fc57 	bl	8001644 <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000d96:	4b9e      	ldr	r3, [pc, #632]	; (8001010 <main+0x2b0>)
 8000d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d9c:	4a9c      	ldr	r2, [pc, #624]	; (8001010 <main+0x2b0>)
 8000d9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000da2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000da6:	4b9a      	ldr	r3, [pc, #616]	; (8001010 <main+0x2b0>)
 8000da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000db4:	2000      	movs	r0, #0
 8000db6:	f004 fdaf 	bl	8005918 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 8000dba:	2100      	movs	r1, #0
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f004 fdc5 	bl	800594c <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8000dc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000dc6:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 8000dc8:	bf00      	nop
 8000dca:	4b91      	ldr	r3, [pc, #580]	; (8001010 <main+0x2b0>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d104      	bne.n	8000de0 <main+0x80>
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	1e5a      	subs	r2, r3, #1
 8000dda:	617a      	str	r2, [r7, #20]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	dcf4      	bgt.n	8000dca <main+0x6a>
		;
	if (timeout < 0) {
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	da01      	bge.n	8000dea <main+0x8a>
		Error_Handler();
 8000de6:	f001 faad 	bl	8002344 <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000dea:	f000 fe59 	bl	8001aa0 <MX_GPIO_Init>
	MX_ETH_Init();
 8000dee:	f000 fcad 	bl	800174c <MX_ETH_Init>
	MX_USART3_UART_Init();
 8000df2:	f000 fda7 	bl	8001944 <MX_USART3_UART_Init>
	MX_DMA_Init();
 8000df6:	f000 fe23 	bl	8001a40 <MX_DMA_Init>
	MX_SPI1_Init();
 8000dfa:	f000 fcf3 	bl	80017e4 <MX_SPI1_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000dfe:	f000 fded 	bl	80019dc <MX_USB_OTG_FS_PCD_Init>
	MX_SPI2_Init();
 8000e02:	f000 fd47 	bl	8001894 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	ST7735_Init(2);
 8000e06:	2002      	movs	r0, #2
 8000e08:	f7ff fda8 	bl	800095c <ST7735_Init>
	fillScreen(BLACK);
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f7ff fc95 	bl	800073c <fillScreen>
	Write_MFRC522(0x2A, 0x80);
 8000e12:	2180      	movs	r1, #128	; 0x80
 8000e14:	202a      	movs	r0, #42	; 0x2a
 8000e16:	f001 f8d1 	bl	8001fbc <Write_MFRC522>
	Write_MFRC522(0x2B, 0xA9); //0x34); // TModeReg[3..0] + TPrescalerReg
 8000e1a:	21a9      	movs	r1, #169	; 0xa9
 8000e1c:	202b      	movs	r0, #43	; 0x2b
 8000e1e:	f001 f8cd 	bl	8001fbc <Write_MFRC522>
	Write_MFRC522(0x2D, 0x03); //30);
 8000e22:	2103      	movs	r1, #3
 8000e24:	202d      	movs	r0, #45	; 0x2d
 8000e26:	f001 f8c9 	bl	8001fbc <Write_MFRC522>
	Write_MFRC522(0x2C, 0xE8); //0);
 8000e2a:	21e8      	movs	r1, #232	; 0xe8
 8000e2c:	202c      	movs	r0, #44	; 0x2c
 8000e2e:	f001 f8c5 	bl	8001fbc <Write_MFRC522>
	Write_MFRC522(0x15, 0x40);     // force 100% ASK modulation
 8000e32:	2140      	movs	r1, #64	; 0x40
 8000e34:	2015      	movs	r0, #21
 8000e36:	f001 f8c1 	bl	8001fbc <Write_MFRC522>
	Write_MFRC522(0x11, 0x3D);       // CRC Initial value 0x6363
 8000e3a:	213d      	movs	r1, #61	; 0x3d
 8000e3c:	2011      	movs	r0, #17
 8000e3e:	f001 f8bd 	bl	8001fbc <Write_MFRC522>
	char tmp1;
	tmp1 = Read_MFRC522(0x14);
 8000e42:	2014      	movs	r0, #20
 8000e44:	f001 f8ec 	bl	8002020 <Read_MFRC522>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	72fb      	strb	r3, [r7, #11]
	Write_MFRC522(0x14, tmp1 | 0x03); // antenna on
 8000e4c:	7afb      	ldrb	r3, [r7, #11]
 8000e4e:	f043 0303 	orr.w	r3, r3, #3
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	4619      	mov	r1, r3
 8000e56:	2014      	movs	r0, #20
 8000e58:	f001 f8b0 	bl	8001fbc <Write_MFRC522>
	card_data[0] = 0xFF;
 8000e5c:	4b6d      	ldr	r3, [pc, #436]	; (8001014 <main+0x2b4>)
 8000e5e:	22ff      	movs	r2, #255	; 0xff
 8000e60:	601a      	str	r2, [r3, #0]
	card_data[1] = 0xFF;
 8000e62:	4b6c      	ldr	r3, [pc, #432]	; (8001014 <main+0x2b4>)
 8000e64:	22ff      	movs	r2, #255	; 0xff
 8000e66:	605a      	str	r2, [r3, #4]
	card_data[2] = 0xFF;
 8000e68:	4b6a      	ldr	r3, [pc, #424]	; (8001014 <main+0x2b4>)
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	609a      	str	r2, [r3, #8]
	card_data[3] = 0xFF;
 8000e6e:	4b69      	ldr	r3, [pc, #420]	; (8001014 <main+0x2b4>)
 8000e70:	22ff      	movs	r2, #255	; 0xff
 8000e72:	60da      	str	r2, [r3, #12]
	card_data[4] = 0xFF;
 8000e74:	4b67      	ldr	r3, [pc, #412]	; (8001014 <main+0x2b4>)
 8000e76:	22ff      	movs	r2, #255	; 0xff
 8000e78:	611a      	str	r2, [r3, #16]
	card_data[5] = 0xFF;
 8000e7a:	4b66      	ldr	r3, [pc, #408]	; (8001014 <main+0x2b4>)
 8000e7c:	22ff      	movs	r2, #255	; 0xff
 8000e7e:	615a      	str	r2, [r3, #20]
	card_data[6] = 0xFF; //Access_bits[6]
 8000e80:	4b64      	ldr	r3, [pc, #400]	; (8001014 <main+0x2b4>)
 8000e82:	22ff      	movs	r2, #255	; 0xff
 8000e84:	619a      	str	r2, [r3, #24]
	card_data[7] = 0x07; //Access_bits[7]
 8000e86:	4b63      	ldr	r3, [pc, #396]	; (8001014 <main+0x2b4>)
 8000e88:	2207      	movs	r2, #7
 8000e8a:	61da      	str	r2, [r3, #28]
	card_data[8] = 0x80; //Access_bits[8]
 8000e8c:	4b61      	ldr	r3, [pc, #388]	; (8001014 <main+0x2b4>)
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	621a      	str	r2, [r3, #32]
	card_data[9] = 0x88; //user_byte[9]
 8000e92:	4b60      	ldr	r3, [pc, #384]	; (8001014 <main+0x2b4>)
 8000e94:	2288      	movs	r2, #136	; 0x88
 8000e96:	625a      	str	r2, [r3, #36]	; 0x24
	card_data[10] = 0x88; //user_byte[10]
 8000e98:	4b5e      	ldr	r3, [pc, #376]	; (8001014 <main+0x2b4>)
 8000e9a:	2288      	movs	r2, #136	; 0x88
 8000e9c:	629a      	str	r2, [r3, #40]	; 0x28
	card_data[11] = 0x88; //user_byte[11]
 8000e9e:	4b5d      	ldr	r3, [pc, #372]	; (8001014 <main+0x2b4>)
 8000ea0:	2288      	movs	r2, #136	; 0x88
 8000ea2:	62da      	str	r2, [r3, #44]	; 0x2c
	card_data[12] = 0x88; //user_byte[12]
 8000ea4:	4b5b      	ldr	r3, [pc, #364]	; (8001014 <main+0x2b4>)
 8000ea6:	2288      	movs	r2, #136	; 0x88
 8000ea8:	631a      	str	r2, [r3, #48]	; 0x30
	card_data[13] = 0x88; //user_byte[13]
 8000eaa:	4b5a      	ldr	r3, [pc, #360]	; (8001014 <main+0x2b4>)
 8000eac:	2288      	movs	r2, #136	; 0x88
 8000eae:	635a      	str	r2, [r3, #52]	; 0x34
	card_data[14] = 0x88; //user_byte[14]
 8000eb0:	4b58      	ldr	r3, [pc, #352]	; (8001014 <main+0x2b4>)
 8000eb2:	2288      	movs	r2, #136	; 0x88
 8000eb4:	639a      	str	r2, [r3, #56]	; 0x38
	card_data[15] = 0x88; //user_byte[15]
 8000eb6:	4b57      	ldr	r3, [pc, #348]	; (8001014 <main+0x2b4>)
 8000eb8:	2288      	movs	r2, #136	; 0x88
 8000eba:	63da      	str	r2, [r3, #60]	; 0x3c
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		for (int i = 0; i < 16; i++) {
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	e007      	b.n	8000ed2 <main+0x172>
			cardstr[i] = 0;
 8000ec2:	4a55      	ldr	r2, [pc, #340]	; (8001018 <main+0x2b8>)
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int i = 0; i < 16; i++) {
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	2b0f      	cmp	r3, #15
 8000ed6:	ddf4      	ble.n	8000ec2 <main+0x162>
		}
		findcard = MFRC522_Request(0x26, cardstr);
 8000ed8:	494f      	ldr	r1, [pc, #316]	; (8001018 <main+0x2b8>)
 8000eda:	2026      	movs	r0, #38	; 0x26
 8000edc:	f001 f99d 	bl	800221a <MFRC522_Request>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4b4d      	ldr	r3, [pc, #308]	; (800101c <main+0x2bc>)
 8000ee6:	601a      	str	r2, [r3, #0]
		if (findcard == 0) {
 8000ee8:	4b4c      	ldr	r3, [pc, #304]	; (800101c <main+0x2bc>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d13b      	bne.n	8000f68 <main+0x208>
			if (write == 0) {
 8000ef0:	4b4b      	ldr	r3, [pc, #300]	; (8001020 <main+0x2c0>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d11e      	bne.n	8000f36 <main+0x1d6>
				if (MFRC522_Anticoll(cardstr) == 0) {
 8000ef8:	4847      	ldr	r0, [pc, #284]	; (8001018 <main+0x2b8>)
 8000efa:	f001 f9e6 	bl	80022ca <MFRC522_Anticoll>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d103      	bne.n	8000f0c <main+0x1ac>
					uid[0] = cardstr[0];
 8000f04:	4b44      	ldr	r3, [pc, #272]	; (8001018 <main+0x2b8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a46      	ldr	r2, [pc, #280]	; (8001024 <main+0x2c4>)
 8000f0a:	6013      	str	r3, [r2, #0]
				}
//				MFRC522_Read(0, uid);
				int h;
				for (h = 0; h < 16; ++h) {
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	e00d      	b.n	8000f2e <main+0x1ce>
					if (uid[0] == keyRFID[h]) {
 8000f12:	4b44      	ldr	r3, [pc, #272]	; (8001024 <main+0x2c4>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4944      	ldr	r1, [pc, #272]	; (8001028 <main+0x2c8>)
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d102      	bne.n	8000f28 <main+0x1c8>
						lock = 1;
 8000f22:	4b42      	ldr	r3, [pc, #264]	; (800102c <main+0x2cc>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	601a      	str	r2, [r3, #0]
				for (h = 0; h < 16; ++h) {
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2b0f      	cmp	r3, #15
 8000f32:	ddee      	ble.n	8000f12 <main+0x1b2>
 8000f34:	e018      	b.n	8000f68 <main+0x208>
					}
				}
			} else {
				if (MFRC522_Anticoll(cardstr) == 0) {
 8000f36:	4838      	ldr	r0, [pc, #224]	; (8001018 <main+0x2b8>)
 8000f38:	f001 f9c7 	bl	80022ca <MFRC522_Anticoll>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d112      	bne.n	8000f68 <main+0x208>
					uid[0] = cardstr[0];
 8000f42:	4b35      	ldr	r3, [pc, #212]	; (8001018 <main+0x2b8>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a37      	ldr	r2, [pc, #220]	; (8001024 <main+0x2c4>)
 8000f48:	6013      	str	r3, [r2, #0]
					write = 0;
 8000f4a:	4b35      	ldr	r3, [pc, #212]	; (8001020 <main+0x2c0>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
					keyRFID[slot] = uid[0];
 8000f50:	4b37      	ldr	r3, [pc, #220]	; (8001030 <main+0x2d0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a33      	ldr	r2, [pc, #204]	; (8001024 <main+0x2c4>)
 8000f56:	6812      	ldr	r2, [r2, #0]
 8000f58:	4933      	ldr	r1, [pc, #204]	; (8001028 <main+0x2c8>)
 8000f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					slot = slot + 1;
 8000f5e:	4b34      	ldr	r3, [pc, #208]	; (8001030 <main+0x2d0>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	3301      	adds	r3, #1
 8000f64:	4a32      	ldr	r2, [pc, #200]	; (8001030 <main+0x2d0>)
 8000f66:	6013      	str	r3, [r2, #0]
				}
//				status_write = MFRC522_Write(4, card_data);
			}
		}

		numbercar[0] = password[0] + 48;
 8000f68:	4b32      	ldr	r3, [pc, #200]	; (8001034 <main+0x2d4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	3330      	adds	r3, #48	; 0x30
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4b31      	ldr	r3, [pc, #196]	; (8001038 <main+0x2d8>)
 8000f74:	701a      	strb	r2, [r3, #0]
		numbercar[2] = password[1] + 48;
 8000f76:	4b2f      	ldr	r3, [pc, #188]	; (8001034 <main+0x2d4>)
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	3330      	adds	r3, #48	; 0x30
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	4b2d      	ldr	r3, [pc, #180]	; (8001038 <main+0x2d8>)
 8000f82:	709a      	strb	r2, [r3, #2]
		numbercar[4] = password[2] + 48;
 8000f84:	4b2b      	ldr	r3, [pc, #172]	; (8001034 <main+0x2d4>)
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	3330      	adds	r3, #48	; 0x30
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	4b2a      	ldr	r3, [pc, #168]	; (8001038 <main+0x2d8>)
 8000f90:	711a      	strb	r2, [r3, #4]
		numbercar[6] = password[3] + 48;
 8000f92:	4b28      	ldr	r3, [pc, #160]	; (8001034 <main+0x2d4>)
 8000f94:	68db      	ldr	r3, [r3, #12]
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	3330      	adds	r3, #48	; 0x30
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	4b26      	ldr	r3, [pc, #152]	; (8001038 <main+0x2d8>)
 8000f9e:	719a      	strb	r2, [r3, #6]
		//		ST7735_WriteString(0, 51, "_ _ _ _", Font_16x26, YELLOW,BLACK);
		if(displaylock == 1){
 8000fa0:	4b26      	ldr	r3, [pc, #152]	; (800103c <main+0x2dc>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d10e      	bne.n	8000fc6 <main+0x266>
			ST7735_WriteString(0, 50, "DISPLAY LOCK                                       ", Font_16x26, RED, BLACK);
 8000fa8:	4b25      	ldr	r3, [pc, #148]	; (8001040 <main+0x2e0>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	9202      	str	r2, [sp, #8]
 8000fae:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000fb2:	9201      	str	r2, [sp, #4]
 8000fb4:	685a      	ldr	r2, [r3, #4]
 8000fb6:	9200      	str	r2, [sp, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4a22      	ldr	r2, [pc, #136]	; (8001044 <main+0x2e4>)
 8000fbc:	2132      	movs	r1, #50	; 0x32
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f7ff fdf0 	bl	8000ba4 <ST7735_WriteString>
 8000fc4:	e08f      	b.n	80010e6 <main+0x386>
		}else{
			ST7735_WriteString(0, 50, numbercar, Font_16x26, YELLOW, BLACK);
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <main+0x2e0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	9202      	str	r2, [sp, #8]
 8000fcc:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8000fd0:	9201      	str	r2, [sp, #4]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	9200      	str	r2, [sp, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a17      	ldr	r2, [pc, #92]	; (8001038 <main+0x2d8>)
 8000fda:	2132      	movs	r1, #50	; 0x32
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff fde1 	bl	8000ba4 <ST7735_WriteString>
			if (setpassword == 1 || setRFID == 1) {
 8000fe2:	4b19      	ldr	r3, [pc, #100]	; (8001048 <main+0x2e8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d003      	beq.n	8000ff2 <main+0x292>
 8000fea:	4b18      	ldr	r3, [pc, #96]	; (800104c <main+0x2ec>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d132      	bne.n	8001058 <main+0x2f8>
				ST7735_WriteString(0, 100, "Enter your password", Font_7x10, GREEN,
 8000ff2:	4b17      	ldr	r3, [pc, #92]	; (8001050 <main+0x2f0>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	9202      	str	r2, [sp, #8]
 8000ff8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000ffc:	9201      	str	r2, [sp, #4]
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	9200      	str	r2, [sp, #0]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a13      	ldr	r2, [pc, #76]	; (8001054 <main+0x2f4>)
 8001006:	2164      	movs	r1, #100	; 0x64
 8001008:	2000      	movs	r0, #0
 800100a:	f7ff fdcb 	bl	8000ba4 <ST7735_WriteString>
 800100e:	e06a      	b.n	80010e6 <main+0x386>
 8001010:	58024400 	.word	0x58024400
 8001014:	2400089c 	.word	0x2400089c
 8001018:	24000a88 	.word	0x24000a88
 800101c:	24000898 	.word	0x24000898
 8001020:	240001c8 	.word	0x240001c8
 8001024:	240002a8 	.word	0x240002a8
 8001028:	24000030 	.word	0x24000030
 800102c:	240001b0 	.word	0x240001b0
 8001030:	240001e0 	.word	0x240001e0
 8001034:	24000018 	.word	0x24000018
 8001038:	24000028 	.word	0x24000028
 800103c:	240001f4 	.word	0x240001f4
 8001040:	24000010 	.word	0x24000010
 8001044:	0800b018 	.word	0x0800b018
 8001048:	240001b4 	.word	0x240001b4
 800104c:	240001d0 	.word	0x240001d0
 8001050:	24000008 	.word	0x24000008
 8001054:	0800b04c 	.word	0x0800b04c
				BLACK);
			} else if (setpassword == 2) {
 8001058:	4ba1      	ldr	r3, [pc, #644]	; (80012e0 <main+0x580>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d10e      	bne.n	800107e <main+0x31e>
				ST7735_WriteString(0, 100, "Enter your new password", Font_7x10,
 8001060:	4ba0      	ldr	r3, [pc, #640]	; (80012e4 <main+0x584>)
 8001062:	2200      	movs	r2, #0
 8001064:	9202      	str	r2, [sp, #8]
 8001066:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800106a:	9201      	str	r2, [sp, #4]
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	9200      	str	r2, [sp, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4a9d      	ldr	r2, [pc, #628]	; (80012e8 <main+0x588>)
 8001074:	2164      	movs	r1, #100	; 0x64
 8001076:	2000      	movs	r0, #0
 8001078:	f7ff fd94 	bl	8000ba4 <ST7735_WriteString>
 800107c:	e033      	b.n	80010e6 <main+0x386>
				GREEN, BLACK);
			} else if (setpassword == 3) {
 800107e:	4b98      	ldr	r3, [pc, #608]	; (80012e0 <main+0x580>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b03      	cmp	r3, #3
 8001084:	d10e      	bne.n	80010a4 <main+0x344>
				ST7735_WriteString(0, 100, "One more time           ", Font_7x10,
 8001086:	4b97      	ldr	r3, [pc, #604]	; (80012e4 <main+0x584>)
 8001088:	2200      	movs	r2, #0
 800108a:	9202      	str	r2, [sp, #8]
 800108c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001090:	9201      	str	r2, [sp, #4]
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	9200      	str	r2, [sp, #0]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a94      	ldr	r2, [pc, #592]	; (80012ec <main+0x58c>)
 800109a:	2164      	movs	r1, #100	; 0x64
 800109c:	2000      	movs	r0, #0
 800109e:	f7ff fd81 	bl	8000ba4 <ST7735_WriteString>
 80010a2:	e020      	b.n	80010e6 <main+0x386>
				GREEN, BLACK);
			} else if (write == 1) {
 80010a4:	4b92      	ldr	r3, [pc, #584]	; (80012f0 <main+0x590>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d10e      	bne.n	80010ca <main+0x36a>
				ST7735_WriteString(0, 100, "Ready to write            ", Font_7x10,
 80010ac:	4b8d      	ldr	r3, [pc, #564]	; (80012e4 <main+0x584>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	9202      	str	r2, [sp, #8]
 80010b2:	f64f 021f 	movw	r2, #63519	; 0xf81f
 80010b6:	9201      	str	r2, [sp, #4]
 80010b8:	685a      	ldr	r2, [r3, #4]
 80010ba:	9200      	str	r2, [sp, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a8d      	ldr	r2, [pc, #564]	; (80012f4 <main+0x594>)
 80010c0:	2164      	movs	r1, #100	; 0x64
 80010c2:	2000      	movs	r0, #0
 80010c4:	f7ff fd6e 	bl	8000ba4 <ST7735_WriteString>
 80010c8:	e00d      	b.n	80010e6 <main+0x386>
						MAGENTA,
						BLACK);
			} else {
				ST7735_WriteString(0, 75,
 80010ca:	4b86      	ldr	r3, [pc, #536]	; (80012e4 <main+0x584>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	9202      	str	r2, [sp, #8]
 80010d0:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80010d4:	9201      	str	r2, [sp, #4]
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	9200      	str	r2, [sp, #0]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a86      	ldr	r2, [pc, #536]	; (80012f8 <main+0x598>)
 80010de:	214b      	movs	r1, #75	; 0x4b
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff fd5f 	bl	8000ba4 <ST7735_WriteString>
						"                                                                                 ", Font_7x10,
						GREEN, BLACK);
			}
		}
		if (lock == 0) {
 80010e6:	4b85      	ldr	r3, [pc, #532]	; (80012fc <main+0x59c>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d113      	bne.n	8001116 <main+0x3b6>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2102      	movs	r1, #2
 80010f2:	4883      	ldr	r0, [pc, #524]	; (8001300 <main+0x5a0>)
 80010f4:	f004 fbf6 	bl	80058e4 <HAL_GPIO_WritePin>
			ST7735_WriteString(0, 0, "LOCK  ", Font_16x26, RED, BLACK);
 80010f8:	4b82      	ldr	r3, [pc, #520]	; (8001304 <main+0x5a4>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	9202      	str	r2, [sp, #8]
 80010fe:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001102:	9201      	str	r2, [sp, #4]
 8001104:	685a      	ldr	r2, [r3, #4]
 8001106:	9200      	str	r2, [sp, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a7f      	ldr	r2, [pc, #508]	; (8001308 <main+0x5a8>)
 800110c:	2100      	movs	r1, #0
 800110e:	2000      	movs	r0, #0
 8001110:	f7ff fd48 	bl	8000ba4 <ST7735_WriteString>
 8001114:	e012      	b.n	800113c <main+0x3dc>
		} else {
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8001116:	2201      	movs	r2, #1
 8001118:	2102      	movs	r1, #2
 800111a:	4879      	ldr	r0, [pc, #484]	; (8001300 <main+0x5a0>)
 800111c:	f004 fbe2 	bl	80058e4 <HAL_GPIO_WritePin>
			ST7735_WriteString(0, 0, "UNLOCK", Font_16x26, GREEN, BLACK);
 8001120:	4b78      	ldr	r3, [pc, #480]	; (8001304 <main+0x5a4>)
 8001122:	2200      	movs	r2, #0
 8001124:	9202      	str	r2, [sp, #8]
 8001126:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800112a:	9201      	str	r2, [sp, #4]
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	9200      	str	r2, [sp, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a76      	ldr	r2, [pc, #472]	; (800130c <main+0x5ac>)
 8001134:	2100      	movs	r1, #0
 8001136:	2000      	movs	r0, #0
 8001138:	f7ff fd34 	bl	8000ba4 <ST7735_WriteString>
		}

		lockcount[0] = lock;
 800113c:	4b6f      	ldr	r3, [pc, #444]	; (80012fc <main+0x59c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a73      	ldr	r2, [pc, #460]	; (8001310 <main+0x5b0>)
 8001142:	6013      	str	r3, [r2, #0]
		if (lockcount[0] == 1 && lockcount[1] == 0) {
 8001144:	4b72      	ldr	r3, [pc, #456]	; (8001310 <main+0x5b0>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d109      	bne.n	8001160 <main+0x400>
 800114c:	4b70      	ldr	r3, [pc, #448]	; (8001310 <main+0x5b0>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d105      	bne.n	8001160 <main+0x400>
			locktimestamp = HAL_GetTick();
 8001154:	f001 fd82 	bl	8002c5c <HAL_GetTick>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	4b6d      	ldr	r3, [pc, #436]	; (8001314 <main+0x5b4>)
 800115e:	601a      	str	r2, [r3, #0]
		}
		if (HAL_GetTick() - locktimestamp >= 10000) {
 8001160:	f001 fd7c 	bl	8002c5c <HAL_GetTick>
 8001164:	4603      	mov	r3, r0
 8001166:	4a6b      	ldr	r2, [pc, #428]	; (8001314 <main+0x5b4>)
 8001168:	6812      	ldr	r2, [r2, #0]
 800116a:	1a9b      	subs	r3, r3, r2
 800116c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001170:	4293      	cmp	r3, r2
 8001172:	d902      	bls.n	800117a <main+0x41a>
			lock = 0;
 8001174:	4b61      	ldr	r3, [pc, #388]	; (80012fc <main+0x59c>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
		}
		lockcount[1] = lockcount[0];
 800117a:	4b65      	ldr	r3, [pc, #404]	; (8001310 <main+0x5b0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a64      	ldr	r2, [pc, #400]	; (8001310 <main+0x5b0>)
 8001180:	6053      	str	r3, [r2, #4]

		writecount[0] = write;
 8001182:	4b5b      	ldr	r3, [pc, #364]	; (80012f0 <main+0x590>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a64      	ldr	r2, [pc, #400]	; (8001318 <main+0x5b8>)
 8001188:	6013      	str	r3, [r2, #0]
		if (writecount[0] == 1 && writecount[1] == 0) {
 800118a:	4b63      	ldr	r3, [pc, #396]	; (8001318 <main+0x5b8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d109      	bne.n	80011a6 <main+0x446>
 8001192:	4b61      	ldr	r3, [pc, #388]	; (8001318 <main+0x5b8>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d105      	bne.n	80011a6 <main+0x446>
			writetimestamp = HAL_GetTick();
 800119a:	f001 fd5f 	bl	8002c5c <HAL_GetTick>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b5e      	ldr	r3, [pc, #376]	; (800131c <main+0x5bc>)
 80011a4:	601a      	str	r2, [r3, #0]
		}
		if (HAL_GetTick() - writetimestamp >= 10000) {
 80011a6:	f001 fd59 	bl	8002c5c <HAL_GetTick>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a5b      	ldr	r2, [pc, #364]	; (800131c <main+0x5bc>)
 80011ae:	6812      	ldr	r2, [r2, #0]
 80011b0:	1a9b      	subs	r3, r3, r2
 80011b2:	f242 720f 	movw	r2, #9999	; 0x270f
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d902      	bls.n	80011c0 <main+0x460>
			write = 0;
 80011ba:	4b4d      	ldr	r3, [pc, #308]	; (80012f0 <main+0x590>)
 80011bc:	2200      	movs	r2, #0
 80011be:	601a      	str	r2, [r3, #0]
		}
		writecount[1] = writecount[0];
 80011c0:	4b55      	ldr	r3, [pc, #340]	; (8001318 <main+0x5b8>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a54      	ldr	r2, [pc, #336]	; (8001318 <main+0x5b8>)
 80011c6:	6053      	str	r3, [r2, #4]

		displaycount[0] = displaylock;
 80011c8:	4b55      	ldr	r3, [pc, #340]	; (8001320 <main+0x5c0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a55      	ldr	r2, [pc, #340]	; (8001324 <main+0x5c4>)
 80011ce:	6013      	str	r3, [r2, #0]
		if (displaycount[0] == 1 && displaycount[1] == 0){
 80011d0:	4b54      	ldr	r3, [pc, #336]	; (8001324 <main+0x5c4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d109      	bne.n	80011ec <main+0x48c>
 80011d8:	4b52      	ldr	r3, [pc, #328]	; (8001324 <main+0x5c4>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d105      	bne.n	80011ec <main+0x48c>
			displaytimestamp = HAL_GetTick();
 80011e0:	f001 fd3c 	bl	8002c5c <HAL_GetTick>
 80011e4:	4603      	mov	r3, r0
 80011e6:	461a      	mov	r2, r3
 80011e8:	4b4f      	ldr	r3, [pc, #316]	; (8001328 <main+0x5c8>)
 80011ea:	601a      	str	r2, [r3, #0]
		}
		if (HAL_GetTick() - displaytimestamp >= 15000) {
 80011ec:	f001 fd36 	bl	8002c5c <HAL_GetTick>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4a4d      	ldr	r2, [pc, #308]	; (8001328 <main+0x5c8>)
 80011f4:	6812      	ldr	r2, [r2, #0]
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	f643 2297 	movw	r2, #14999	; 0x3a97
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d902      	bls.n	8001206 <main+0x4a6>
					displaylock = 0;
 8001200:	4b47      	ldr	r3, [pc, #284]	; (8001320 <main+0x5c0>)
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
				}
		displaycount[1] = displaycount[0];
 8001206:	4b47      	ldr	r3, [pc, #284]	; (8001324 <main+0x5c4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a46      	ldr	r2, [pc, #280]	; (8001324 <main+0x5c4>)
 800120c:	6053      	str	r3, [r2, #4]
		ButtonMatrixUpdate();
 800120e:	f000 fd9f 	bl	8001d50 <ButtonMatrixUpdate>
		press[0] = ButtonMatrixState;
 8001212:	4b46      	ldr	r3, [pc, #280]	; (800132c <main+0x5cc>)
 8001214:	881b      	ldrh	r3, [r3, #0]
 8001216:	461a      	mov	r2, r3
 8001218:	4b45      	ldr	r3, [pc, #276]	; (8001330 <main+0x5d0>)
 800121a:	601a      	str	r2, [r3, #0]

		if (press[0] != press[1] && press[0] != 0 && displaylock == 0) {
 800121c:	4b44      	ldr	r3, [pc, #272]	; (8001330 <main+0x5d0>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b43      	ldr	r3, [pc, #268]	; (8001330 <main+0x5d0>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	429a      	cmp	r2, r3
 8001226:	f000 81ba 	beq.w	800159e <main+0x83e>
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <main+0x5d0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	f000 81b5 	beq.w	800159e <main+0x83e>
 8001234:	4b3a      	ldr	r3, [pc, #232]	; (8001320 <main+0x5c0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	f040 81b0 	bne.w	800159e <main+0x83e>
			if (state == 0) {
 800123e:	4b3d      	ldr	r3, [pc, #244]	; (8001334 <main+0x5d4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d111      	bne.n	800126a <main+0x50a>
				if (ButtonMatrixState != 0b100000000000) {
 8001246:	4b39      	ldr	r3, [pc, #228]	; (800132c <main+0x5cc>)
 8001248:	881b      	ldrh	r3, [r3, #0]
 800124a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800124e:	f000 8091 	beq.w	8001374 <main+0x614>
					password[0] = Button(ButtonMatrixState);
 8001252:	4b36      	ldr	r3, [pc, #216]	; (800132c <main+0x5cc>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f000 fe0c 	bl	8001e74 <Button>
 800125c:	4603      	mov	r3, r0
 800125e:	4a36      	ldr	r2, [pc, #216]	; (8001338 <main+0x5d8>)
 8001260:	6013      	str	r3, [r2, #0]
					state = 1;
 8001262:	4b34      	ldr	r3, [pc, #208]	; (8001334 <main+0x5d4>)
 8001264:	2201      	movs	r2, #1
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	e084      	b.n	8001374 <main+0x614>
				}
			} else if (state == 1) {
 800126a:	4b32      	ldr	r3, [pc, #200]	; (8001334 <main+0x5d4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d118      	bne.n	80012a4 <main+0x544>
				if (ButtonMatrixState == 0b100000000000) {
 8001272:	4b2e      	ldr	r3, [pc, #184]	; (800132c <main+0x5cc>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800127a:	d107      	bne.n	800128c <main+0x52c>
					password[0] = -16;
 800127c:	4b2e      	ldr	r3, [pc, #184]	; (8001338 <main+0x5d8>)
 800127e:	f06f 020f 	mvn.w	r2, #15
 8001282:	601a      	str	r2, [r3, #0]
					state = 0;
 8001284:	4b2b      	ldr	r3, [pc, #172]	; (8001334 <main+0x5d4>)
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	e073      	b.n	8001374 <main+0x614>
				} else {
					password[1] = Button(ButtonMatrixState);
 800128c:	4b27      	ldr	r3, [pc, #156]	; (800132c <main+0x5cc>)
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f000 fdef 	bl	8001e74 <Button>
 8001296:	4603      	mov	r3, r0
 8001298:	4a27      	ldr	r2, [pc, #156]	; (8001338 <main+0x5d8>)
 800129a:	6053      	str	r3, [r2, #4]
					state = 2;
 800129c:	4b25      	ldr	r3, [pc, #148]	; (8001334 <main+0x5d4>)
 800129e:	2202      	movs	r2, #2
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	e067      	b.n	8001374 <main+0x614>
				}
			} else if (state == 2) {
 80012a4:	4b23      	ldr	r3, [pc, #140]	; (8001334 <main+0x5d4>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d147      	bne.n	800133c <main+0x5dc>
				if (ButtonMatrixState == 0b100000000000) {
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <main+0x5cc>)
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012b4:	d107      	bne.n	80012c6 <main+0x566>
					password[1] = -16;
 80012b6:	4b20      	ldr	r3, [pc, #128]	; (8001338 <main+0x5d8>)
 80012b8:	f06f 020f 	mvn.w	r2, #15
 80012bc:	605a      	str	r2, [r3, #4]
					state = 1;
 80012be:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <main+0x5d4>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	e056      	b.n	8001374 <main+0x614>
				} else {
					password[2] = Button(ButtonMatrixState);
 80012c6:	4b19      	ldr	r3, [pc, #100]	; (800132c <main+0x5cc>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 fdd2 	bl	8001e74 <Button>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a19      	ldr	r2, [pc, #100]	; (8001338 <main+0x5d8>)
 80012d4:	6093      	str	r3, [r2, #8]
					state = 3;
 80012d6:	4b17      	ldr	r3, [pc, #92]	; (8001334 <main+0x5d4>)
 80012d8:	2203      	movs	r2, #3
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	e04a      	b.n	8001374 <main+0x614>
 80012de:	bf00      	nop
 80012e0:	240001b4 	.word	0x240001b4
 80012e4:	24000008 	.word	0x24000008
 80012e8:	0800b060 	.word	0x0800b060
 80012ec:	0800b078 	.word	0x0800b078
 80012f0:	240001c8 	.word	0x240001c8
 80012f4:	0800b094 	.word	0x0800b094
 80012f8:	0800b0b0 	.word	0x0800b0b0
 80012fc:	240001b0 	.word	0x240001b0
 8001300:	58021000 	.word	0x58021000
 8001304:	24000010 	.word	0x24000010
 8001308:	0800b104 	.word	0x0800b104
 800130c:	0800b10c 	.word	0x0800b10c
 8001310:	240001d4 	.word	0x240001d4
 8001314:	240001dc 	.word	0x240001dc
 8001318:	240001e4 	.word	0x240001e4
 800131c:	240001ec 	.word	0x240001ec
 8001320:	240001f4 	.word	0x240001f4
 8001324:	240001f8 	.word	0x240001f8
 8001328:	24000200 	.word	0x24000200
 800132c:	24000198 	.word	0x24000198
 8001330:	24000808 	.word	0x24000808
 8001334:	2400019c 	.word	0x2400019c
 8001338:	24000018 	.word	0x24000018
				}
			} else if (state == 3) {
 800133c:	4b79      	ldr	r3, [pc, #484]	; (8001524 <main+0x7c4>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b03      	cmp	r3, #3
 8001342:	d117      	bne.n	8001374 <main+0x614>
				if (ButtonMatrixState == 0b100000000000) {
 8001344:	4b78      	ldr	r3, [pc, #480]	; (8001528 <main+0x7c8>)
 8001346:	881b      	ldrh	r3, [r3, #0]
 8001348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800134c:	d107      	bne.n	800135e <main+0x5fe>
					password[2] = -16;
 800134e:	4b77      	ldr	r3, [pc, #476]	; (800152c <main+0x7cc>)
 8001350:	f06f 020f 	mvn.w	r2, #15
 8001354:	609a      	str	r2, [r3, #8]
					state = 2;
 8001356:	4b73      	ldr	r3, [pc, #460]	; (8001524 <main+0x7c4>)
 8001358:	2202      	movs	r2, #2
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	e00a      	b.n	8001374 <main+0x614>
				} else {
					password[3] = Button(ButtonMatrixState);
 800135e:	4b72      	ldr	r3, [pc, #456]	; (8001528 <main+0x7c8>)
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fd86 	bl	8001e74 <Button>
 8001368:	4603      	mov	r3, r0
 800136a:	4a70      	ldr	r2, [pc, #448]	; (800152c <main+0x7cc>)
 800136c:	60d3      	str	r3, [r2, #12]
					state = 4;
 800136e:	4b6d      	ldr	r3, [pc, #436]	; (8001524 <main+0x7c4>)
 8001370:	2204      	movs	r2, #4
 8001372:	601a      	str	r2, [r3, #0]
				}
			}
			if (state == 4) {
 8001374:	4b6b      	ldr	r3, [pc, #428]	; (8001524 <main+0x7c4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b04      	cmp	r3, #4
 800137a:	f040 8110 	bne.w	800159e <main+0x83e>
				if (setRFID == 1) {
 800137e:	4b6c      	ldr	r3, [pc, #432]	; (8001530 <main+0x7d0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b01      	cmp	r3, #1
 8001384:	d109      	bne.n	800139a <main+0x63a>
					write = 1;
 8001386:	4b6b      	ldr	r3, [pc, #428]	; (8001534 <main+0x7d4>)
 8001388:	2201      	movs	r2, #1
 800138a:	601a      	str	r2, [r3, #0]
					setRFID = 0;
 800138c:	4b68      	ldr	r3, [pc, #416]	; (8001530 <main+0x7d0>)
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
					state = 0;
 8001392:	4b64      	ldr	r3, [pc, #400]	; (8001524 <main+0x7c4>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	e0f1      	b.n	800157e <main+0x81e>
				} else if (setpassword == 3) {
 800139a:	4b67      	ldr	r3, [pc, #412]	; (8001538 <main+0x7d8>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b03      	cmp	r3, #3
 80013a0:	d12e      	bne.n	8001400 <main+0x6a0>
					if (password[0] == verify[0] && password[1] == verify[1]
 80013a2:	4b62      	ldr	r3, [pc, #392]	; (800152c <main+0x7cc>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	4b65      	ldr	r3, [pc, #404]	; (800153c <main+0x7dc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d121      	bne.n	80013f2 <main+0x692>
 80013ae:	4b5f      	ldr	r3, [pc, #380]	; (800152c <main+0x7cc>)
 80013b0:	685a      	ldr	r2, [r3, #4]
 80013b2:	4b62      	ldr	r3, [pc, #392]	; (800153c <main+0x7dc>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d11b      	bne.n	80013f2 <main+0x692>
							&& password[2] == verify[2]
 80013ba:	4b5c      	ldr	r3, [pc, #368]	; (800152c <main+0x7cc>)
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	4b5f      	ldr	r3, [pc, #380]	; (800153c <main+0x7dc>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d115      	bne.n	80013f2 <main+0x692>
							&& password[3] == verify[3]) {
 80013c6:	4b59      	ldr	r3, [pc, #356]	; (800152c <main+0x7cc>)
 80013c8:	68da      	ldr	r2, [r3, #12]
 80013ca:	4b5c      	ldr	r3, [pc, #368]	; (800153c <main+0x7dc>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d10f      	bne.n	80013f2 <main+0x692>
						key[0] = verify[0];
 80013d2:	4b5a      	ldr	r3, [pc, #360]	; (800153c <main+0x7dc>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a5a      	ldr	r2, [pc, #360]	; (8001540 <main+0x7e0>)
 80013d8:	6013      	str	r3, [r2, #0]
						key[1] = verify[1];
 80013da:	4b58      	ldr	r3, [pc, #352]	; (800153c <main+0x7dc>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	4a58      	ldr	r2, [pc, #352]	; (8001540 <main+0x7e0>)
 80013e0:	6053      	str	r3, [r2, #4]
						key[2] = verify[2];
 80013e2:	4b56      	ldr	r3, [pc, #344]	; (800153c <main+0x7dc>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	4a56      	ldr	r2, [pc, #344]	; (8001540 <main+0x7e0>)
 80013e8:	6093      	str	r3, [r2, #8]
						key[3] = verify[3];
 80013ea:	4b54      	ldr	r3, [pc, #336]	; (800153c <main+0x7dc>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	4a54      	ldr	r2, [pc, #336]	; (8001540 <main+0x7e0>)
 80013f0:	60d3      	str	r3, [r2, #12]
					}
					setpassword = 0;
 80013f2:	4b51      	ldr	r3, [pc, #324]	; (8001538 <main+0x7d8>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
					state = 0;
 80013f8:	4b4a      	ldr	r3, [pc, #296]	; (8001524 <main+0x7c4>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	e0be      	b.n	800157e <main+0x81e>
				} else if (setpassword == 2) {
 8001400:	4b4d      	ldr	r3, [pc, #308]	; (8001538 <main+0x7d8>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2b02      	cmp	r3, #2
 8001406:	d116      	bne.n	8001436 <main+0x6d6>
					verify[0] = password[0];
 8001408:	4b48      	ldr	r3, [pc, #288]	; (800152c <main+0x7cc>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a4b      	ldr	r2, [pc, #300]	; (800153c <main+0x7dc>)
 800140e:	6013      	str	r3, [r2, #0]
					verify[1] = password[1];
 8001410:	4b46      	ldr	r3, [pc, #280]	; (800152c <main+0x7cc>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	4a49      	ldr	r2, [pc, #292]	; (800153c <main+0x7dc>)
 8001416:	6053      	str	r3, [r2, #4]
					verify[2] = password[2];
 8001418:	4b44      	ldr	r3, [pc, #272]	; (800152c <main+0x7cc>)
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	4a47      	ldr	r2, [pc, #284]	; (800153c <main+0x7dc>)
 800141e:	6093      	str	r3, [r2, #8]
					verify[3] = password[3];
 8001420:	4b42      	ldr	r3, [pc, #264]	; (800152c <main+0x7cc>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	4a45      	ldr	r2, [pc, #276]	; (800153c <main+0x7dc>)
 8001426:	60d3      	str	r3, [r2, #12]
					setpassword = 3;
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <main+0x7d8>)
 800142a:	2203      	movs	r2, #3
 800142c:	601a      	str	r2, [r3, #0]
					state = 0;
 800142e:	4b3d      	ldr	r3, [pc, #244]	; (8001524 <main+0x7c4>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	e0a3      	b.n	800157e <main+0x81e>
				} else if (setpassword == 1) {
 8001436:	4b40      	ldr	r3, [pc, #256]	; (8001538 <main+0x7d8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d122      	bne.n	8001484 <main+0x724>
					if (password[0] == key[0] && password[1] == key[1]
 800143e:	4b3b      	ldr	r3, [pc, #236]	; (800152c <main+0x7cc>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <main+0x7e0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	429a      	cmp	r2, r3
 8001448:	d115      	bne.n	8001476 <main+0x716>
 800144a:	4b38      	ldr	r3, [pc, #224]	; (800152c <main+0x7cc>)
 800144c:	685a      	ldr	r2, [r3, #4]
 800144e:	4b3c      	ldr	r3, [pc, #240]	; (8001540 <main+0x7e0>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	429a      	cmp	r2, r3
 8001454:	d10f      	bne.n	8001476 <main+0x716>
							&& password[2] == key[3] && password[3] == key[4]) {
 8001456:	4b35      	ldr	r3, [pc, #212]	; (800152c <main+0x7cc>)
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	4b39      	ldr	r3, [pc, #228]	; (8001540 <main+0x7e0>)
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	429a      	cmp	r2, r3
 8001460:	d109      	bne.n	8001476 <main+0x716>
 8001462:	4b32      	ldr	r3, [pc, #200]	; (800152c <main+0x7cc>)
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	4b36      	ldr	r3, [pc, #216]	; (8001540 <main+0x7e0>)
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	429a      	cmp	r2, r3
 800146c:	d103      	bne.n	8001476 <main+0x716>
						setpassword = 2;
 800146e:	4b32      	ldr	r3, [pc, #200]	; (8001538 <main+0x7d8>)
 8001470:	2202      	movs	r2, #2
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	e002      	b.n	800147c <main+0x71c>
					} else {
						setpassword = 0;
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <main+0x7d8>)
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
					}
					state = 0;
 800147c:	4b29      	ldr	r3, [pc, #164]	; (8001524 <main+0x7c4>)
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	e07c      	b.n	800157e <main+0x81e>
				} else if (password[0] == -6 && password[1] == 1
 8001484:	4b29      	ldr	r3, [pc, #164]	; (800152c <main+0x7cc>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f113 0f06 	cmn.w	r3, #6
 800148c:	d112      	bne.n	80014b4 <main+0x754>
 800148e:	4b27      	ldr	r3, [pc, #156]	; (800152c <main+0x7cc>)
 8001490:	685b      	ldr	r3, [r3, #4]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d10e      	bne.n	80014b4 <main+0x754>
						&& password[2] == 2 && password[3] == 3) {
 8001496:	4b25      	ldr	r3, [pc, #148]	; (800152c <main+0x7cc>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d10a      	bne.n	80014b4 <main+0x754>
 800149e:	4b23      	ldr	r3, [pc, #140]	; (800152c <main+0x7cc>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	2b03      	cmp	r3, #3
 80014a4:	d106      	bne.n	80014b4 <main+0x754>
					state = 0;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	; (8001524 <main+0x7c4>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
					setpassword = 1;
 80014ac:	4b22      	ldr	r3, [pc, #136]	; (8001538 <main+0x7d8>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e064      	b.n	800157e <main+0x81e>
				} else if (password[0] == -6 && password[1] == 4
 80014b4:	4b1d      	ldr	r3, [pc, #116]	; (800152c <main+0x7cc>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f113 0f06 	cmn.w	r3, #6
 80014bc:	d112      	bne.n	80014e4 <main+0x784>
 80014be:	4b1b      	ldr	r3, [pc, #108]	; (800152c <main+0x7cc>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b04      	cmp	r3, #4
 80014c4:	d10e      	bne.n	80014e4 <main+0x784>
						&& password[2] == 5 && password[3] == 6) {
 80014c6:	4b19      	ldr	r3, [pc, #100]	; (800152c <main+0x7cc>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	2b05      	cmp	r3, #5
 80014cc:	d10a      	bne.n	80014e4 <main+0x784>
 80014ce:	4b17      	ldr	r3, [pc, #92]	; (800152c <main+0x7cc>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	d106      	bne.n	80014e4 <main+0x784>
					setRFID = 1;
 80014d6:	4b16      	ldr	r3, [pc, #88]	; (8001530 <main+0x7d0>)
 80014d8:	2201      	movs	r2, #1
 80014da:	601a      	str	r2, [r3, #0]
					state = 0;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <main+0x7c4>)
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	e04c      	b.n	800157e <main+0x81e>
				} else if (password[0] == key[0] && password[1] == key[1]
 80014e4:	4b11      	ldr	r3, [pc, #68]	; (800152c <main+0x7cc>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <main+0x7e0>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d12b      	bne.n	8001548 <main+0x7e8>
 80014f0:	4b0e      	ldr	r3, [pc, #56]	; (800152c <main+0x7cc>)
 80014f2:	685a      	ldr	r2, [r3, #4]
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <main+0x7e0>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d125      	bne.n	8001548 <main+0x7e8>
						&& password[2] == key[2] && password[3] == key[3]) {
 80014fc:	4b0b      	ldr	r3, [pc, #44]	; (800152c <main+0x7cc>)
 80014fe:	689a      	ldr	r2, [r3, #8]
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <main+0x7e0>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	429a      	cmp	r2, r3
 8001506:	d11f      	bne.n	8001548 <main+0x7e8>
 8001508:	4b08      	ldr	r3, [pc, #32]	; (800152c <main+0x7cc>)
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <main+0x7e0>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	429a      	cmp	r2, r3
 8001512:	d119      	bne.n	8001548 <main+0x7e8>
					lock = 1;
 8001514:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <main+0x7e4>)
 8001516:	2201      	movs	r2, #1
 8001518:	601a      	str	r2, [r3, #0]
					state = 0;
 800151a:	4b02      	ldr	r3, [pc, #8]	; (8001524 <main+0x7c4>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	e02d      	b.n	800157e <main+0x81e>
 8001522:	bf00      	nop
 8001524:	2400019c 	.word	0x2400019c
 8001528:	24000198 	.word	0x24000198
 800152c:	24000018 	.word	0x24000018
 8001530:	240001d0 	.word	0x240001d0
 8001534:	240001c8 	.word	0x240001c8
 8001538:	240001b4 	.word	0x240001b4
 800153c:	240001b8 	.word	0x240001b8
 8001540:	240001a0 	.word	0x240001a0
 8001544:	240001b0 	.word	0x240001b0
				} else {
					errortimestamp[errorpointer] = HAL_GetTick();
 8001548:	f001 fb88 	bl	8002c5c <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	4b31      	ldr	r3, [pc, #196]	; (8001614 <main+0x8b4>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4611      	mov	r1, r2
 8001554:	4a30      	ldr	r2, [pc, #192]	; (8001618 <main+0x8b8>)
 8001556:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					errorpointer = (errorpointer+1)%5;
 800155a:	4b2e      	ldr	r3, [pc, #184]	; (8001614 <main+0x8b4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	1c59      	adds	r1, r3, #1
 8001560:	4b2e      	ldr	r3, [pc, #184]	; (800161c <main+0x8bc>)
 8001562:	fb83 2301 	smull	r2, r3, r3, r1
 8001566:	105a      	asrs	r2, r3, #1
 8001568:	17cb      	asrs	r3, r1, #31
 800156a:	1ad2      	subs	r2, r2, r3
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	1aca      	subs	r2, r1, r3
 8001574:	4b27      	ldr	r3, [pc, #156]	; (8001614 <main+0x8b4>)
 8001576:	601a      	str	r2, [r3, #0]
					state = 0;
 8001578:	4b29      	ldr	r3, [pc, #164]	; (8001620 <main+0x8c0>)
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
				}
				password[0] = -16;
 800157e:	4b29      	ldr	r3, [pc, #164]	; (8001624 <main+0x8c4>)
 8001580:	f06f 020f 	mvn.w	r2, #15
 8001584:	601a      	str	r2, [r3, #0]
				password[1] = -16;
 8001586:	4b27      	ldr	r3, [pc, #156]	; (8001624 <main+0x8c4>)
 8001588:	f06f 020f 	mvn.w	r2, #15
 800158c:	605a      	str	r2, [r3, #4]
				password[2] = -16;
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <main+0x8c4>)
 8001590:	f06f 020f 	mvn.w	r2, #15
 8001594:	609a      	str	r2, [r3, #8]
				password[3] = -16;
 8001596:	4b23      	ldr	r3, [pc, #140]	; (8001624 <main+0x8c4>)
 8001598:	f06f 020f 	mvn.w	r2, #15
 800159c:	60da      	str	r2, [r3, #12]
			}
		}
		if(errortimestamp[((errorpointer-1)+5)%5] - errortimestamp[(errorpointer)%5] <= 60000){
 800159e:	4b1d      	ldr	r3, [pc, #116]	; (8001614 <main+0x8b4>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	1d19      	adds	r1, r3, #4
 80015a4:	4b1d      	ldr	r3, [pc, #116]	; (800161c <main+0x8bc>)
 80015a6:	fb83 2301 	smull	r2, r3, r3, r1
 80015aa:	105a      	asrs	r2, r3, #1
 80015ac:	17cb      	asrs	r3, r1, #31
 80015ae:	1ad2      	subs	r2, r2, r3
 80015b0:	4613      	mov	r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4413      	add	r3, r2
 80015b6:	1aca      	subs	r2, r1, r3
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <main+0x8b8>)
 80015ba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80015be:	4b15      	ldr	r3, [pc, #84]	; (8001614 <main+0x8b4>)
 80015c0:	6819      	ldr	r1, [r3, #0]
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <main+0x8bc>)
 80015c4:	fb83 2301 	smull	r2, r3, r3, r1
 80015c8:	105a      	asrs	r2, r3, #1
 80015ca:	17cb      	asrs	r3, r1, #31
 80015cc:	1ad2      	subs	r2, r2, r3
 80015ce:	4613      	mov	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4413      	add	r3, r2
 80015d4:	1aca      	subs	r2, r1, r3
 80015d6:	4b10      	ldr	r3, [pc, #64]	; (8001618 <main+0x8b8>)
 80015d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015dc:	1ac3      	subs	r3, r0, r3
 80015de:	f64e 2260 	movw	r2, #60000	; 0xea60
 80015e2:	4293      	cmp	r3, r2
 80015e4:	dc11      	bgt.n	800160a <main+0x8aa>
			displaylock = 1;
 80015e6:	4b10      	ldr	r3, [pc, #64]	; (8001628 <main+0x8c8>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	601a      	str	r2, [r3, #0]
			errortimestamp[0] = -400000;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <main+0x8b8>)
 80015ee:	4a0f      	ldr	r2, [pc, #60]	; (800162c <main+0x8cc>)
 80015f0:	601a      	str	r2, [r3, #0]
			errortimestamp[1] = -330000;
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <main+0x8b8>)
 80015f4:	4a0e      	ldr	r2, [pc, #56]	; (8001630 <main+0x8d0>)
 80015f6:	605a      	str	r2, [r3, #4]
			errortimestamp[2] = -260000;
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <main+0x8b8>)
 80015fa:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <main+0x8d4>)
 80015fc:	609a      	str	r2, [r3, #8]
			errortimestamp[3] = -190000;
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <main+0x8b8>)
 8001600:	4a0d      	ldr	r2, [pc, #52]	; (8001638 <main+0x8d8>)
 8001602:	60da      	str	r2, [r3, #12]
			errortimestamp[4] = -100000;
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <main+0x8b8>)
 8001606:	4a0d      	ldr	r2, [pc, #52]	; (800163c <main+0x8dc>)
 8001608:	611a      	str	r2, [r3, #16]
		}
		press[1] = press[0];
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <main+0x8e0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a0c      	ldr	r2, [pc, #48]	; (8001640 <main+0x8e0>)
 8001610:	6053      	str	r3, [r2, #4]
		for (int i = 0; i < 16; i++) {
 8001612:	e453      	b.n	8000ebc <main+0x15c>
 8001614:	240001f0 	.word	0x240001f0
 8001618:	24000070 	.word	0x24000070
 800161c:	66666667 	.word	0x66666667
 8001620:	2400019c 	.word	0x2400019c
 8001624:	24000018 	.word	0x24000018
 8001628:	240001f4 	.word	0x240001f4
 800162c:	fff9e580 	.word	0xfff9e580
 8001630:	fffaf6f0 	.word	0xfffaf6f0
 8001634:	fffc0860 	.word	0xfffc0860
 8001638:	fffd19d0 	.word	0xfffd19d0
 800163c:	fffe7960 	.word	0xfffe7960
 8001640:	24000808 	.word	0x24000808

08001644 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b09c      	sub	sp, #112	; 0x70
 8001648:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800164a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800164e:	224c      	movs	r2, #76	; 0x4c
 8001650:	2100      	movs	r1, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f009 fccc 	bl	800aff0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001658:	1d3b      	adds	r3, r7, #4
 800165a:	2220      	movs	r2, #32
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f009 fcc6 	bl	800aff0 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001664:	2004      	movs	r0, #4
 8001666:	f004 facd 	bl	8005c04 <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800166a:	2300      	movs	r3, #0
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	4b34      	ldr	r3, [pc, #208]	; (8001740 <SystemClock_Config+0xfc>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	4a33      	ldr	r2, [pc, #204]	; (8001740 <SystemClock_Config+0xfc>)
 8001674:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001678:	6193      	str	r3, [r2, #24]
 800167a:	4b31      	ldr	r3, [pc, #196]	; (8001740 <SystemClock_Config+0xfc>)
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	4b2f      	ldr	r3, [pc, #188]	; (8001744 <SystemClock_Config+0x100>)
 8001686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001688:	4a2e      	ldr	r2, [pc, #184]	; (8001744 <SystemClock_Config+0x100>)
 800168a:	f043 0301 	orr.w	r3, r3, #1
 800168e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001690:	4b2c      	ldr	r3, [pc, #176]	; (8001744 <SystemClock_Config+0x100>)
 8001692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001694:	f003 0301 	and.w	r3, r3, #1
 8001698:	603b      	str	r3, [r7, #0]
 800169a:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 800169c:	bf00      	nop
 800169e:	4b28      	ldr	r3, [pc, #160]	; (8001740 <SystemClock_Config+0xfc>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80016a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80016aa:	d1f8      	bne.n	800169e <SystemClock_Config+0x5a>
	}
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80016ac:	4b26      	ldr	r3, [pc, #152]	; (8001748 <SystemClock_Config+0x104>)
 80016ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b0:	f023 0303 	bic.w	r3, r3, #3
 80016b4:	4a24      	ldr	r2, [pc, #144]	; (8001748 <SystemClock_Config+0x104>)
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	6293      	str	r3, [r2, #40]	; 0x28
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016bc:	2301      	movs	r3, #1
 80016be:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80016c0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80016c4:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016c6:	2302      	movs	r3, #2
 80016c8:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ca:	2302      	movs	r3, #2
 80016cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 1;
 80016ce:	2301      	movs	r3, #1
 80016d0:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 120;
 80016d2:	2378      	movs	r3, #120	; 0x78
 80016d4:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 80016d6:	2302      	movs	r3, #2
 80016d8:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 6;
 80016da:	2306      	movs	r3, #6
 80016dc:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 80016de:	2302      	movs	r3, #2
 80016e0:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80016e2:	230c      	movs	r3, #12
 80016e4:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80016ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 faf0 	bl	8005cd8 <HAL_RCC_OscConfig>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <SystemClock_Config+0xbe>
		Error_Handler();
 80016fe:	f000 fe21 	bl	8002344 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001702:	233f      	movs	r3, #63	; 0x3f
 8001704:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001706:	2303      	movs	r3, #3
 8001708:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800170e:	2308      	movs	r3, #8
 8001710:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001712:	2340      	movs	r3, #64	; 0x40
 8001714:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001716:	2340      	movs	r3, #64	; 0x40
 8001718:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800171a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800171e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001720:	2340      	movs	r3, #64	; 0x40
 8001722:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2104      	movs	r1, #4
 8001728:	4618      	mov	r0, r3
 800172a:	f004 ff01 	bl	8006530 <HAL_RCC_ClockConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <SystemClock_Config+0xf4>
		Error_Handler();
 8001734:	f000 fe06 	bl	8002344 <Error_Handler>
	}
}
 8001738:	bf00      	nop
 800173a:	3770      	adds	r7, #112	; 0x70
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	58024800 	.word	0x58024800
 8001744:	58000400 	.word	0x58000400
 8001748:	58024400 	.word	0x58024400

0800174c <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8001750:	4b1e      	ldr	r3, [pc, #120]	; (80017cc <MX_ETH_Init+0x80>)
 8001752:	4a1f      	ldr	r2, [pc, #124]	; (80017d0 <MX_ETH_Init+0x84>)
 8001754:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8001756:	4b1f      	ldr	r3, [pc, #124]	; (80017d4 <MX_ETH_Init+0x88>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 800175c:	4b1d      	ldr	r3, [pc, #116]	; (80017d4 <MX_ETH_Init+0x88>)
 800175e:	2280      	movs	r2, #128	; 0x80
 8001760:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8001762:	4b1c      	ldr	r3, [pc, #112]	; (80017d4 <MX_ETH_Init+0x88>)
 8001764:	22e1      	movs	r2, #225	; 0xe1
 8001766:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <MX_ETH_Init+0x88>)
 800176a:	2200      	movs	r2, #0
 800176c:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 800176e:	4b19      	ldr	r3, [pc, #100]	; (80017d4 <MX_ETH_Init+0x88>)
 8001770:	2200      	movs	r2, #0
 8001772:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <MX_ETH_Init+0x88>)
 8001776:	2200      	movs	r2, #0
 8001778:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 800177a:	4b14      	ldr	r3, [pc, #80]	; (80017cc <MX_ETH_Init+0x80>)
 800177c:	4a15      	ldr	r2, [pc, #84]	; (80017d4 <MX_ETH_Init+0x88>)
 800177e:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001780:	4b12      	ldr	r3, [pc, #72]	; (80017cc <MX_ETH_Init+0x80>)
 8001782:	2201      	movs	r2, #1
 8001784:	721a      	strb	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8001786:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_ETH_Init+0x80>)
 8001788:	4a13      	ldr	r2, [pc, #76]	; (80017d8 <MX_ETH_Init+0x8c>)
 800178a:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 800178c:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <MX_ETH_Init+0x80>)
 800178e:	4a13      	ldr	r2, [pc, #76]	; (80017dc <MX_ETH_Init+0x90>)
 8001790:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_ETH_Init+0x80>)
 8001794:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001798:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 800179a:	480c      	ldr	r0, [pc, #48]	; (80017cc <MX_ETH_Init+0x80>)
 800179c:	f003 fac4 	bl	8004d28 <HAL_ETH_Init>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_ETH_Init+0x5e>
		Error_Handler();
 80017a6:	f000 fdcd 	bl	8002344 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 80017aa:	2234      	movs	r2, #52	; 0x34
 80017ac:	2100      	movs	r1, #0
 80017ae:	480c      	ldr	r0, [pc, #48]	; (80017e0 <MX_ETH_Init+0x94>)
 80017b0:	f009 fc1e 	bl	800aff0 <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 80017b4:	4b0a      	ldr	r3, [pc, #40]	; (80017e0 <MX_ETH_Init+0x94>)
 80017b6:	2221      	movs	r2, #33	; 0x21
 80017b8:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80017ba:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <MX_ETH_Init+0x94>)
 80017bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017c0:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80017c2:	4b07      	ldr	r3, [pc, #28]	; (80017e0 <MX_ETH_Init+0x94>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	24000954 	.word	0x24000954
 80017d0:	40028000 	.word	0x40028000
 80017d4:	24000208 	.word	0x24000208
 80017d8:	2400011c 	.word	0x2400011c
 80017dc:	240000bc 	.word	0x240000bc
 80017e0:	240009dc 	.word	0x240009dc

080017e4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80017e8:	4b28      	ldr	r3, [pc, #160]	; (800188c <MX_SPI1_Init+0xa8>)
 80017ea:	4a29      	ldr	r2, [pc, #164]	; (8001890 <MX_SPI1_Init+0xac>)
 80017ec:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80017ee:	4b27      	ldr	r3, [pc, #156]	; (800188c <MX_SPI1_Init+0xa8>)
 80017f0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80017f4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80017f6:	4b25      	ldr	r3, [pc, #148]	; (800188c <MX_SPI1_Init+0xa8>)
 80017f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017fc:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017fe:	4b23      	ldr	r3, [pc, #140]	; (800188c <MX_SPI1_Init+0xa8>)
 8001800:	2207      	movs	r2, #7
 8001802:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001804:	4b21      	ldr	r3, [pc, #132]	; (800188c <MX_SPI1_Init+0xa8>)
 8001806:	2200      	movs	r2, #0
 8001808:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800180a:	4b20      	ldr	r3, [pc, #128]	; (800188c <MX_SPI1_Init+0xa8>)
 800180c:	2200      	movs	r2, #0
 800180e:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001810:	4b1e      	ldr	r3, [pc, #120]	; (800188c <MX_SPI1_Init+0xa8>)
 8001812:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001816:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <MX_SPI1_Init+0xa8>)
 800181a:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 800181e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001820:	4b1a      	ldr	r3, [pc, #104]	; (800188c <MX_SPI1_Init+0xa8>)
 8001822:	2200      	movs	r2, #0
 8001824:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001826:	4b19      	ldr	r3, [pc, #100]	; (800188c <MX_SPI1_Init+0xa8>)
 8001828:	2200      	movs	r2, #0
 800182a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800182c:	4b17      	ldr	r3, [pc, #92]	; (800188c <MX_SPI1_Init+0xa8>)
 800182e:	2200      	movs	r2, #0
 8001830:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 0x0;
 8001832:	4b16      	ldr	r3, [pc, #88]	; (800188c <MX_SPI1_Init+0xa8>)
 8001834:	2200      	movs	r2, #0
 8001836:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001838:	4b14      	ldr	r3, [pc, #80]	; (800188c <MX_SPI1_Init+0xa8>)
 800183a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800183e:	635a      	str	r2, [r3, #52]	; 0x34
	hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001840:	4b12      	ldr	r3, [pc, #72]	; (800188c <MX_SPI1_Init+0xa8>)
 8001842:	2200      	movs	r2, #0
 8001844:	639a      	str	r2, [r3, #56]	; 0x38
	hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001846:	4b11      	ldr	r3, [pc, #68]	; (800188c <MX_SPI1_Init+0xa8>)
 8001848:	2200      	movs	r2, #0
 800184a:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi1.Init.TxCRCInitializationPattern =
 800184c:	4b0f      	ldr	r3, [pc, #60]	; (800188c <MX_SPI1_Init+0xa8>)
 800184e:	2200      	movs	r2, #0
 8001850:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.RxCRCInitializationPattern =
 8001852:	4b0e      	ldr	r3, [pc, #56]	; (800188c <MX_SPI1_Init+0xa8>)
 8001854:	2200      	movs	r2, #0
 8001856:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <MX_SPI1_Init+0xa8>)
 800185a:	2200      	movs	r2, #0
 800185c:	649a      	str	r2, [r3, #72]	; 0x48
	hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800185e:	4b0b      	ldr	r3, [pc, #44]	; (800188c <MX_SPI1_Init+0xa8>)
 8001860:	2200      	movs	r2, #0
 8001862:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001864:	4b09      	ldr	r3, [pc, #36]	; (800188c <MX_SPI1_Init+0xa8>)
 8001866:	2200      	movs	r2, #0
 8001868:	651a      	str	r2, [r3, #80]	; 0x50
	hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 800186a:	4b08      	ldr	r3, [pc, #32]	; (800188c <MX_SPI1_Init+0xa8>)
 800186c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001870:	655a      	str	r2, [r3, #84]	; 0x54
	hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <MX_SPI1_Init+0xa8>)
 8001874:	2200      	movs	r2, #0
 8001876:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001878:	4804      	ldr	r0, [pc, #16]	; (800188c <MX_SPI1_Init+0xa8>)
 800187a:	f006 fd47 	bl	800830c <HAL_SPI_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_SPI1_Init+0xa4>
		Error_Handler();
 8001884:	f000 fd5e 	bl	8002344 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	24000810 	.word	0x24000810
 8001890:	40013000 	.word	0x40013000

08001894 <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001898:	4b28      	ldr	r3, [pc, #160]	; (800193c <MX_SPI2_Init+0xa8>)
 800189a:	4a29      	ldr	r2, [pc, #164]	; (8001940 <MX_SPI2_Init+0xac>)
 800189c:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 800189e:	4b27      	ldr	r3, [pc, #156]	; (800193c <MX_SPI2_Init+0xa8>)
 80018a0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80018a4:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018a6:	4b25      	ldr	r3, [pc, #148]	; (800193c <MX_SPI2_Init+0xa8>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018ac:	4b23      	ldr	r3, [pc, #140]	; (800193c <MX_SPI2_Init+0xa8>)
 80018ae:	2207      	movs	r2, #7
 80018b0:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018b2:	4b22      	ldr	r3, [pc, #136]	; (800193c <MX_SPI2_Init+0xa8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018b8:	4b20      	ldr	r3, [pc, #128]	; (800193c <MX_SPI2_Init+0xa8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80018be:	4b1f      	ldr	r3, [pc, #124]	; (800193c <MX_SPI2_Init+0xa8>)
 80018c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018c4:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018c6:	4b1d      	ldr	r3, [pc, #116]	; (800193c <MX_SPI2_Init+0xa8>)
 80018c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018cc:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ce:	4b1b      	ldr	r3, [pc, #108]	; (800193c <MX_SPI2_Init+0xa8>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80018d4:	4b19      	ldr	r3, [pc, #100]	; (800193c <MX_SPI2_Init+0xa8>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018da:	4b18      	ldr	r3, [pc, #96]	; (800193c <MX_SPI2_Init+0xa8>)
 80018dc:	2200      	movs	r2, #0
 80018de:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 80018e0:	4b16      	ldr	r3, [pc, #88]	; (800193c <MX_SPI2_Init+0xa8>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018e6:	4b15      	ldr	r3, [pc, #84]	; (800193c <MX_SPI2_Init+0xa8>)
 80018e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018ec:	635a      	str	r2, [r3, #52]	; 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018ee:	4b13      	ldr	r3, [pc, #76]	; (800193c <MX_SPI2_Init+0xa8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	639a      	str	r2, [r3, #56]	; 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018f4:	4b11      	ldr	r3, [pc, #68]	; (800193c <MX_SPI2_Init+0xa8>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	63da      	str	r2, [r3, #60]	; 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 80018fa:	4b10      	ldr	r3, [pc, #64]	; (800193c <MX_SPI2_Init+0xa8>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	641a      	str	r2, [r3, #64]	; 0x40
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <MX_SPI2_Init+0xa8>)
 8001902:	2200      	movs	r2, #0
 8001904:	645a      	str	r2, [r3, #68]	; 0x44
	SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001906:	4b0d      	ldr	r3, [pc, #52]	; (800193c <MX_SPI2_Init+0xa8>)
 8001908:	2200      	movs	r2, #0
 800190a:	649a      	str	r2, [r3, #72]	; 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <MX_SPI2_Init+0xa8>)
 800190e:	2200      	movs	r2, #0
 8001910:	64da      	str	r2, [r3, #76]	; 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001912:	4b0a      	ldr	r3, [pc, #40]	; (800193c <MX_SPI2_Init+0xa8>)
 8001914:	2200      	movs	r2, #0
 8001916:	651a      	str	r2, [r3, #80]	; 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8001918:	4b08      	ldr	r3, [pc, #32]	; (800193c <MX_SPI2_Init+0xa8>)
 800191a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800191e:	655a      	str	r2, [r3, #84]	; 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <MX_SPI2_Init+0xa8>)
 8001922:	2200      	movs	r2, #0
 8001924:	659a      	str	r2, [r3, #88]	; 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001926:	4805      	ldr	r0, [pc, #20]	; (800193c <MX_SPI2_Init+0xa8>)
 8001928:	f006 fcf0 	bl	800830c <HAL_SPI_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001932:	f000 fd07 	bl	8002344 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	24000220 	.word	0x24000220
 8001940:	40003800 	.word	0x40003800

08001944 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8001948:	4b22      	ldr	r3, [pc, #136]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 800194a:	4a23      	ldr	r2, [pc, #140]	; (80019d8 <MX_USART3_UART_Init+0x94>)
 800194c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800194e:	4b21      	ldr	r3, [pc, #132]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001954:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001956:	4b1f      	ldr	r3, [pc, #124]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001958:	2200      	movs	r2, #0
 800195a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800195c:	4b1d      	ldr	r3, [pc, #116]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 800195e:	2200      	movs	r2, #0
 8001960:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001962:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001968:	4b1a      	ldr	r3, [pc, #104]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 800196a:	220c      	movs	r2, #12
 800196c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800196e:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001974:	4b17      	ldr	r3, [pc, #92]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800197a:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 800197c:	2200      	movs	r2, #0
 800197e:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001982:	2200      	movs	r2, #0
 8001984:	625a      	str	r2, [r3, #36]	; 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001986:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 8001988:	2200      	movs	r2, #0
 800198a:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 800198c:	4811      	ldr	r0, [pc, #68]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 800198e:	f007 ff9e 	bl	80098ce <HAL_UART_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001998:	f000 fcd4 	bl	8002344 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 800199c:	2100      	movs	r1, #0
 800199e:	480d      	ldr	r0, [pc, #52]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 80019a0:	f008 ff34 	bl	800a80c <HAL_UARTEx_SetTxFifoThreshold>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_USART3_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 80019aa:	f000 fccb 	bl	8002344 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 80019ae:	2100      	movs	r1, #0
 80019b0:	4808      	ldr	r0, [pc, #32]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 80019b2:	f008 ff69 	bl	800a888 <HAL_UARTEx_SetRxFifoThreshold>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_USART3_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 80019bc:	f000 fcc2 	bl	8002344 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 80019c0:	4804      	ldr	r0, [pc, #16]	; (80019d4 <MX_USART3_UART_Init+0x90>)
 80019c2:	f008 feea 	bl	800a79a <HAL_UARTEx_DisableFifoMode>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_USART3_UART_Init+0x8c>
		Error_Handler();
 80019cc:	f000 fcba 	bl	8002344 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	240002e8 	.word	0x240002e8
 80019d8:	40004800 	.word	0x40004800

080019dc <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80019e0:	4b15      	ldr	r3, [pc, #84]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019e2:	4a16      	ldr	r2, [pc, #88]	; (8001a3c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80019e4:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80019e6:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019e8:	2209      	movs	r2, #9
 80019ea:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80019ec:	4b12      	ldr	r3, [pc, #72]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019ee:	2202      	movs	r2, #2
 80019f0:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80019f2:	4b11      	ldr	r3, [pc, #68]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019f8:	4b0f      	ldr	r3, [pc, #60]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80019fa:	2202      	movs	r2, #2
 80019fc:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001a10:	4b09      	ldr	r3, [pc, #36]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	629a      	str	r2, [r3, #40]	; 0x28
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8001a22:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001a24:	f003 ffa6 	bl	8005974 <HAL_PCD_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USB_OTG_FS_PCD_Init+0x56>
		Error_Handler();
 8001a2e:	f000 fc89 	bl	8002344 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	24000378 	.word	0x24000378
 8001a3c:	40080000 	.word	0x40080000

08001a40 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_DMA_Init+0x5c>)
 8001a48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a4c:	4a13      	ldr	r2, [pc, #76]	; (8001a9c <MX_DMA_Init+0x5c>)
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001a56:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <MX_DMA_Init+0x5c>)
 8001a58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001a64:	2200      	movs	r2, #0
 8001a66:	2100      	movs	r1, #0
 8001a68:	200b      	movs	r0, #11
 8001a6a:	f001 fa22 	bl	8002eb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001a6e:	200b      	movs	r0, #11
 8001a70:	f001 fa39 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	200c      	movs	r0, #12
 8001a7a:	f001 fa1a 	bl	8002eb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001a7e:	200c      	movs	r0, #12
 8001a80:	f001 fa31 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001a84:	2200      	movs	r2, #0
 8001a86:	2100      	movs	r1, #0
 8001a88:	200d      	movs	r0, #13
 8001a8a:	f001 fa12 	bl	8002eb2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001a8e:	200d      	movs	r0, #13
 8001a90:	f001 fa29 	bl	8002ee6 <HAL_NVIC_EnableIRQ>

}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	58024400 	.word	0x58024400

08001aa0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001ab6:	4b9f      	ldr	r3, [pc, #636]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001abc:	4a9d      	ldr	r2, [pc, #628]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001abe:	f043 0304 	orr.w	r3, r3, #4
 8001ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ac6:	4b9b      	ldr	r3, [pc, #620]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
 8001ad2:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001ad4:	4b97      	ldr	r3, [pc, #604]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ada:	4a96      	ldr	r2, [pc, #600]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001adc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ae0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ae4:	4b93      	ldr	r3, [pc, #588]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001af2:	4b90      	ldr	r3, [pc, #576]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001af8:	4a8e      	ldr	r2, [pc, #568]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b02:	4b8c      	ldr	r3, [pc, #560]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b10:	4b88      	ldr	r3, [pc, #544]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b16:	4a87      	ldr	r2, [pc, #540]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b20:	4b84      	ldr	r3, [pc, #528]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001b2e:	4b81      	ldr	r3, [pc, #516]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b34:	4a7f      	ldr	r2, [pc, #508]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b36:	f043 0310 	orr.w	r3, r3, #16
 8001b3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b3e:	4b7d      	ldr	r3, [pc, #500]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b44:	f003 0310 	and.w	r3, r3, #16
 8001b48:	60bb      	str	r3, [r7, #8]
 8001b4a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4c:	4b79      	ldr	r3, [pc, #484]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b52:	4a78      	ldr	r2, [pc, #480]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b54:	f043 0308 	orr.w	r3, r3, #8
 8001b58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b5c:	4b75      	ldr	r3, [pc, #468]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	607b      	str	r3, [r7, #4]
 8001b68:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001b6a:	4b72      	ldr	r3, [pc, #456]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b70:	4a70      	ldr	r2, [pc, #448]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001b7a:	4b6e      	ldr	r3, [pc, #440]	; (8001d34 <MX_GPIO_Init+0x294>)
 8001b7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001b80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin, GPIO_PIN_RESET);
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f244 0101 	movw	r1, #16385	; 0x4001
 8001b8e:	486a      	ldr	r0, [pc, #424]	; (8001d38 <MX_GPIO_Init+0x298>)
 8001b90:	f003 fea8 	bl	80058e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13 | RFIDreset_Pin, GPIO_PIN_SET);
 8001b94:	2201      	movs	r2, #1
 8001b96:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 8001b9a:	4868      	ldr	r0, [pc, #416]	; (8001d3c <MX_GPIO_Init+0x29c>)
 8001b9c:	f003 fea2 	bl	80058e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RFIDcs_Pin | GPIO_PIN_6 | GPIO_PIN_7,
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 610c 	mov.w	r1, #2240	; 0x8c0
 8001ba6:	4864      	ldr	r0, [pc, #400]	; (8001d38 <MX_GPIO_Init+0x298>)
 8001ba8:	f003 fe9c 	bl	80058e4 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin | LCDc_d_Pin,
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 4104 	mov.w	r1, #33792	; 0x8400
 8001bb2:	4863      	ldr	r0, [pc, #396]	; (8001d40 <MX_GPIO_Init+0x2a0>)
 8001bb4:	f003 fe96 	bl	80058e4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCDcs_GPIO_Port, LCDcs_Pin, GPIO_PIN_SET);
 8001bb8:	2201      	movs	r2, #1
 8001bba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bbe:	4860      	ldr	r0, [pc, #384]	; (8001d40 <MX_GPIO_Init+0x2a0>)
 8001bc0:	f003 fe90 	bl	80058e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, LCDreset_Pin | GPIO_PIN_14, GPIO_PIN_SET);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f44f 4184 	mov.w	r1, #16896	; 0x4200
 8001bca:	485e      	ldr	r0, [pc, #376]	; (8001d44 <MX_GPIO_Init+0x2a4>)
 8001bcc:	f003 fe8a 	bl	80058e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2102      	movs	r1, #2
 8001bd4:	4859      	ldr	r0, [pc, #356]	; (8001d3c <MX_GPIO_Init+0x29c>)
 8001bd6:	f003 fe85 	bl	80058e4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001bda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bde:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001be8:	f107 031c 	add.w	r3, r7, #28
 8001bec:	4619      	mov	r1, r3
 8001bee:	4856      	ldr	r0, [pc, #344]	; (8001d48 <MX_GPIO_Init+0x2a8>)
 8001bf0:	f003 fcb0 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD1_Pin RFIDcs_Pin LD3_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | RFIDcs_Pin | LD3_Pin;
 8001bf4:	f644 0301 	movw	r3, #18433	; 0x4801
 8001bf8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c02:	2300      	movs	r3, #0
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c06:	f107 031c 	add.w	r3, r7, #28
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	484a      	ldr	r0, [pc, #296]	; (8001d38 <MX_GPIO_Init+0x298>)
 8001c0e:	f003 fca1 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pins : PE11 PE14 */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_14;
 8001c12:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8001c16:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	4619      	mov	r1, r3
 8001c26:	4845      	ldr	r0, [pc, #276]	; (8001d3c <MX_GPIO_Init+0x29c>)
 8001c28:	f003 fc94 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c30:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c32:	2311      	movs	r3, #17
 8001c34:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c36:	2300      	movs	r3, #0
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	4619      	mov	r1, r3
 8001c44:	483d      	ldr	r0, [pc, #244]	; (8001d3c <MX_GPIO_Init+0x29c>)
 8001c46:	f003 fc85 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pins : RFIDreset_Pin LD2_Pin */
	GPIO_InitStruct.Pin = RFIDreset_Pin | LD2_Pin;
 8001c4a:	f248 0302 	movw	r3, #32770	; 0x8002
 8001c4e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c50:	2301      	movs	r3, #1
 8001c52:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c5c:	f107 031c 	add.w	r3, r7, #28
 8001c60:	4619      	mov	r1, r3
 8001c62:	4836      	ldr	r0, [pc, #216]	; (8001d3c <MX_GPIO_Init+0x29c>)
 8001c64:	f003 fc76 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin LCDcs_Pin LCDc_d_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin | LCDcs_Pin | LCDc_d_Pin;
 8001c68:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001c6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c76:	2300      	movs	r3, #0
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c7a:	f107 031c 	add.w	r3, r7, #28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	482f      	ldr	r0, [pc, #188]	; (8001d40 <MX_GPIO_Init+0x2a0>)
 8001c82:	f003 fc67 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
	GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c8a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c8e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8001c94:	f107 031c 	add.w	r3, r7, #28
 8001c98:	4619      	mov	r1, r3
 8001c9a:	482a      	ldr	r0, [pc, #168]	; (8001d44 <MX_GPIO_Init+0x2a4>)
 8001c9c:	f003 fc5a 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001ca0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ca4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4825      	ldr	r0, [pc, #148]	; (8001d4c <MX_GPIO_Init+0x2ac>)
 8001cb6:	f003 fc4d 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCDreset_Pin */
	GPIO_InitStruct.Pin = LCDreset_Pin;
 8001cba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cbe:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LCDreset_GPIO_Port, &GPIO_InitStruct);
 8001ccc:	f107 031c 	add.w	r3, r7, #28
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	481c      	ldr	r0, [pc, #112]	; (8001d44 <MX_GPIO_Init+0x2a4>)
 8001cd4:	f003 fc3e 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : PG12 */
	GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cdc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	4815      	ldr	r0, [pc, #84]	; (8001d44 <MX_GPIO_Init+0x2a4>)
 8001cee:	f003 fc31 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pin : PG14 */
	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001cf2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001cf6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001cf8:	2311      	movs	r3, #17
 8001cfa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d00:	2300      	movs	r3, #0
 8001d02:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d04:	f107 031c 	add.w	r3, r7, #28
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480e      	ldr	r0, [pc, #56]	; (8001d44 <MX_GPIO_Init+0x2a4>)
 8001d0c:	f003 fc22 	bl	8005554 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB6 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001d10:	23c0      	movs	r3, #192	; 0xc0
 8001d12:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d14:	2311      	movs	r3, #17
 8001d16:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	4619      	mov	r1, r3
 8001d26:	4804      	ldr	r0, [pc, #16]	; (8001d38 <MX_GPIO_Init+0x298>)
 8001d28:	f003 fc14 	bl	8005554 <HAL_GPIO_Init>

}
 8001d2c:	bf00      	nop
 8001d2e:	3730      	adds	r7, #48	; 0x30
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	58024400 	.word	0x58024400
 8001d38:	58020400 	.word	0x58020400
 8001d3c:	58021000 	.word	0x58021000
 8001d40:	58020c00 	.word	0x58020c00
 8001d44:	58021800 	.word	0x58021800
 8001d48:	58020800 	.word	0x58020800
 8001d4c:	58020000 	.word	0x58020000

08001d50 <ButtonMatrixUpdate>:
uint16_t ButtonMatrixPin[8] = { GPIO_PIN_12, GPIO_PIN_8, GPIO_PIN_11,
GPIO_PIN_14, GPIO_PIN_13, GPIO_PIN_14,
GPIO_PIN_6, GPIO_PIN_7 };

uint8_t ButtonMatrixRow = 0;  //What  R Now
void ButtonMatrixUpdate() {
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - ButtonMatrixTimestamp >= 50) {
 8001d56:	f000 ff81 	bl	8002c5c <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	4b3f      	ldr	r3, [pc, #252]	; (8001e5c <ButtonMatrixUpdate+0x10c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b31      	cmp	r3, #49	; 0x31
 8001d64:	d975      	bls.n	8001e52 <ButtonMatrixUpdate+0x102>
		x = x + 1;
 8001d66:	4b3e      	ldr	r3, [pc, #248]	; (8001e60 <ButtonMatrixUpdate+0x110>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	4a3c      	ldr	r2, [pc, #240]	; (8001e60 <ButtonMatrixUpdate+0x110>)
 8001d6e:	6013      	str	r3, [r2, #0]
		ButtonMatrixTimestamp = HAL_GetTick();
 8001d70:	f000 ff74 	bl	8002c5c <HAL_GetTick>
 8001d74:	4603      	mov	r3, r0
 8001d76:	4a39      	ldr	r2, [pc, #228]	; (8001e5c <ButtonMatrixUpdate+0x10c>)
 8001d78:	6013      	str	r3, [r2, #0]
		int i;
		for (i = 0; i < 4; i += 1) { //0-3
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	607b      	str	r3, [r7, #4]
 8001d7e:	e038      	b.n	8001df2 <ButtonMatrixUpdate+0xa2>
			GPIO_PinState PinState = HAL_GPIO_ReadPin(ButtonMatrixPort[i],
 8001d80:	4a38      	ldr	r2, [pc, #224]	; (8001e64 <ButtonMatrixUpdate+0x114>)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d88:	4937      	ldr	r1, [pc, #220]	; (8001e68 <ButtonMatrixUpdate+0x118>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001d90:	4619      	mov	r1, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	f003 fd8e 	bl	80058b4 <HAL_GPIO_ReadPin>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	707b      	strb	r3, [r7, #1]
					ButtonMatrixPin[i]);
			if (PinState == GPIO_PIN_RESET) // Button Press
 8001d9c:	787b      	ldrb	r3, [r7, #1]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d111      	bne.n	8001dc6 <ButtonMatrixUpdate+0x76>
					{
				ButtonMatrixState |= (uint16_t) 1 << (i + ButtonMatrixRow * 4);
 8001da2:	4b32      	ldr	r3, [pc, #200]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	009a      	lsls	r2, r3, #2
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4413      	add	r3, r2
 8001dac:	2201      	movs	r2, #1
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <ButtonMatrixUpdate+0x120>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b2b      	ldr	r3, [pc, #172]	; (8001e70 <ButtonMatrixUpdate+0x120>)
 8001dc2:	801a      	strh	r2, [r3, #0]
 8001dc4:	e012      	b.n	8001dec <ButtonMatrixUpdate+0x9c>
			} else {
				ButtonMatrixState &=
						~((uint16_t) 1 << (i + ButtonMatrixRow * 4));
 8001dc6:	4b29      	ldr	r3, [pc, #164]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	009a      	lsls	r2, r3, #2
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4413      	add	r3, r2
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
				ButtonMatrixState &=
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <ButtonMatrixUpdate+0x120>)
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	4013      	ands	r3, r2
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b21      	ldr	r3, [pc, #132]	; (8001e70 <ButtonMatrixUpdate+0x120>)
 8001dea:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 4; i += 1) { //0-3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3301      	adds	r3, #1
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b03      	cmp	r3, #3
 8001df6:	ddc3      	ble.n	8001d80 <ButtonMatrixUpdate+0x30>
			}
		}
		uint8_t NowOutputPin = ButtonMatrixRow + 4;
 8001df8:	4b1c      	ldr	r3, [pc, #112]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	3304      	adds	r3, #4
 8001dfe:	70fb      	strb	r3, [r7, #3]
		//SET Rn
		HAL_GPIO_WritePin(ButtonMatrixPort[NowOutputPin],
 8001e00:	78fb      	ldrb	r3, [r7, #3]
 8001e02:	4a18      	ldr	r2, [pc, #96]	; (8001e64 <ButtonMatrixUpdate+0x114>)
 8001e04:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e08:	78fb      	ldrb	r3, [r7, #3]
 8001e0a:	4a17      	ldr	r2, [pc, #92]	; (8001e68 <ButtonMatrixUpdate+0x118>)
 8001e0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e10:	2201      	movs	r2, #1
 8001e12:	4619      	mov	r1, r3
 8001e14:	f003 fd66 	bl	80058e4 <HAL_GPIO_WritePin>
				ButtonMatrixPin[NowOutputPin], GPIO_PIN_SET);
		// update New Row
		ButtonMatrixRow = (ButtonMatrixRow + 1) % 4;
 8001e18:	4b14      	ldr	r3, [pc, #80]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	425a      	negs	r2, r3
 8001e20:	f003 0303 	and.w	r3, r3, #3
 8001e24:	f002 0203 	and.w	r2, r2, #3
 8001e28:	bf58      	it	pl
 8001e2a:	4253      	negpl	r3, r2
 8001e2c:	b2da      	uxtb	r2, r3
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001e30:	701a      	strb	r2, [r3, #0]

		uint8_t NextOutputPin = ButtonMatrixRow + 4;
 8001e32:	4b0e      	ldr	r3, [pc, #56]	; (8001e6c <ButtonMatrixUpdate+0x11c>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	3304      	adds	r3, #4
 8001e38:	70bb      	strb	r3, [r7, #2]
		//Reset Rn+1
		HAL_GPIO_WritePin(ButtonMatrixPort[NextOutputPin],
 8001e3a:	78bb      	ldrb	r3, [r7, #2]
 8001e3c:	4a09      	ldr	r2, [pc, #36]	; (8001e64 <ButtonMatrixUpdate+0x114>)
 8001e3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e42:	78bb      	ldrb	r3, [r7, #2]
 8001e44:	4a08      	ldr	r2, [pc, #32]	; (8001e68 <ButtonMatrixUpdate+0x118>)
 8001e46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f003 fd49 	bl	80058e4 <HAL_GPIO_WritePin>
				ButtonMatrixPin[NextOutputPin], GPIO_PIN_RESET);

	}
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	240001cc 	.word	0x240001cc
 8001e60:	2400021c 	.word	0x2400021c
 8001e64:	24000084 	.word	0x24000084
 8001e68:	240000a4 	.word	0x240000a4
 8001e6c:	24000204 	.word	0x24000204
 8001e70:	24000198 	.word	0x24000198

08001e74 <Button>:
int Button( ButtonMatrixState) {
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	int pass = -16;
 8001e7c:	f06f 030f 	mvn.w	r3, #15
 8001e80:	60fb      	str	r3, [r7, #12]
	switch (ButtonMatrixState) {
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e88:	f000 808d 	beq.w	8001fa6 <Button+0x132>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e92:	f300 808b 	bgt.w	8001fac <Button+0x138>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e9c:	f000 8080 	beq.w	8001fa0 <Button+0x12c>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ea6:	f300 8081 	bgt.w	8001fac <Button+0x138>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eb0:	d073      	beq.n	8001f9a <Button+0x126>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eb8:	dc78      	bgt.n	8001fac <Button+0x138>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b80      	cmp	r3, #128	; 0x80
 8001ebe:	d069      	beq.n	8001f94 <Button+0x120>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b80      	cmp	r3, #128	; 0x80
 8001ec4:	dc72      	bgt.n	8001fac <Button+0x138>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b20      	cmp	r3, #32
 8001eca:	dc49      	bgt.n	8001f60 <Button+0xec>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	dd6c      	ble.n	8001fac <Button+0x138>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	2b1f      	cmp	r3, #31
 8001ed8:	d868      	bhi.n	8001fac <Button+0x138>
 8001eda:	a201      	add	r2, pc, #4	; (adr r2, 8001ee0 <Button+0x6c>)
 8001edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ee0:	08001f69 	.word	0x08001f69
 8001ee4:	08001f6f 	.word	0x08001f6f
 8001ee8:	08001fad 	.word	0x08001fad
 8001eec:	08001f75 	.word	0x08001f75
 8001ef0:	08001fad 	.word	0x08001fad
 8001ef4:	08001fad 	.word	0x08001fad
 8001ef8:	08001fad 	.word	0x08001fad
 8001efc:	08001f7b 	.word	0x08001f7b
 8001f00:	08001fad 	.word	0x08001fad
 8001f04:	08001fad 	.word	0x08001fad
 8001f08:	08001fad 	.word	0x08001fad
 8001f0c:	08001fad 	.word	0x08001fad
 8001f10:	08001fad 	.word	0x08001fad
 8001f14:	08001fad 	.word	0x08001fad
 8001f18:	08001fad 	.word	0x08001fad
 8001f1c:	08001f83 	.word	0x08001f83
 8001f20:	08001fad 	.word	0x08001fad
 8001f24:	08001fad 	.word	0x08001fad
 8001f28:	08001fad 	.word	0x08001fad
 8001f2c:	08001fad 	.word	0x08001fad
 8001f30:	08001fad 	.word	0x08001fad
 8001f34:	08001fad 	.word	0x08001fad
 8001f38:	08001fad 	.word	0x08001fad
 8001f3c:	08001fad 	.word	0x08001fad
 8001f40:	08001fad 	.word	0x08001fad
 8001f44:	08001fad 	.word	0x08001fad
 8001f48:	08001fad 	.word	0x08001fad
 8001f4c:	08001fad 	.word	0x08001fad
 8001f50:	08001fad 	.word	0x08001fad
 8001f54:	08001fad 	.word	0x08001fad
 8001f58:	08001fad 	.word	0x08001fad
 8001f5c:	08001f89 	.word	0x08001f89
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b40      	cmp	r3, #64	; 0x40
 8001f64:	d013      	beq.n	8001f8e <Button+0x11a>
		break;
	case 0b10000000000:
		pass = 9;
		break;
	default:
		break;
 8001f66:	e021      	b.n	8001fac <Button+0x138>
		pass = 1;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	60fb      	str	r3, [r7, #12]
		break;
 8001f6c:	e01f      	b.n	8001fae <Button+0x13a>
		pass = 4;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	60fb      	str	r3, [r7, #12]
		break;
 8001f72:	e01c      	b.n	8001fae <Button+0x13a>
		pass = 7;
 8001f74:	2307      	movs	r3, #7
 8001f76:	60fb      	str	r3, [r7, #12]
		break;
 8001f78:	e019      	b.n	8001fae <Button+0x13a>
		pass = -6;
 8001f7a:	f06f 0305 	mvn.w	r3, #5
 8001f7e:	60fb      	str	r3, [r7, #12]
		break;
 8001f80:	e015      	b.n	8001fae <Button+0x13a>
		pass = 2;
 8001f82:	2302      	movs	r3, #2
 8001f84:	60fb      	str	r3, [r7, #12]
		break;
 8001f86:	e012      	b.n	8001fae <Button+0x13a>
		pass = 5;
 8001f88:	2305      	movs	r3, #5
 8001f8a:	60fb      	str	r3, [r7, #12]
		break;
 8001f8c:	e00f      	b.n	8001fae <Button+0x13a>
		pass = 8;
 8001f8e:	2308      	movs	r3, #8
 8001f90:	60fb      	str	r3, [r7, #12]
		break;
 8001f92:	e00c      	b.n	8001fae <Button+0x13a>
		pass = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
		break;
 8001f98:	e009      	b.n	8001fae <Button+0x13a>
		pass = 3;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	60fb      	str	r3, [r7, #12]
		break;
 8001f9e:	e006      	b.n	8001fae <Button+0x13a>
		pass = 6;
 8001fa0:	2306      	movs	r3, #6
 8001fa2:	60fb      	str	r3, [r7, #12]
		break;
 8001fa4:	e003      	b.n	8001fae <Button+0x13a>
		pass = 9;
 8001fa6:	2309      	movs	r3, #9
 8001fa8:	60fb      	str	r3, [r7, #12]
		break;
 8001faa:	e000      	b.n	8001fae <Button+0x13a>
		break;
 8001fac:	bf00      	nop
	}
	return pass;
 8001fae:	68fb      	ldr	r3, [r7, #12]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <Write_MFRC522>:

void Write_MFRC522(char addr, char val) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	460a      	mov	r2, r1
 8001fc6:	71fb      	strb	r3, [r7, #7]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	71bb      	strb	r3, [r7, #6]
	char addr_bits = (((addr << 1) & 0x7E));
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fe0:	480d      	ldr	r0, [pc, #52]	; (8002018 <Write_MFRC522+0x5c>)
 8001fe2:	f003 fc7f 	bl	80058e4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr_bits, 1, 500);
 8001fe6:	f107 010f 	add.w	r1, r7, #15
 8001fea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001fee:	2201      	movs	r2, #1
 8001ff0:	480a      	ldr	r0, [pc, #40]	; (800201c <Write_MFRC522+0x60>)
 8001ff2:	f006 fa91 	bl	8008518 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &val, 1, 500);
 8001ff6:	1db9      	adds	r1, r7, #6
 8001ff8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4807      	ldr	r0, [pc, #28]	; (800201c <Write_MFRC522+0x60>)
 8002000:	f006 fa8a 	bl	8008518 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8002004:	2201      	movs	r2, #1
 8002006:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800200a:	4803      	ldr	r0, [pc, #12]	; (8002018 <Write_MFRC522+0x5c>)
 800200c:	f003 fc6a 	bl	80058e4 <HAL_GPIO_WritePin>
}
 8002010:	bf00      	nop
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	58020400 	.word	0x58020400
 800201c:	24000220 	.word	0x24000220

08002020 <Read_MFRC522>:
char Read_MFRC522(char addr) {
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
	char rx_bits;
	char addr_bits = (((addr << 1) & 0x7E) | 0x80);
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	005b      	lsls	r3, r3, #1
 800202e:	b25b      	sxtb	r3, r3
 8002030:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8002034:	b25b      	sxtb	r3, r3
 8002036:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800203a:	b25b      	sxtb	r3, r3
 800203c:	b2db      	uxtb	r3, r3
 800203e:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8002040:	2200      	movs	r2, #0
 8002042:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002046:	480f      	ldr	r0, [pc, #60]	; (8002084 <Read_MFRC522+0x64>)
 8002048:	f003 fc4c 	bl	80058e4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr_bits, 1, 500);
 800204c:	f107 010e 	add.w	r1, r7, #14
 8002050:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002054:	2201      	movs	r2, #1
 8002056:	480c      	ldr	r0, [pc, #48]	; (8002088 <Read_MFRC522+0x68>)
 8002058:	f006 fa5e 	bl	8008518 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &rx_bits, 1, 500);
 800205c:	f107 010f 	add.w	r1, r7, #15
 8002060:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002064:	2201      	movs	r2, #1
 8002066:	4808      	ldr	r0, [pc, #32]	; (8002088 <Read_MFRC522+0x68>)
 8002068:	f006 fc48 	bl	80088fc <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002072:	4804      	ldr	r0, [pc, #16]	; (8002084 <Read_MFRC522+0x64>)
 8002074:	f003 fc36 	bl	80058e4 <HAL_GPIO_WritePin>
	return (char) rx_bits; // return the rx bits, casting to an 8 bit int and chopping off the upper 24 bits
 8002078:	7bfb      	ldrb	r3, [r7, #15]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	58020400 	.word	0x58020400
 8002088:	24000220 	.word	0x24000220

0800208c <MFRC522_ToCard>:
char MFRC522_ToCard(char command, char *sendData, char sendLen, char *backData,
		int *backLen) {
 800208c:	b590      	push	{r4, r7, lr}
 800208e:	b089      	sub	sp, #36	; 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4603      	mov	r3, r0
 8002098:	73fb      	strb	r3, [r7, #15]
 800209a:	4613      	mov	r3, r2
 800209c:	73bb      	strb	r3, [r7, #14]
	char status = 2;
 800209e:	2302      	movs	r3, #2
 80020a0:	77fb      	strb	r3, [r7, #31]
	char irqEn = 0x00;
 80020a2:	2300      	movs	r3, #0
 80020a4:	77bb      	strb	r3, [r7, #30]
	char waitIRq = 0x00;
 80020a6:	2300      	movs	r3, #0
 80020a8:	777b      	strb	r3, [r7, #29]
	char lastBits;
	char n;
	int i;

	switch (command) {
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	2b0c      	cmp	r3, #12
 80020ae:	d006      	beq.n	80020be <MFRC522_ToCard+0x32>
 80020b0:	2b0e      	cmp	r3, #14
 80020b2:	d109      	bne.n	80020c8 <MFRC522_ToCard+0x3c>
	case 0x0E:     // Certification cards close
	{
		irqEn = 0x12;
 80020b4:	2312      	movs	r3, #18
 80020b6:	77bb      	strb	r3, [r7, #30]
		waitIRq = 0x10;
 80020b8:	2310      	movs	r3, #16
 80020ba:	777b      	strb	r3, [r7, #29]
		break;
 80020bc:	e005      	b.n	80020ca <MFRC522_ToCard+0x3e>
	}
	case 0x0C:  // Transmit FIFO data
	{
		irqEn = 0x77;
 80020be:	2377      	movs	r3, #119	; 0x77
 80020c0:	77bb      	strb	r3, [r7, #30]
		waitIRq = 0x30;
 80020c2:	2330      	movs	r3, #48	; 0x30
 80020c4:	777b      	strb	r3, [r7, #29]
		break;
 80020c6:	e000      	b.n	80020ca <MFRC522_ToCard+0x3e>
	}
	default:
		break;
 80020c8:	bf00      	nop
	}

	Write_MFRC522(0x02, irqEn | 0x80);  // Interrupt request
 80020ca:	7fbb      	ldrb	r3, [r7, #30]
 80020cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	4619      	mov	r1, r3
 80020d4:	2002      	movs	r0, #2
 80020d6:	f7ff ff71 	bl	8001fbc <Write_MFRC522>
	ClearBitMask(0x04, 0x80);         // Clear all interrupt request bit
 80020da:	2180      	movs	r1, #128	; 0x80
 80020dc:	2004      	movs	r0, #4
 80020de:	f000 f8b9 	bl	8002254 <ClearBitMask>
	SetBitMask(0x0A, 0x80);         // FlushBuffer=1, FIFO Initialization
 80020e2:	2180      	movs	r1, #128	; 0x80
 80020e4:	200a      	movs	r0, #10
 80020e6:	f000 f8d5 	bl	8002294 <SetBitMask>

	Write_MFRC522(0x01, 0x00);    // NO action; Cancel the current command
 80020ea:	2100      	movs	r1, #0
 80020ec:	2001      	movs	r0, #1
 80020ee:	f7ff ff65 	bl	8001fbc <Write_MFRC522>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {
 80020f2:	2300      	movs	r3, #0
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	e00a      	b.n	800210e <MFRC522_ToCard+0x82>
		Write_MFRC522(0x09, sendData[i]);
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	4413      	add	r3, r2
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	4619      	mov	r1, r3
 8002102:	2009      	movs	r0, #9
 8002104:	f7ff ff5a 	bl	8001fbc <Write_MFRC522>
	for (i = 0; i < sendLen; i++) {
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	3301      	adds	r3, #1
 800210c:	61bb      	str	r3, [r7, #24]
 800210e:	7bbb      	ldrb	r3, [r7, #14]
 8002110:	69ba      	ldr	r2, [r7, #24]
 8002112:	429a      	cmp	r2, r3
 8002114:	dbf0      	blt.n	80020f8 <MFRC522_ToCard+0x6c>
	}

	// Execute the command
	Write_MFRC522(0x01, command);
 8002116:	7bfb      	ldrb	r3, [r7, #15]
 8002118:	4619      	mov	r1, r3
 800211a:	2001      	movs	r0, #1
 800211c:	f7ff ff4e 	bl	8001fbc <Write_MFRC522>
	if (command == 0x0C) {
 8002120:	7bfb      	ldrb	r3, [r7, #15]
 8002122:	2b0c      	cmp	r3, #12
 8002124:	d103      	bne.n	800212e <MFRC522_ToCard+0xa2>
		SetBitMask(0x0D, 0x80);      // StartSend=1,transmission of data starts
 8002126:	2180      	movs	r1, #128	; 0x80
 8002128:	200d      	movs	r0, #13
 800212a:	f000 f8b3 	bl	8002294 <SetBitMask>
	}

	// Waiting to receive data to complete
	i = 2000; // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800212e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002132:	61bb      	str	r3, [r7, #24]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = Read_MFRC522(0x04);
 8002134:	2004      	movs	r0, #4
 8002136:	f7ff ff73 	bl	8002020 <Read_MFRC522>
 800213a:	4603      	mov	r3, r0
 800213c:	773b      	strb	r3, [r7, #28]
		i--;
 800213e:	69bb      	ldr	r3, [r7, #24]
 8002140:	3b01      	subs	r3, #1
 8002142:	61bb      	str	r3, [r7, #24]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <MFRC522_ToCard+0xd4>
 800214a:	7f3b      	ldrb	r3, [r7, #28]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d105      	bne.n	8002160 <MFRC522_ToCard+0xd4>
 8002154:	7f3a      	ldrb	r2, [r7, #28]
 8002156:	7f7b      	ldrb	r3, [r7, #29]
 8002158:	4013      	ands	r3, r2
 800215a:	b2db      	uxtb	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0e9      	beq.n	8002134 <MFRC522_ToCard+0xa8>

	ClearBitMask(0x0D, 0x80);      // StartSend=0
 8002160:	2180      	movs	r1, #128	; 0x80
 8002162:	200d      	movs	r0, #13
 8002164:	f000 f876 	bl	8002254 <ClearBitMask>

	if (i != 0) {
 8002168:	69bb      	ldr	r3, [r7, #24]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d050      	beq.n	8002210 <MFRC522_ToCard+0x184>
		if (!(Read_MFRC522(0x06) & 0x1B)) // BufferOvfl Collerr CRCErr ProtecolErr
 800216e:	2006      	movs	r0, #6
 8002170:	f7ff ff56 	bl	8002020 <Read_MFRC522>
 8002174:	4603      	mov	r3, r0
 8002176:	f003 031b 	and.w	r3, r3, #27
 800217a:	2b00      	cmp	r3, #0
 800217c:	d146      	bne.n	800220c <MFRC522_ToCard+0x180>
		{
			status = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	77fb      	strb	r3, [r7, #31]
			if (n & irqEn & 0x01) {
 8002182:	7f3a      	ldrb	r2, [r7, #28]
 8002184:	7fbb      	ldrb	r3, [r7, #30]
 8002186:	4013      	ands	r3, r2
 8002188:	b2db      	uxtb	r3, r3
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MFRC522_ToCard+0x10a>
				status = 1;             // ??
 8002192:	2301      	movs	r3, #1
 8002194:	77fb      	strb	r3, [r7, #31]
			}

			if (command == 0x0C) {
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	2b0c      	cmp	r3, #12
 800219a:	d139      	bne.n	8002210 <MFRC522_ToCard+0x184>
				n = Read_MFRC522(0x0A);
 800219c:	200a      	movs	r0, #10
 800219e:	f7ff ff3f 	bl	8002020 <Read_MFRC522>
 80021a2:	4603      	mov	r3, r0
 80021a4:	773b      	strb	r3, [r7, #28]
				lastBits = Read_MFRC522(0x0C) & 0x07;
 80021a6:	200c      	movs	r0, #12
 80021a8:	f7ff ff3a 	bl	8002020 <Read_MFRC522>
 80021ac:	4603      	mov	r3, r0
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	75fb      	strb	r3, [r7, #23]
				if (lastBits) {
 80021b4:	7dfb      	ldrb	r3, [r7, #23]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d007      	beq.n	80021ca <MFRC522_ToCard+0x13e>
					*backLen = (n - 1) * 8 + lastBits;
 80021ba:	7f3b      	ldrb	r3, [r7, #28]
 80021bc:	3b01      	subs	r3, #1
 80021be:	00da      	lsls	r2, r3, #3
 80021c0:	7dfb      	ldrb	r3, [r7, #23]
 80021c2:	441a      	add	r2, r3
 80021c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	e003      	b.n	80021d2 <MFRC522_ToCard+0x146>
				} else {
					*backLen = n * 8;
 80021ca:	7f3b      	ldrb	r3, [r7, #28]
 80021cc:	00da      	lsls	r2, r3, #3
 80021ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d0:	601a      	str	r2, [r3, #0]
				}

				if (n == 0) {
 80021d2:	7f3b      	ldrb	r3, [r7, #28]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <MFRC522_ToCard+0x150>
					n = 1;
 80021d8:	2301      	movs	r3, #1
 80021da:	773b      	strb	r3, [r7, #28]
				}
				if (n > 16) {
 80021dc:	7f3b      	ldrb	r3, [r7, #28]
 80021de:	2b10      	cmp	r3, #16
 80021e0:	d901      	bls.n	80021e6 <MFRC522_ToCard+0x15a>
					n = 16;
 80021e2:	2310      	movs	r3, #16
 80021e4:	773b      	strb	r3, [r7, #28]
				}

				// Reading the received data in FIFO
				for (i = 0; i < n; i++) {
 80021e6:	2300      	movs	r3, #0
 80021e8:	61bb      	str	r3, [r7, #24]
 80021ea:	e00a      	b.n	8002202 <MFRC522_ToCard+0x176>
					backData[i] = Read_MFRC522(0x09);
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	18d4      	adds	r4, r2, r3
 80021f2:	2009      	movs	r0, #9
 80021f4:	f7ff ff14 	bl	8002020 <Read_MFRC522>
 80021f8:	4603      	mov	r3, r0
 80021fa:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	3301      	adds	r3, #1
 8002200:	61bb      	str	r3, [r7, #24]
 8002202:	7f3b      	ldrb	r3, [r7, #28]
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	429a      	cmp	r2, r3
 8002208:	dbf0      	blt.n	80021ec <MFRC522_ToCard+0x160>
 800220a:	e001      	b.n	8002210 <MFRC522_ToCard+0x184>
				}
			}
		} else {
			//printf("~~~ buffer overflow, collerr, crcerr, or protecolerr\r\n");
			status = 2;
 800220c:	2302      	movs	r3, #2
 800220e:	77fb      	strb	r3, [r7, #31]
		}
	} else {
		//printf("~~~ request timed out\r\n");
	}

	return status;
 8002210:	7ffb      	ldrb	r3, [r7, #31]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3724      	adds	r7, #36	; 0x24
 8002216:	46bd      	mov	sp, r7
 8002218:	bd90      	pop	{r4, r7, pc}

0800221a <MFRC522_Request>:
char MFRC522_Request(char reqMode, char *TagType) {
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af02      	add	r7, sp, #8
 8002220:	4603      	mov	r3, r0
 8002222:	6039      	str	r1, [r7, #0]
 8002224:	71fb      	strb	r3, [r7, #7]
	char status;
	int backBits; // The received data bits

	Write_MFRC522(0x0D, 0x07);   // TxLastBists = BitFramingReg[2..0]
 8002226:	2107      	movs	r1, #7
 8002228:	200d      	movs	r0, #13
 800222a:	f7ff fec7 	bl	8001fbc <Write_MFRC522>

	TagType[0] = reqMode;
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	79fa      	ldrb	r2, [r7, #7]
 8002232:	701a      	strb	r2, [r3, #0]

	status = MFRC522_ToCard(0x0C, TagType, 1, TagType, &backBits);
 8002234:	f107 0308 	add.w	r3, r7, #8
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	2201      	movs	r2, #1
 800223e:	6839      	ldr	r1, [r7, #0]
 8002240:	200c      	movs	r0, #12
 8002242:	f7ff ff23 	bl	800208c <MFRC522_ToCard>
 8002246:	4603      	mov	r3, r0
 8002248:	73fb      	strb	r3, [r7, #15]
//	if ((status != 0) || (backBits != 0x10)) {
//		status = 2;
//	}

	return status;
 800224a:	7bfb      	ldrb	r3, [r7, #15]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <ClearBitMask>:
void ClearBitMask(char reg, char mask) {
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	460a      	mov	r2, r1
 800225e:	71fb      	strb	r3, [r7, #7]
 8002260:	4613      	mov	r3, r2
 8002262:	71bb      	strb	r3, [r7, #6]
	char tmp;
	tmp = Read_MFRC522(reg);
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff feda 	bl	8002020 <Read_MFRC522>
 800226c:	4603      	mov	r3, r0
 800226e:	73fb      	strb	r3, [r7, #15]
	Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 8002270:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002274:	43db      	mvns	r3, r3
 8002276:	b25a      	sxtb	r2, r3
 8002278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800227c:	4013      	ands	r3, r2
 800227e:	b25b      	sxtb	r3, r3
 8002280:	b2da      	uxtb	r2, r3
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	4611      	mov	r1, r2
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fe98 	bl	8001fbc <Write_MFRC522>
}
 800228c:	bf00      	nop
 800228e:	3710      	adds	r7, #16
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}

08002294 <SetBitMask>:
void SetBitMask(char reg, char mask) {
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	460a      	mov	r2, r1
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	71bb      	strb	r3, [r7, #6]
	char tmp;
	tmp = Read_MFRC522(reg);
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff feba 	bl	8002020 <Read_MFRC522>
 80022ac:	4603      	mov	r3, r0
 80022ae:	73fb      	strb	r3, [r7, #15]
	Write_MFRC522(reg, tmp | mask);  // set bit mask
 80022b0:	7bfa      	ldrb	r2, [r7, #15]
 80022b2:	79bb      	ldrb	r3, [r7, #6]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	4611      	mov	r1, r2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff fe7d 	bl	8001fbc <Write_MFRC522>
}
 80022c2:	bf00      	nop
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <MFRC522_Anticoll>:

	//Read CRC calculation result
	pOutData[0] = Read_MFRC522(0x22);
	pOutData[1] = Read_MFRC522(0x21);
}
char MFRC522_Anticoll(char *serNum) {
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b086      	sub	sp, #24
 80022ce:	af02      	add	r7, sp, #8
 80022d0:	6078      	str	r0, [r7, #4]
	char status;
	char i;
	char serNumCheck = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	737b      	strb	r3, [r7, #13]
	int unLen;

	//ClearBitMask(Status2Reg, 0x08);		//TempSensclear
	//ClearBitMask(CollReg,0x80);			//ValuesAfterColl
	Write_MFRC522(0x0D, 0x00);		//TxLastBists = BitFramingReg[2..0]
 80022d6:	2100      	movs	r1, #0
 80022d8:	200d      	movs	r0, #13
 80022da:	f7ff fe6f 	bl	8001fbc <Write_MFRC522>

	serNum[0] = 0x93;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2293      	movs	r2, #147	; 0x93
 80022e2:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3301      	adds	r3, #1
 80022e8:	2220      	movs	r2, #32
 80022ea:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(0x0C, serNum, 2, serNum, &unLen);
 80022ec:	f107 0308 	add.w	r3, r7, #8
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2202      	movs	r2, #2
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	200c      	movs	r0, #12
 80022fa:	f7ff fec7 	bl	800208c <MFRC522_ToCard>
 80022fe:	4603      	mov	r3, r0
 8002300:	73fb      	strb	r3, [r7, #15]

	if (status == 0) {
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d118      	bne.n	800233a <MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {
 8002308:	2300      	movs	r3, #0
 800230a:	73bb      	strb	r3, [r7, #14]
 800230c:	e009      	b.n	8002322 <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 800230e:	7bbb      	ldrb	r3, [r7, #14]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	4413      	add	r3, r2
 8002314:	781a      	ldrb	r2, [r3, #0]
 8002316:	7b7b      	ldrb	r3, [r7, #13]
 8002318:	4053      	eors	r3, r2
 800231a:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 800231c:	7bbb      	ldrb	r3, [r7, #14]
 800231e:	3301      	adds	r3, #1
 8002320:	73bb      	strb	r3, [r7, #14]
 8002322:	7bbb      	ldrb	r3, [r7, #14]
 8002324:	2b03      	cmp	r3, #3
 8002326:	d9f2      	bls.n	800230e <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {
 8002328:	7bbb      	ldrb	r3, [r7, #14]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	4413      	add	r3, r2
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	7b7a      	ldrb	r2, [r7, #13]
 8002332:	429a      	cmp	r2, r3
 8002334:	d001      	beq.n	800233a <MFRC522_Anticoll+0x70>
			status = 2;
 8002336:	2302      	movs	r3, #2
 8002338:	73fb      	strb	r3, [r7, #15]
		}
	}

	//SetBitMask(CollReg, 0x80);		//ValuesAfterColl=1

	return status;
 800233a:	7bfb      	ldrb	r3, [r7, #15]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002348:	b672      	cpsid	i
}
 800234a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800234c:	e7fe      	b.n	800234c <Error_Handler+0x8>
	...

08002350 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002356:	4b0a      	ldr	r3, [pc, #40]	; (8002380 <HAL_MspInit+0x30>)
 8002358:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800235c:	4a08      	ldr	r2, [pc, #32]	; (8002380 <HAL_MspInit+0x30>)
 800235e:	f043 0302 	orr.w	r3, r3, #2
 8002362:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_MspInit+0x30>)
 8002368:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800236c:	f003 0302 	and.w	r3, r3, #2
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	58024400 	.word	0x58024400

08002384 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08e      	sub	sp, #56	; 0x38
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a59      	ldr	r2, [pc, #356]	; (8002508 <HAL_ETH_MspInit+0x184>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	f040 80ab 	bne.w	80024fe <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80023a8:	4b58      	ldr	r3, [pc, #352]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023ae:	4a57      	ldr	r2, [pc, #348]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023b4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80023b8:	4b54      	ldr	r3, [pc, #336]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023c2:	623b      	str	r3, [r7, #32]
 80023c4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80023c6:	4b51      	ldr	r3, [pc, #324]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023c8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023cc:	4a4f      	ldr	r2, [pc, #316]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80023d6:	4b4d      	ldr	r3, [pc, #308]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e0:	61fb      	str	r3, [r7, #28]
 80023e2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80023e4:	4b49      	ldr	r3, [pc, #292]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023e6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023ea:	4a48      	ldr	r2, [pc, #288]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80023f4:	4b45      	ldr	r3, [pc, #276]	; (800250c <HAL_ETH_MspInit+0x188>)
 80023f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80023fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fe:	61bb      	str	r3, [r7, #24]
 8002400:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002402:	4b42      	ldr	r3, [pc, #264]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002404:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002408:	4a40      	ldr	r2, [pc, #256]	; (800250c <HAL_ETH_MspInit+0x188>)
 800240a:	f043 0304 	orr.w	r3, r3, #4
 800240e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002412:	4b3e      	ldr	r3, [pc, #248]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002414:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b3a      	ldr	r3, [pc, #232]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002426:	4a39      	ldr	r2, [pc, #228]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002428:	f043 0301 	orr.w	r3, r3, #1
 800242c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002430:	4b36      	ldr	r3, [pc, #216]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002436:	f003 0301 	and.w	r3, r3, #1
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800243e:	4b33      	ldr	r3, [pc, #204]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002444:	4a31      	ldr	r2, [pc, #196]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800244e:	4b2f      	ldr	r3, [pc, #188]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002454:	f003 0302 	and.w	r3, r3, #2
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800245c:	4b2b      	ldr	r3, [pc, #172]	; (800250c <HAL_ETH_MspInit+0x188>)
 800245e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002462:	4a2a      	ldr	r2, [pc, #168]	; (800250c <HAL_ETH_MspInit+0x188>)
 8002464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002468:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800246c:	4b27      	ldr	r3, [pc, #156]	; (800250c <HAL_ETH_MspInit+0x188>)
 800246e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002476:	60bb      	str	r3, [r7, #8]
 8002478:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800247a:	2332      	movs	r3, #50	; 0x32
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002486:	2300      	movs	r3, #0
 8002488:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800248a:	230b      	movs	r3, #11
 800248c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002492:	4619      	mov	r1, r3
 8002494:	481e      	ldr	r0, [pc, #120]	; (8002510 <HAL_ETH_MspInit+0x18c>)
 8002496:	f003 f85d 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800249a:	2386      	movs	r3, #134	; 0x86
 800249c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024aa:	230b      	movs	r3, #11
 80024ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024b2:	4619      	mov	r1, r3
 80024b4:	4817      	ldr	r0, [pc, #92]	; (8002514 <HAL_ETH_MspInit+0x190>)
 80024b6:	f003 f84d 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80024ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c8:	2300      	movs	r3, #0
 80024ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024cc:	230b      	movs	r3, #11
 80024ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d4:	4619      	mov	r1, r3
 80024d6:	4810      	ldr	r0, [pc, #64]	; (8002518 <HAL_ETH_MspInit+0x194>)
 80024d8:	f003 f83c 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80024dc:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e2:	2302      	movs	r3, #2
 80024e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ea:	2300      	movs	r3, #0
 80024ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80024ee:	230b      	movs	r3, #11
 80024f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f6:	4619      	mov	r1, r3
 80024f8:	4808      	ldr	r0, [pc, #32]	; (800251c <HAL_ETH_MspInit+0x198>)
 80024fa:	f003 f82b 	bl	8005554 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80024fe:	bf00      	nop
 8002500:	3738      	adds	r7, #56	; 0x38
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40028000 	.word	0x40028000
 800250c:	58024400 	.word	0x58024400
 8002510:	58020800 	.word	0x58020800
 8002514:	58020000 	.word	0x58020000
 8002518:	58020400 	.word	0x58020400
 800251c:	58021800 	.word	0x58021800

08002520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b0bc      	sub	sp, #240	; 0xf0
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002538:	f107 0320 	add.w	r3, r7, #32
 800253c:	22bc      	movs	r2, #188	; 0xbc
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f008 fd55 	bl	800aff0 <memset>
  if(hspi->Instance==SPI1)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4abb      	ldr	r2, [pc, #748]	; (8002838 <HAL_SPI_MspInit+0x318>)
 800254c:	4293      	cmp	r3, r2
 800254e:	f040 809d 	bne.w	800268c <HAL_SPI_MspInit+0x16c>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8002552:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002556:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002558:	2300      	movs	r3, #0
 800255a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800255c:	f107 0320 	add.w	r3, r7, #32
 8002560:	4618      	mov	r0, r3
 8002562:	f004 fb71 	bl	8006c48 <HAL_RCCEx_PeriphCLKConfig>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 800256c:	f7ff feea 	bl	8002344 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002570:	4bb2      	ldr	r3, [pc, #712]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002576:	4ab1      	ldr	r2, [pc, #708]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002578:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800257c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002580:	4bae      	ldr	r3, [pc, #696]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002582:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800258a:	61fb      	str	r3, [r7, #28]
 800258c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258e:	4bab      	ldr	r3, [pc, #684]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002594:	4aa9      	ldr	r2, [pc, #676]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800259e:	4ba7      	ldr	r3, [pc, #668]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80025a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	61bb      	str	r3, [r7, #24]
 80025aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ac:	4ba3      	ldr	r3, [pc, #652]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80025ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025b2:	4aa2      	ldr	r2, [pc, #648]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80025b4:	f043 0302 	orr.w	r3, r3, #2
 80025b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80025bc:	4b9f      	ldr	r3, [pc, #636]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80025be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80025ca:	2320      	movs	r3, #32
 80025cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d0:	2302      	movs	r3, #2
 80025d2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025e2:	2305      	movs	r3, #5
 80025e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80025ec:	4619      	mov	r1, r3
 80025ee:	4894      	ldr	r0, [pc, #592]	; (8002840 <HAL_SPI_MspInit+0x320>)
 80025f0:	f002 ffb0 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80025f4:	2320      	movs	r3, #32
 80025f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fa:	2302      	movs	r3, #2
 80025fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800260c:	2305      	movs	r3, #5
 800260e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002612:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002616:	4619      	mov	r1, r3
 8002618:	488a      	ldr	r0, [pc, #552]	; (8002844 <HAL_SPI_MspInit+0x324>)
 800261a:	f002 ff9b 	bl	8005554 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream0;
 800261e:	4b8a      	ldr	r3, [pc, #552]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002620:	4a8a      	ldr	r2, [pc, #552]	; (800284c <HAL_SPI_MspInit+0x32c>)
 8002622:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002624:	4b88      	ldr	r3, [pc, #544]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002626:	2226      	movs	r2, #38	; 0x26
 8002628:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800262a:	4b87      	ldr	r3, [pc, #540]	; (8002848 <HAL_SPI_MspInit+0x328>)
 800262c:	2240      	movs	r2, #64	; 0x40
 800262e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002630:	4b85      	ldr	r3, [pc, #532]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002632:	2200      	movs	r2, #0
 8002634:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002636:	4b84      	ldr	r3, [pc, #528]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002638:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800263c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800263e:	4b82      	ldr	r3, [pc, #520]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002640:	2200      	movs	r2, #0
 8002642:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002644:	4b80      	ldr	r3, [pc, #512]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002646:	2200      	movs	r2, #0
 8002648:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800264a:	4b7f      	ldr	r3, [pc, #508]	; (8002848 <HAL_SPI_MspInit+0x328>)
 800264c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002650:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002652:	4b7d      	ldr	r3, [pc, #500]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002654:	2200      	movs	r2, #0
 8002656:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002658:	4b7b      	ldr	r3, [pc, #492]	; (8002848 <HAL_SPI_MspInit+0x328>)
 800265a:	2200      	movs	r2, #0
 800265c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800265e:	487a      	ldr	r0, [pc, #488]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002660:	f000 fc5c 	bl	8002f1c <HAL_DMA_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_SPI_MspInit+0x14e>
    {
      Error_Handler();
 800266a:	f7ff fe6b 	bl	8002344 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a75      	ldr	r2, [pc, #468]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002672:	679a      	str	r2, [r3, #120]	; 0x78
 8002674:	4a74      	ldr	r2, [pc, #464]	; (8002848 <HAL_SPI_MspInit+0x328>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800267a:	2200      	movs	r2, #0
 800267c:	2100      	movs	r1, #0
 800267e:	2023      	movs	r0, #35	; 0x23
 8002680:	f000 fc17 	bl	8002eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002684:	2023      	movs	r0, #35	; 0x23
 8002686:	f000 fc2e 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800268a:	e0d0      	b.n	800282e <HAL_SPI_MspInit+0x30e>
  else if(hspi->Instance==SPI2)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a6f      	ldr	r2, [pc, #444]	; (8002850 <HAL_SPI_MspInit+0x330>)
 8002692:	4293      	cmp	r3, r2
 8002694:	f040 80cb 	bne.w	800282e <HAL_SPI_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002698:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800269c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800269e:	2300      	movs	r3, #0
 80026a0:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026a2:	f107 0320 	add.w	r3, r7, #32
 80026a6:	4618      	mov	r0, r3
 80026a8:	f004 face 	bl	8006c48 <HAL_RCCEx_PeriphCLKConfig>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_SPI_MspInit+0x196>
      Error_Handler();
 80026b2:	f7ff fe47 	bl	8002344 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026b6:	4b61      	ldr	r3, [pc, #388]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026bc:	4a5f      	ldr	r2, [pc, #380]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026c6:	4b5d      	ldr	r3, [pc, #372]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026d4:	4b59      	ldr	r3, [pc, #356]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026da:	4a58      	ldr	r2, [pc, #352]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026dc:	f043 0304 	orr.w	r3, r3, #4
 80026e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e4:	4b55      	ldr	r3, [pc, #340]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ea:	f003 0304 	and.w	r3, r3, #4
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	4b52      	ldr	r3, [pc, #328]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026f8:	4a50      	ldr	r2, [pc, #320]	; (800283c <HAL_SPI_MspInit+0x31c>)
 80026fa:	f043 0302 	orr.w	r3, r3, #2
 80026fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002702:	4b4e      	ldr	r3, [pc, #312]	; (800283c <HAL_SPI_MspInit+0x31c>)
 8002704:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002710:	230c      	movs	r3, #12
 8002712:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002716:	2302      	movs	r3, #2
 8002718:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002722:	2300      	movs	r3, #0
 8002724:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002728:	2305      	movs	r3, #5
 800272a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800272e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002732:	4619      	mov	r1, r3
 8002734:	4847      	ldr	r0, [pc, #284]	; (8002854 <HAL_SPI_MspInit+0x334>)
 8002736:	f002 ff0d 	bl	8005554 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800273a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800273e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800274e:	2300      	movs	r3, #0
 8002750:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002754:	2305      	movs	r3, #5
 8002756:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800275e:	4619      	mov	r1, r3
 8002760:	4838      	ldr	r0, [pc, #224]	; (8002844 <HAL_SPI_MspInit+0x324>)
 8002762:	f002 fef7 	bl	8005554 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8002766:	4b3c      	ldr	r3, [pc, #240]	; (8002858 <HAL_SPI_MspInit+0x338>)
 8002768:	4a3c      	ldr	r2, [pc, #240]	; (800285c <HAL_SPI_MspInit+0x33c>)
 800276a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800276c:	4b3a      	ldr	r3, [pc, #232]	; (8002858 <HAL_SPI_MspInit+0x338>)
 800276e:	2228      	movs	r2, #40	; 0x28
 8002770:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002772:	4b39      	ldr	r3, [pc, #228]	; (8002858 <HAL_SPI_MspInit+0x338>)
 8002774:	2240      	movs	r2, #64	; 0x40
 8002776:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002778:	4b37      	ldr	r3, [pc, #220]	; (8002858 <HAL_SPI_MspInit+0x338>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800277e:	4b36      	ldr	r3, [pc, #216]	; (8002858 <HAL_SPI_MspInit+0x338>)
 8002780:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002784:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002786:	4b34      	ldr	r3, [pc, #208]	; (8002858 <HAL_SPI_MspInit+0x338>)
 8002788:	2200      	movs	r2, #0
 800278a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800278c:	4b32      	ldr	r3, [pc, #200]	; (8002858 <HAL_SPI_MspInit+0x338>)
 800278e:	2200      	movs	r2, #0
 8002790:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8002792:	4b31      	ldr	r3, [pc, #196]	; (8002858 <HAL_SPI_MspInit+0x338>)
 8002794:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002798:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800279a:	4b2f      	ldr	r3, [pc, #188]	; (8002858 <HAL_SPI_MspInit+0x338>)
 800279c:	2200      	movs	r2, #0
 800279e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027a0:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_SPI_MspInit+0x338>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80027a6:	482c      	ldr	r0, [pc, #176]	; (8002858 <HAL_SPI_MspInit+0x338>)
 80027a8:	f000 fbb8 	bl	8002f1c <HAL_DMA_Init>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d001      	beq.n	80027b6 <HAL_SPI_MspInit+0x296>
      Error_Handler();
 80027b2:	f7ff fdc7 	bl	8002344 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a27      	ldr	r2, [pc, #156]	; (8002858 <HAL_SPI_MspInit+0x338>)
 80027ba:	679a      	str	r2, [r3, #120]	; 0x78
 80027bc:	4a26      	ldr	r2, [pc, #152]	; (8002858 <HAL_SPI_MspInit+0x338>)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_rx.Instance = DMA1_Stream2;
 80027c2:	4b27      	ldr	r3, [pc, #156]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027c4:	4a27      	ldr	r2, [pc, #156]	; (8002864 <HAL_SPI_MspInit+0x344>)
 80027c6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80027c8:	4b25      	ldr	r3, [pc, #148]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027ca:	2227      	movs	r2, #39	; 0x27
 80027cc:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027ce:	4b24      	ldr	r3, [pc, #144]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027d4:	4b22      	ldr	r3, [pc, #136]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027da:	4b21      	ldr	r3, [pc, #132]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027e0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027e2:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027e8:	4b1d      	ldr	r3, [pc, #116]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80027ee:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027f4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027f6:	4b1a      	ldr	r3, [pc, #104]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_SPI_MspInit+0x340>)
 80027fe:	2200      	movs	r2, #0
 8002800:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002802:	4817      	ldr	r0, [pc, #92]	; (8002860 <HAL_SPI_MspInit+0x340>)
 8002804:	f000 fb8a 	bl	8002f1c <HAL_DMA_Init>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <HAL_SPI_MspInit+0x2f2>
      Error_Handler();
 800280e:	f7ff fd99 	bl	8002344 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a12      	ldr	r2, [pc, #72]	; (8002860 <HAL_SPI_MspInit+0x340>)
 8002816:	67da      	str	r2, [r3, #124]	; 0x7c
 8002818:	4a11      	ldr	r2, [pc, #68]	; (8002860 <HAL_SPI_MspInit+0x340>)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	2024      	movs	r0, #36	; 0x24
 8002824:	f000 fb45 	bl	8002eb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002828:	2024      	movs	r0, #36	; 0x24
 800282a:	f000 fb5c 	bl	8002ee6 <HAL_NVIC_EnableIRQ>
}
 800282e:	bf00      	nop
 8002830:	37f0      	adds	r7, #240	; 0xf0
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40013000 	.word	0x40013000
 800283c:	58024400 	.word	0x58024400
 8002840:	58020000 	.word	0x58020000
 8002844:	58020400 	.word	0x58020400
 8002848:	24000a10 	.word	0x24000a10
 800284c:	40020010 	.word	0x40020010
 8002850:	40003800 	.word	0x40003800
 8002854:	58020800 	.word	0x58020800
 8002858:	240008dc 	.word	0x240008dc
 800285c:	40020028 	.word	0x40020028
 8002860:	24000780 	.word	0x24000780
 8002864:	40020040 	.word	0x40020040

08002868 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b0b8      	sub	sp, #224	; 0xe0
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002880:	f107 0310 	add.w	r3, r7, #16
 8002884:	22bc      	movs	r2, #188	; 0xbc
 8002886:	2100      	movs	r1, #0
 8002888:	4618      	mov	r0, r3
 800288a:	f008 fbb1 	bl	800aff0 <memset>
  if(huart->Instance==USART3)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a25      	ldr	r2, [pc, #148]	; (8002928 <HAL_UART_MspInit+0xc0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d142      	bne.n	800291e <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002898:	2302      	movs	r3, #2
 800289a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800289c:	2300      	movs	r3, #0
 800289e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028a2:	f107 0310 	add.w	r3, r7, #16
 80028a6:	4618      	mov	r0, r3
 80028a8:	f004 f9ce 	bl	8006c48 <HAL_RCCEx_PeriphCLKConfig>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80028b2:	f7ff fd47 	bl	8002344 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80028b6:	4b1d      	ldr	r3, [pc, #116]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028bc:	4a1b      	ldr	r2, [pc, #108]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028c2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80028c6:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80028cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d0:	60fb      	str	r3, [r7, #12]
 80028d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028d4:	4b15      	ldr	r3, [pc, #84]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028da:	4a14      	ldr	r2, [pc, #80]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028dc:	f043 0308 	orr.w	r3, r3, #8
 80028e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80028e4:	4b11      	ldr	r3, [pc, #68]	; (800292c <HAL_UART_MspInit+0xc4>)
 80028e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80028ea:	f003 0308 	and.w	r3, r3, #8
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80028f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80028f6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fa:	2302      	movs	r3, #2
 80028fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002906:	2300      	movs	r3, #0
 8002908:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800290c:	2307      	movs	r3, #7
 800290e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002912:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002916:	4619      	mov	r1, r3
 8002918:	4805      	ldr	r0, [pc, #20]	; (8002930 <HAL_UART_MspInit+0xc8>)
 800291a:	f002 fe1b 	bl	8005554 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800291e:	bf00      	nop
 8002920:	37e0      	adds	r7, #224	; 0xe0
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40004800 	.word	0x40004800
 800292c:	58024400 	.word	0x58024400
 8002930:	58020c00 	.word	0x58020c00

08002934 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b0b8      	sub	sp, #224	; 0xe0
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800294c:	f107 0310 	add.w	r3, r7, #16
 8002950:	22bc      	movs	r2, #188	; 0xbc
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f008 fb4b 	bl	800aff0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a36      	ldr	r2, [pc, #216]	; (8002a38 <HAL_PCD_MspInit+0x104>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d165      	bne.n	8002a30 <HAL_PCD_MspInit+0xfc>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002964:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002968:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800296a:	2301      	movs	r3, #1
 800296c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 800296e:	2318      	movs	r3, #24
 8002970:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8002972:	2302      	movs	r3, #2
 8002974:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8002976:	2304      	movs	r3, #4
 8002978:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800297a:	2302      	movs	r3, #2
 800297c:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800297e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002982:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8002988:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800298c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002990:	f107 0310 	add.w	r3, r7, #16
 8002994:	4618      	mov	r0, r3
 8002996:	f004 f957 	bl	8006c48 <HAL_RCCEx_PeriphCLKConfig>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80029a0:	f7ff fcd0 	bl	8002344 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80029a4:	f003 f988 	bl	8005cb8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a8:	4b24      	ldr	r3, [pc, #144]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 80029aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029ae:	4a23      	ldr	r2, [pc, #140]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 80029b0:	f043 0301 	orr.w	r3, r3, #1
 80029b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029b8:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 80029ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ce:	2300      	movs	r3, #0
 80029d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029da:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80029de:	4619      	mov	r1, r3
 80029e0:	4817      	ldr	r0, [pc, #92]	; (8002a40 <HAL_PCD_MspInit+0x10c>)
 80029e2:	f002 fdb7 	bl	8005554 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80029e6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80029ea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f4:	2300      	movs	r3, #0
 80029f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fa:	2300      	movs	r3, #0
 80029fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002a00:	230a      	movs	r3, #10
 8002a02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a06:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	480c      	ldr	r0, [pc, #48]	; (8002a40 <HAL_PCD_MspInit+0x10c>)
 8002a0e:	f002 fda1 	bl	8005554 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002a12:	4b0a      	ldr	r3, [pc, #40]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 8002a14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002a18:	4a08      	ldr	r2, [pc, #32]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 8002a1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a1e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002a22:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <HAL_PCD_MspInit+0x108>)
 8002a24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002a28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002a30:	bf00      	nop
 8002a32:	37e0      	adds	r7, #224	; 0xe0
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40080000 	.word	0x40080000
 8002a3c:	58024400 	.word	0x58024400
 8002a40:	58020000 	.word	0x58020000

08002a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a48:	e7fe      	b.n	8002a48 <NMI_Handler+0x4>

08002a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a4e:	e7fe      	b.n	8002a4e <HardFault_Handler+0x4>

08002a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a54:	e7fe      	b.n	8002a54 <MemManage_Handler+0x4>

08002a56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a56:	b480      	push	{r7}
 8002a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a5a:	e7fe      	b.n	8002a5a <BusFault_Handler+0x4>

08002a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a60:	e7fe      	b.n	8002a60 <UsageFault_Handler+0x4>

08002a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a62:	b480      	push	{r7}
 8002a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a66:	bf00      	nop
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a90:	f000 f8d0 	bl	8002c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a94:	bf00      	nop
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002a9c:	4802      	ldr	r0, [pc, #8]	; (8002aa8 <DMA1_Stream0_IRQHandler+0x10>)
 8002a9e:	f000 ffdd 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	24000a10 	.word	0x24000a10

08002aac <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002ab0:	4802      	ldr	r0, [pc, #8]	; (8002abc <DMA1_Stream1_IRQHandler+0x10>)
 8002ab2:	f000 ffd3 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002ab6:	bf00      	nop
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	240008dc 	.word	0x240008dc

08002ac0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002ac4:	4802      	ldr	r0, [pc, #8]	; (8002ad0 <DMA1_Stream2_IRQHandler+0x10>)
 8002ac6:	f000 ffc9 	bl	8003a5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	24000780 	.word	0x24000780

08002ad4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002ad8:	4802      	ldr	r0, [pc, #8]	; (8002ae4 <SPI1_IRQHandler+0x10>)
 8002ada:	f006 fbed 	bl	80092b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	24000810 	.word	0x24000810

08002ae8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002aec:	4802      	ldr	r0, [pc, #8]	; (8002af8 <SPI2_IRQHandler+0x10>)
 8002aee:	f006 fbe3 	bl	80092b8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002af2:	bf00      	nop
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	24000220 	.word	0x24000220

08002afc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002afc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b00:	f7fd fd66 	bl	80005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b04:	480c      	ldr	r0, [pc, #48]	; (8002b38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b06:	490d      	ldr	r1, [pc, #52]	; (8002b3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b08:	4a0d      	ldr	r2, [pc, #52]	; (8002b40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b0c:	e002      	b.n	8002b14 <LoopCopyDataInit>

08002b0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b12:	3304      	adds	r3, #4

08002b14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b18:	d3f9      	bcc.n	8002b0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	; (8002b44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b1c:	4c0a      	ldr	r4, [pc, #40]	; (8002b48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b20:	e001      	b.n	8002b26 <LoopFillZerobss>

08002b22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b24:	3204      	adds	r2, #4

08002b26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b28:	d3fb      	bcc.n	8002b22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b2a:	f008 fa3d 	bl	800afa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b2e:	f7fe f917 	bl	8000d60 <main>
  bx  lr
 8002b32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b34:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002b38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002b3c:	240000bc 	.word	0x240000bc
  ldr r2, =_sidata
 8002b40:	0800cc90 	.word	0x0800cc90
  ldr r2, =_sbss
 8002b44:	2400017c 	.word	0x2400017c
  ldr r4, =_ebss
 8002b48:	24000acc 	.word	0x24000acc

08002b4c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b4c:	e7fe      	b.n	8002b4c <ADC3_IRQHandler>
	...

08002b50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b56:	2003      	movs	r0, #3
 8002b58:	f000 f9a0 	bl	8002e9c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002b5c:	f003 fe9e 	bl	800689c <HAL_RCC_GetSysClockFreq>
 8002b60:	4602      	mov	r2, r0
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <HAL_Init+0x68>)
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	0a1b      	lsrs	r3, r3, #8
 8002b68:	f003 030f 	and.w	r3, r3, #15
 8002b6c:	4913      	ldr	r1, [pc, #76]	; (8002bbc <HAL_Init+0x6c>)
 8002b6e:	5ccb      	ldrb	r3, [r1, r3]
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
 8002b78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002b7a:	4b0f      	ldr	r3, [pc, #60]	; (8002bb8 <HAL_Init+0x68>)
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	4a0e      	ldr	r2, [pc, #56]	; (8002bbc <HAL_Init+0x6c>)
 8002b84:	5cd3      	ldrb	r3, [r2, r3]
 8002b86:	f003 031f 	and.w	r3, r3, #31
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8002b90:	4a0b      	ldr	r2, [pc, #44]	; (8002bc0 <HAL_Init+0x70>)
 8002b92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002b94:	4a0b      	ldr	r2, [pc, #44]	; (8002bc4 <HAL_Init+0x74>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	f000 f814 	bl	8002bc8 <HAL_InitTick>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e002      	b.n	8002bb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002baa:	f7ff fbd1 	bl	8002350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	58024400 	.word	0x58024400
 8002bbc:	0800b114 	.word	0x0800b114
 8002bc0:	24000004 	.word	0x24000004
 8002bc4:	24000000 	.word	0x24000000

08002bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002bd0:	4b15      	ldr	r3, [pc, #84]	; (8002c28 <HAL_InitTick+0x60>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e021      	b.n	8002c20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002bdc:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <HAL_InitTick+0x64>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <HAL_InitTick+0x60>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4619      	mov	r1, r3
 8002be6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f985 	bl	8002f02 <HAL_SYSTICK_Config>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e00e      	b.n	8002c20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b0f      	cmp	r3, #15
 8002c06:	d80a      	bhi.n	8002c1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c08:	2200      	movs	r2, #0
 8002c0a:	6879      	ldr	r1, [r7, #4]
 8002c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c10:	f000 f94f 	bl	8002eb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c14:	4a06      	ldr	r2, [pc, #24]	; (8002c30 <HAL_InitTick+0x68>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e000      	b.n	8002c20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	240000b8 	.word	0x240000b8
 8002c2c:	24000000 	.word	0x24000000
 8002c30:	240000b4 	.word	0x240000b4

08002c34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <HAL_IncTick+0x20>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <HAL_IncTick+0x24>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4413      	add	r3, r2
 8002c44:	4a04      	ldr	r2, [pc, #16]	; (8002c58 <HAL_IncTick+0x24>)
 8002c46:	6013      	str	r3, [r2, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	240000b8 	.word	0x240000b8
 8002c58:	24000ac8 	.word	0x24000ac8

08002c5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002c60:	4b03      	ldr	r3, [pc, #12]	; (8002c70 <HAL_GetTick+0x14>)
 8002c62:	681b      	ldr	r3, [r3, #0]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	24000ac8 	.word	0x24000ac8

08002c74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c7c:	f7ff ffee 	bl	8002c5c <HAL_GetTick>
 8002c80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c8c:	d005      	beq.n	8002c9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <HAL_Delay+0x44>)
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	461a      	mov	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4413      	add	r3, r2
 8002c98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c9a:	bf00      	nop
 8002c9c:	f7ff ffde 	bl	8002c5c <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d8f7      	bhi.n	8002c9c <HAL_Delay+0x28>
  {
  }
}
 8002cac:	bf00      	nop
 8002cae:	bf00      	nop
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	240000b8 	.word	0x240000b8

08002cbc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <HAL_GetREVID+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	0c1b      	lsrs	r3, r3, #16
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	5c001000 	.word	0x5c001000

08002cd4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002ce4:	4904      	ldr	r1, [pc, #16]	; (8002cf8 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	58000400 	.word	0x58000400

08002cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f003 0307 	and.w	r3, r3, #7
 8002d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <__NVIC_SetPriorityGrouping+0x40>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d12:	68ba      	ldr	r2, [r7, #8]
 8002d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <__NVIC_SetPriorityGrouping+0x44>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <__NVIC_SetPriorityGrouping+0x40>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr
 8002d3c:	e000ed00 	.word	0xe000ed00
 8002d40:	05fa0000 	.word	0x05fa0000

08002d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d48:	4b04      	ldr	r3, [pc, #16]	; (8002d5c <__NVIC_GetPriorityGrouping+0x18>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	0a1b      	lsrs	r3, r3, #8
 8002d4e:	f003 0307 	and.w	r3, r3, #7
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	e000ed00 	.word	0xe000ed00

08002d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	db0b      	blt.n	8002d8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d72:	88fb      	ldrh	r3, [r7, #6]
 8002d74:	f003 021f 	and.w	r2, r3, #31
 8002d78:	4907      	ldr	r1, [pc, #28]	; (8002d98 <__NVIC_EnableIRQ+0x38>)
 8002d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d7e:	095b      	lsrs	r3, r3, #5
 8002d80:	2001      	movs	r0, #1
 8002d82:	fa00 f202 	lsl.w	r2, r0, r2
 8002d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d8a:	bf00      	nop
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	e000e100 	.word	0xe000e100

08002d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	6039      	str	r1, [r7, #0]
 8002da6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002da8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	db0a      	blt.n	8002dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	b2da      	uxtb	r2, r3
 8002db4:	490c      	ldr	r1, [pc, #48]	; (8002de8 <__NVIC_SetPriority+0x4c>)
 8002db6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dba:	0112      	lsls	r2, r2, #4
 8002dbc:	b2d2      	uxtb	r2, r2
 8002dbe:	440b      	add	r3, r1
 8002dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dc4:	e00a      	b.n	8002ddc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	4908      	ldr	r1, [pc, #32]	; (8002dec <__NVIC_SetPriority+0x50>)
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	f003 030f 	and.w	r3, r3, #15
 8002dd2:	3b04      	subs	r3, #4
 8002dd4:	0112      	lsls	r2, r2, #4
 8002dd6:	b2d2      	uxtb	r2, r2
 8002dd8:	440b      	add	r3, r1
 8002dda:	761a      	strb	r2, [r3, #24]
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	e000e100 	.word	0xe000e100
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b089      	sub	sp, #36	; 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	f003 0307 	and.w	r3, r3, #7
 8002e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	f1c3 0307 	rsb	r3, r3, #7
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	bf28      	it	cs
 8002e0e:	2304      	movcs	r3, #4
 8002e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3304      	adds	r3, #4
 8002e16:	2b06      	cmp	r3, #6
 8002e18:	d902      	bls.n	8002e20 <NVIC_EncodePriority+0x30>
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	3b03      	subs	r3, #3
 8002e1e:	e000      	b.n	8002e22 <NVIC_EncodePriority+0x32>
 8002e20:	2300      	movs	r3, #0
 8002e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e24:	f04f 32ff 	mov.w	r2, #4294967295
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43da      	mvns	r2, r3
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	401a      	ands	r2, r3
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e38:	f04f 31ff 	mov.w	r1, #4294967295
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e42:	43d9      	mvns	r1, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e48:	4313      	orrs	r3, r2
         );
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3724      	adds	r7, #36	; 0x24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e68:	d301      	bcc.n	8002e6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e00f      	b.n	8002e8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e6e:	4a0a      	ldr	r2, [pc, #40]	; (8002e98 <SysTick_Config+0x40>)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e76:	210f      	movs	r1, #15
 8002e78:	f04f 30ff 	mov.w	r0, #4294967295
 8002e7c:	f7ff ff8e 	bl	8002d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <SysTick_Config+0x40>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e86:	4b04      	ldr	r3, [pc, #16]	; (8002e98 <SysTick_Config+0x40>)
 8002e88:	2207      	movs	r2, #7
 8002e8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	e000e010 	.word	0xe000e010

08002e9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f7ff ff29 	bl	8002cfc <__NVIC_SetPriorityGrouping>
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b086      	sub	sp, #24
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	4603      	mov	r3, r0
 8002eba:	60b9      	str	r1, [r7, #8]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ec0:	f7ff ff40 	bl	8002d44 <__NVIC_GetPriorityGrouping>
 8002ec4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	68b9      	ldr	r1, [r7, #8]
 8002eca:	6978      	ldr	r0, [r7, #20]
 8002ecc:	f7ff ff90 	bl	8002df0 <NVIC_EncodePriority>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ed6:	4611      	mov	r1, r2
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff ff5f 	bl	8002d9c <__NVIC_SetPriority>
}
 8002ede:	bf00      	nop
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee6:	b580      	push	{r7, lr}
 8002ee8:	b082      	sub	sp, #8
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4603      	mov	r3, r0
 8002eee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f7ff ff33 	bl	8002d60 <__NVIC_EnableIRQ>
}
 8002efa:	bf00      	nop
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff ffa4 	bl	8002e58 <SysTick_Config>
 8002f10:	4603      	mov	r3, r0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002f24:	f7ff fe9a 	bl	8002c5c <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d101      	bne.n	8002f34 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e316      	b.n	8003562 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a66      	ldr	r2, [pc, #408]	; (80030d4 <HAL_DMA_Init+0x1b8>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d04a      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a65      	ldr	r2, [pc, #404]	; (80030d8 <HAL_DMA_Init+0x1bc>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d045      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a63      	ldr	r2, [pc, #396]	; (80030dc <HAL_DMA_Init+0x1c0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d040      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a62      	ldr	r2, [pc, #392]	; (80030e0 <HAL_DMA_Init+0x1c4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d03b      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a60      	ldr	r2, [pc, #384]	; (80030e4 <HAL_DMA_Init+0x1c8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d036      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a5f      	ldr	r2, [pc, #380]	; (80030e8 <HAL_DMA_Init+0x1cc>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d031      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4a5d      	ldr	r2, [pc, #372]	; (80030ec <HAL_DMA_Init+0x1d0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d02c      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a5c      	ldr	r2, [pc, #368]	; (80030f0 <HAL_DMA_Init+0x1d4>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d027      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a5a      	ldr	r2, [pc, #360]	; (80030f4 <HAL_DMA_Init+0x1d8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d022      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a59      	ldr	r2, [pc, #356]	; (80030f8 <HAL_DMA_Init+0x1dc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d01d      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a57      	ldr	r2, [pc, #348]	; (80030fc <HAL_DMA_Init+0x1e0>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d018      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a56      	ldr	r2, [pc, #344]	; (8003100 <HAL_DMA_Init+0x1e4>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d013      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a54      	ldr	r2, [pc, #336]	; (8003104 <HAL_DMA_Init+0x1e8>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00e      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a53      	ldr	r2, [pc, #332]	; (8003108 <HAL_DMA_Init+0x1ec>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d009      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a51      	ldr	r2, [pc, #324]	; (800310c <HAL_DMA_Init+0x1f0>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d004      	beq.n	8002fd4 <HAL_DMA_Init+0xb8>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a50      	ldr	r2, [pc, #320]	; (8003110 <HAL_DMA_Init+0x1f4>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d101      	bne.n	8002fd8 <HAL_DMA_Init+0xbc>
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e000      	b.n	8002fda <HAL_DMA_Init+0xbe>
 8002fd8:	2300      	movs	r3, #0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f000 813b 	beq.w	8003256 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2202      	movs	r2, #2
 8002fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a37      	ldr	r2, [pc, #220]	; (80030d4 <HAL_DMA_Init+0x1b8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d04a      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a36      	ldr	r2, [pc, #216]	; (80030d8 <HAL_DMA_Init+0x1bc>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d045      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a34      	ldr	r2, [pc, #208]	; (80030dc <HAL_DMA_Init+0x1c0>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d040      	beq.n	8003090 <HAL_DMA_Init+0x174>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a33      	ldr	r2, [pc, #204]	; (80030e0 <HAL_DMA_Init+0x1c4>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d03b      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a31      	ldr	r2, [pc, #196]	; (80030e4 <HAL_DMA_Init+0x1c8>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d036      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a30      	ldr	r2, [pc, #192]	; (80030e8 <HAL_DMA_Init+0x1cc>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d031      	beq.n	8003090 <HAL_DMA_Init+0x174>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a2e      	ldr	r2, [pc, #184]	; (80030ec <HAL_DMA_Init+0x1d0>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d02c      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a2d      	ldr	r2, [pc, #180]	; (80030f0 <HAL_DMA_Init+0x1d4>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d027      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a2b      	ldr	r2, [pc, #172]	; (80030f4 <HAL_DMA_Init+0x1d8>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d022      	beq.n	8003090 <HAL_DMA_Init+0x174>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a2a      	ldr	r2, [pc, #168]	; (80030f8 <HAL_DMA_Init+0x1dc>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d01d      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a28      	ldr	r2, [pc, #160]	; (80030fc <HAL_DMA_Init+0x1e0>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d018      	beq.n	8003090 <HAL_DMA_Init+0x174>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a27      	ldr	r2, [pc, #156]	; (8003100 <HAL_DMA_Init+0x1e4>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d013      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a25      	ldr	r2, [pc, #148]	; (8003104 <HAL_DMA_Init+0x1e8>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00e      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a24      	ldr	r2, [pc, #144]	; (8003108 <HAL_DMA_Init+0x1ec>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d009      	beq.n	8003090 <HAL_DMA_Init+0x174>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a22      	ldr	r2, [pc, #136]	; (800310c <HAL_DMA_Init+0x1f0>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d004      	beq.n	8003090 <HAL_DMA_Init+0x174>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a21      	ldr	r2, [pc, #132]	; (8003110 <HAL_DMA_Init+0x1f4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d108      	bne.n	80030a2 <HAL_DMA_Init+0x186>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 0201 	bic.w	r2, r2, #1
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	e007      	b.n	80030b2 <HAL_DMA_Init+0x196>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 0201 	bic.w	r2, r2, #1
 80030b0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80030b2:	e02f      	b.n	8003114 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80030b4:	f7ff fdd2 	bl	8002c5c <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b05      	cmp	r3, #5
 80030c0:	d928      	bls.n	8003114 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2220      	movs	r2, #32
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2203      	movs	r2, #3
 80030cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e246      	b.n	8003562 <HAL_DMA_Init+0x646>
 80030d4:	40020010 	.word	0x40020010
 80030d8:	40020028 	.word	0x40020028
 80030dc:	40020040 	.word	0x40020040
 80030e0:	40020058 	.word	0x40020058
 80030e4:	40020070 	.word	0x40020070
 80030e8:	40020088 	.word	0x40020088
 80030ec:	400200a0 	.word	0x400200a0
 80030f0:	400200b8 	.word	0x400200b8
 80030f4:	40020410 	.word	0x40020410
 80030f8:	40020428 	.word	0x40020428
 80030fc:	40020440 	.word	0x40020440
 8003100:	40020458 	.word	0x40020458
 8003104:	40020470 	.word	0x40020470
 8003108:	40020488 	.word	0x40020488
 800310c:	400204a0 	.word	0x400204a0
 8003110:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1c8      	bne.n	80030b4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800312a:	697a      	ldr	r2, [r7, #20]
 800312c:	4b83      	ldr	r3, [pc, #524]	; (800333c <HAL_DMA_Init+0x420>)
 800312e:	4013      	ands	r3, r2
 8003130:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800313a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003146:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003152:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800315a:	697a      	ldr	r2, [r7, #20]
 800315c:	4313      	orrs	r3, r2
 800315e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	2b04      	cmp	r3, #4
 8003166:	d107      	bne.n	8003178 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003170:	4313      	orrs	r3, r2
 8003172:	697a      	ldr	r2, [r7, #20]
 8003174:	4313      	orrs	r3, r2
 8003176:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003178:	4b71      	ldr	r3, [pc, #452]	; (8003340 <HAL_DMA_Init+0x424>)
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	4b71      	ldr	r3, [pc, #452]	; (8003344 <HAL_DMA_Init+0x428>)
 800317e:	4013      	ands	r3, r2
 8003180:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003184:	d328      	bcc.n	80031d8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	2b28      	cmp	r3, #40	; 0x28
 800318c:	d903      	bls.n	8003196 <HAL_DMA_Init+0x27a>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b2e      	cmp	r3, #46	; 0x2e
 8003194:	d917      	bls.n	80031c6 <HAL_DMA_Init+0x2aa>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b3e      	cmp	r3, #62	; 0x3e
 800319c:	d903      	bls.n	80031a6 <HAL_DMA_Init+0x28a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b42      	cmp	r3, #66	; 0x42
 80031a4:	d90f      	bls.n	80031c6 <HAL_DMA_Init+0x2aa>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b46      	cmp	r3, #70	; 0x46
 80031ac:	d903      	bls.n	80031b6 <HAL_DMA_Init+0x29a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b48      	cmp	r3, #72	; 0x48
 80031b4:	d907      	bls.n	80031c6 <HAL_DMA_Init+0x2aa>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b4e      	cmp	r3, #78	; 0x4e
 80031bc:	d905      	bls.n	80031ca <HAL_DMA_Init+0x2ae>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b52      	cmp	r3, #82	; 0x52
 80031c4:	d801      	bhi.n	80031ca <HAL_DMA_Init+0x2ae>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <HAL_DMA_Init+0x2b0>
 80031ca:	2300      	movs	r3, #0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d003      	beq.n	80031d8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031d6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f023 0307 	bic.w	r3, r3, #7
 80031ee:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	2b04      	cmp	r3, #4
 8003200:	d117      	bne.n	8003232 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003210:	2b00      	cmp	r3, #0
 8003212:	d00e      	beq.n	8003232 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f001 fbfd 	bl	8004a14 <DMA_CheckFifoParam>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d008      	beq.n	8003232 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2240      	movs	r2, #64	; 0x40
 8003224:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e197      	b.n	8003562 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f001 fb38 	bl	80048b0 <DMA_CalcBaseAndBitshift>
 8003240:	4603      	mov	r3, r0
 8003242:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	223f      	movs	r2, #63	; 0x3f
 800324e:	409a      	lsls	r2, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	609a      	str	r2, [r3, #8]
 8003254:	e0cd      	b.n	80033f2 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a3b      	ldr	r2, [pc, #236]	; (8003348 <HAL_DMA_Init+0x42c>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d022      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a39      	ldr	r2, [pc, #228]	; (800334c <HAL_DMA_Init+0x430>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d01d      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a38      	ldr	r2, [pc, #224]	; (8003350 <HAL_DMA_Init+0x434>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d018      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a36      	ldr	r2, [pc, #216]	; (8003354 <HAL_DMA_Init+0x438>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d013      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a35      	ldr	r2, [pc, #212]	; (8003358 <HAL_DMA_Init+0x43c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d00e      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a33      	ldr	r2, [pc, #204]	; (800335c <HAL_DMA_Init+0x440>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d009      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a32      	ldr	r2, [pc, #200]	; (8003360 <HAL_DMA_Init+0x444>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d004      	beq.n	80032a6 <HAL_DMA_Init+0x38a>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a30      	ldr	r2, [pc, #192]	; (8003364 <HAL_DMA_Init+0x448>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d101      	bne.n	80032aa <HAL_DMA_Init+0x38e>
 80032a6:	2301      	movs	r3, #1
 80032a8:	e000      	b.n	80032ac <HAL_DMA_Init+0x390>
 80032aa:	2300      	movs	r3, #0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 8097 	beq.w	80033e0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a24      	ldr	r2, [pc, #144]	; (8003348 <HAL_DMA_Init+0x42c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d021      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a22      	ldr	r2, [pc, #136]	; (800334c <HAL_DMA_Init+0x430>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d01c      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a21      	ldr	r2, [pc, #132]	; (8003350 <HAL_DMA_Init+0x434>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d017      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a1f      	ldr	r2, [pc, #124]	; (8003354 <HAL_DMA_Init+0x438>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d012      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a1e      	ldr	r2, [pc, #120]	; (8003358 <HAL_DMA_Init+0x43c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d00d      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a1c      	ldr	r2, [pc, #112]	; (800335c <HAL_DMA_Init+0x440>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d008      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a1b      	ldr	r2, [pc, #108]	; (8003360 <HAL_DMA_Init+0x444>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d003      	beq.n	8003300 <HAL_DMA_Init+0x3e4>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a19      	ldr	r2, [pc, #100]	; (8003364 <HAL_DMA_Init+0x448>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2202      	movs	r2, #2
 8003306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	4b12      	ldr	r3, [pc, #72]	; (8003368 <HAL_DMA_Init+0x44c>)
 800331e:	4013      	ands	r3, r2
 8003320:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b40      	cmp	r3, #64	; 0x40
 8003328:	d020      	beq.n	800336c <HAL_DMA_Init+0x450>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b80      	cmp	r3, #128	; 0x80
 8003330:	d102      	bne.n	8003338 <HAL_DMA_Init+0x41c>
 8003332:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003336:	e01a      	b.n	800336e <HAL_DMA_Init+0x452>
 8003338:	2300      	movs	r3, #0
 800333a:	e018      	b.n	800336e <HAL_DMA_Init+0x452>
 800333c:	fe10803f 	.word	0xfe10803f
 8003340:	5c001000 	.word	0x5c001000
 8003344:	ffff0000 	.word	0xffff0000
 8003348:	58025408 	.word	0x58025408
 800334c:	5802541c 	.word	0x5802541c
 8003350:	58025430 	.word	0x58025430
 8003354:	58025444 	.word	0x58025444
 8003358:	58025458 	.word	0x58025458
 800335c:	5802546c 	.word	0x5802546c
 8003360:	58025480 	.word	0x58025480
 8003364:	58025494 	.word	0x58025494
 8003368:	fffe000f 	.word	0xfffe000f
 800336c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	68d2      	ldr	r2, [r2, #12]
 8003372:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003374:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800337c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003384:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800338c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003394:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800339c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	461a      	mov	r2, r3
 80033b2:	4b6e      	ldr	r3, [pc, #440]	; (800356c <HAL_DMA_Init+0x650>)
 80033b4:	4413      	add	r3, r2
 80033b6:	4a6e      	ldr	r2, [pc, #440]	; (8003570 <HAL_DMA_Init+0x654>)
 80033b8:	fba2 2303 	umull	r2, r3, r2, r3
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	009a      	lsls	r2, r3, #2
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f001 fa73 	bl	80048b0 <DMA_CalcBaseAndBitshift>
 80033ca:	4603      	mov	r3, r0
 80033cc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d2:	f003 031f 	and.w	r3, r3, #31
 80033d6:	2201      	movs	r2, #1
 80033d8:	409a      	lsls	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	e008      	b.n	80033f2 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2240      	movs	r2, #64	; 0x40
 80033e4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2203      	movs	r2, #3
 80033ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e0b7      	b.n	8003562 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a5f      	ldr	r2, [pc, #380]	; (8003574 <HAL_DMA_Init+0x658>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d072      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a5d      	ldr	r2, [pc, #372]	; (8003578 <HAL_DMA_Init+0x65c>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d06d      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a5c      	ldr	r2, [pc, #368]	; (800357c <HAL_DMA_Init+0x660>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d068      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a5a      	ldr	r2, [pc, #360]	; (8003580 <HAL_DMA_Init+0x664>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d063      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a59      	ldr	r2, [pc, #356]	; (8003584 <HAL_DMA_Init+0x668>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d05e      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a57      	ldr	r2, [pc, #348]	; (8003588 <HAL_DMA_Init+0x66c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d059      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a56      	ldr	r2, [pc, #344]	; (800358c <HAL_DMA_Init+0x670>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d054      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a54      	ldr	r2, [pc, #336]	; (8003590 <HAL_DMA_Init+0x674>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d04f      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a53      	ldr	r2, [pc, #332]	; (8003594 <HAL_DMA_Init+0x678>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d04a      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a51      	ldr	r2, [pc, #324]	; (8003598 <HAL_DMA_Init+0x67c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d045      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a50      	ldr	r2, [pc, #320]	; (800359c <HAL_DMA_Init+0x680>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d040      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a4e      	ldr	r2, [pc, #312]	; (80035a0 <HAL_DMA_Init+0x684>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d03b      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a4d      	ldr	r2, [pc, #308]	; (80035a4 <HAL_DMA_Init+0x688>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d036      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a4b      	ldr	r2, [pc, #300]	; (80035a8 <HAL_DMA_Init+0x68c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d031      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a4a      	ldr	r2, [pc, #296]	; (80035ac <HAL_DMA_Init+0x690>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d02c      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a48      	ldr	r2, [pc, #288]	; (80035b0 <HAL_DMA_Init+0x694>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d027      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a47      	ldr	r2, [pc, #284]	; (80035b4 <HAL_DMA_Init+0x698>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d022      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a45      	ldr	r2, [pc, #276]	; (80035b8 <HAL_DMA_Init+0x69c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01d      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a44      	ldr	r2, [pc, #272]	; (80035bc <HAL_DMA_Init+0x6a0>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d018      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a42      	ldr	r2, [pc, #264]	; (80035c0 <HAL_DMA_Init+0x6a4>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d013      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a41      	ldr	r2, [pc, #260]	; (80035c4 <HAL_DMA_Init+0x6a8>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00e      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a3f      	ldr	r2, [pc, #252]	; (80035c8 <HAL_DMA_Init+0x6ac>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d009      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a3e      	ldr	r2, [pc, #248]	; (80035cc <HAL_DMA_Init+0x6b0>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <HAL_DMA_Init+0x5c6>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a3c      	ldr	r2, [pc, #240]	; (80035d0 <HAL_DMA_Init+0x6b4>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d101      	bne.n	80034e6 <HAL_DMA_Init+0x5ca>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <HAL_DMA_Init+0x5cc>
 80034e6:	2300      	movs	r3, #0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d032      	beq.n	8003552 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f001 fb0d 	bl	8004b0c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2b80      	cmp	r3, #128	; 0x80
 80034f8:	d102      	bne.n	8003500 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003514:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d010      	beq.n	8003540 <HAL_DMA_Init+0x624>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b08      	cmp	r3, #8
 8003524:	d80c      	bhi.n	8003540 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f001 fb8a 	bl	8004c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800353c:	605a      	str	r2, [r3, #4]
 800353e:	e008      	b.n	8003552 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	a7fdabf8 	.word	0xa7fdabf8
 8003570:	cccccccd 	.word	0xcccccccd
 8003574:	40020010 	.word	0x40020010
 8003578:	40020028 	.word	0x40020028
 800357c:	40020040 	.word	0x40020040
 8003580:	40020058 	.word	0x40020058
 8003584:	40020070 	.word	0x40020070
 8003588:	40020088 	.word	0x40020088
 800358c:	400200a0 	.word	0x400200a0
 8003590:	400200b8 	.word	0x400200b8
 8003594:	40020410 	.word	0x40020410
 8003598:	40020428 	.word	0x40020428
 800359c:	40020440 	.word	0x40020440
 80035a0:	40020458 	.word	0x40020458
 80035a4:	40020470 	.word	0x40020470
 80035a8:	40020488 	.word	0x40020488
 80035ac:	400204a0 	.word	0x400204a0
 80035b0:	400204b8 	.word	0x400204b8
 80035b4:	58025408 	.word	0x58025408
 80035b8:	5802541c 	.word	0x5802541c
 80035bc:	58025430 	.word	0x58025430
 80035c0:	58025444 	.word	0x58025444
 80035c4:	58025458 	.word	0x58025458
 80035c8:	5802546c 	.word	0x5802546c
 80035cc:	58025480 	.word	0x58025480
 80035d0:	58025494 	.word	0x58025494

080035d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e205      	b.n	80039f2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d004      	beq.n	80035fc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2280      	movs	r2, #128	; 0x80
 80035f6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e1fa      	b.n	80039f2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a8c      	ldr	r2, [pc, #560]	; (8003834 <HAL_DMA_Abort_IT+0x260>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d04a      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a8b      	ldr	r2, [pc, #556]	; (8003838 <HAL_DMA_Abort_IT+0x264>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d045      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a89      	ldr	r2, [pc, #548]	; (800383c <HAL_DMA_Abort_IT+0x268>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d040      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a88      	ldr	r2, [pc, #544]	; (8003840 <HAL_DMA_Abort_IT+0x26c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d03b      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a86      	ldr	r2, [pc, #536]	; (8003844 <HAL_DMA_Abort_IT+0x270>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d036      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a85      	ldr	r2, [pc, #532]	; (8003848 <HAL_DMA_Abort_IT+0x274>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d031      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a83      	ldr	r2, [pc, #524]	; (800384c <HAL_DMA_Abort_IT+0x278>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d02c      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a82      	ldr	r2, [pc, #520]	; (8003850 <HAL_DMA_Abort_IT+0x27c>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d027      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a80      	ldr	r2, [pc, #512]	; (8003854 <HAL_DMA_Abort_IT+0x280>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d022      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a7f      	ldr	r2, [pc, #508]	; (8003858 <HAL_DMA_Abort_IT+0x284>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d01d      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a7d      	ldr	r2, [pc, #500]	; (800385c <HAL_DMA_Abort_IT+0x288>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d018      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a7c      	ldr	r2, [pc, #496]	; (8003860 <HAL_DMA_Abort_IT+0x28c>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d013      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a7a      	ldr	r2, [pc, #488]	; (8003864 <HAL_DMA_Abort_IT+0x290>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00e      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a79      	ldr	r2, [pc, #484]	; (8003868 <HAL_DMA_Abort_IT+0x294>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d009      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a77      	ldr	r2, [pc, #476]	; (800386c <HAL_DMA_Abort_IT+0x298>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <HAL_DMA_Abort_IT+0xc8>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a76      	ldr	r2, [pc, #472]	; (8003870 <HAL_DMA_Abort_IT+0x29c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d101      	bne.n	80036a0 <HAL_DMA_Abort_IT+0xcc>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <HAL_DMA_Abort_IT+0xce>
 80036a0:	2300      	movs	r3, #0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d065      	beq.n	8003772 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2204      	movs	r2, #4
 80036aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a60      	ldr	r2, [pc, #384]	; (8003834 <HAL_DMA_Abort_IT+0x260>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d04a      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a5e      	ldr	r2, [pc, #376]	; (8003838 <HAL_DMA_Abort_IT+0x264>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d045      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a5d      	ldr	r2, [pc, #372]	; (800383c <HAL_DMA_Abort_IT+0x268>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d040      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a5b      	ldr	r2, [pc, #364]	; (8003840 <HAL_DMA_Abort_IT+0x26c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d03b      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a5a      	ldr	r2, [pc, #360]	; (8003844 <HAL_DMA_Abort_IT+0x270>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d036      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a58      	ldr	r2, [pc, #352]	; (8003848 <HAL_DMA_Abort_IT+0x274>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d031      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a57      	ldr	r2, [pc, #348]	; (800384c <HAL_DMA_Abort_IT+0x278>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d02c      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a55      	ldr	r2, [pc, #340]	; (8003850 <HAL_DMA_Abort_IT+0x27c>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d027      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a54      	ldr	r2, [pc, #336]	; (8003854 <HAL_DMA_Abort_IT+0x280>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d022      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a52      	ldr	r2, [pc, #328]	; (8003858 <HAL_DMA_Abort_IT+0x284>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d01d      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a51      	ldr	r2, [pc, #324]	; (800385c <HAL_DMA_Abort_IT+0x288>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d018      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a4f      	ldr	r2, [pc, #316]	; (8003860 <HAL_DMA_Abort_IT+0x28c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d013      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a4e      	ldr	r2, [pc, #312]	; (8003864 <HAL_DMA_Abort_IT+0x290>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00e      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a4c      	ldr	r2, [pc, #304]	; (8003868 <HAL_DMA_Abort_IT+0x294>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d009      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a4b      	ldr	r2, [pc, #300]	; (800386c <HAL_DMA_Abort_IT+0x298>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d004      	beq.n	800374e <HAL_DMA_Abort_IT+0x17a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a49      	ldr	r2, [pc, #292]	; (8003870 <HAL_DMA_Abort_IT+0x29c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d108      	bne.n	8003760 <HAL_DMA_Abort_IT+0x18c>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0201 	bic.w	r2, r2, #1
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	e147      	b.n	80039f0 <HAL_DMA_Abort_IT+0x41c>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f022 0201 	bic.w	r2, r2, #1
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e13e      	b.n	80039f0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 020e 	bic.w	r2, r2, #14
 8003780:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a2b      	ldr	r2, [pc, #172]	; (8003834 <HAL_DMA_Abort_IT+0x260>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d04a      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a29      	ldr	r2, [pc, #164]	; (8003838 <HAL_DMA_Abort_IT+0x264>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d045      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a28      	ldr	r2, [pc, #160]	; (800383c <HAL_DMA_Abort_IT+0x268>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d040      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a26      	ldr	r2, [pc, #152]	; (8003840 <HAL_DMA_Abort_IT+0x26c>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d03b      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a25      	ldr	r2, [pc, #148]	; (8003844 <HAL_DMA_Abort_IT+0x270>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d036      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a23      	ldr	r2, [pc, #140]	; (8003848 <HAL_DMA_Abort_IT+0x274>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d031      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a22      	ldr	r2, [pc, #136]	; (800384c <HAL_DMA_Abort_IT+0x278>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d02c      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a20      	ldr	r2, [pc, #128]	; (8003850 <HAL_DMA_Abort_IT+0x27c>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d027      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a1f      	ldr	r2, [pc, #124]	; (8003854 <HAL_DMA_Abort_IT+0x280>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d022      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a1d      	ldr	r2, [pc, #116]	; (8003858 <HAL_DMA_Abort_IT+0x284>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d01d      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a1c      	ldr	r2, [pc, #112]	; (800385c <HAL_DMA_Abort_IT+0x288>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d018      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a1a      	ldr	r2, [pc, #104]	; (8003860 <HAL_DMA_Abort_IT+0x28c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d013      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a19      	ldr	r2, [pc, #100]	; (8003864 <HAL_DMA_Abort_IT+0x290>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d00e      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a17      	ldr	r2, [pc, #92]	; (8003868 <HAL_DMA_Abort_IT+0x294>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d009      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a16      	ldr	r2, [pc, #88]	; (800386c <HAL_DMA_Abort_IT+0x298>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d004      	beq.n	8003822 <HAL_DMA_Abort_IT+0x24e>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a14      	ldr	r2, [pc, #80]	; (8003870 <HAL_DMA_Abort_IT+0x29c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d128      	bne.n	8003874 <HAL_DMA_Abort_IT+0x2a0>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0201 	bic.w	r2, r2, #1
 8003830:	601a      	str	r2, [r3, #0]
 8003832:	e027      	b.n	8003884 <HAL_DMA_Abort_IT+0x2b0>
 8003834:	40020010 	.word	0x40020010
 8003838:	40020028 	.word	0x40020028
 800383c:	40020040 	.word	0x40020040
 8003840:	40020058 	.word	0x40020058
 8003844:	40020070 	.word	0x40020070
 8003848:	40020088 	.word	0x40020088
 800384c:	400200a0 	.word	0x400200a0
 8003850:	400200b8 	.word	0x400200b8
 8003854:	40020410 	.word	0x40020410
 8003858:	40020428 	.word	0x40020428
 800385c:	40020440 	.word	0x40020440
 8003860:	40020458 	.word	0x40020458
 8003864:	40020470 	.word	0x40020470
 8003868:	40020488 	.word	0x40020488
 800386c:	400204a0 	.word	0x400204a0
 8003870:	400204b8 	.word	0x400204b8
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 0201 	bic.w	r2, r2, #1
 8003882:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a5c      	ldr	r2, [pc, #368]	; (80039fc <HAL_DMA_Abort_IT+0x428>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d072      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a5b      	ldr	r2, [pc, #364]	; (8003a00 <HAL_DMA_Abort_IT+0x42c>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d06d      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a59      	ldr	r2, [pc, #356]	; (8003a04 <HAL_DMA_Abort_IT+0x430>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d068      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a58      	ldr	r2, [pc, #352]	; (8003a08 <HAL_DMA_Abort_IT+0x434>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d063      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a56      	ldr	r2, [pc, #344]	; (8003a0c <HAL_DMA_Abort_IT+0x438>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d05e      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a55      	ldr	r2, [pc, #340]	; (8003a10 <HAL_DMA_Abort_IT+0x43c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d059      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a53      	ldr	r2, [pc, #332]	; (8003a14 <HAL_DMA_Abort_IT+0x440>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d054      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a52      	ldr	r2, [pc, #328]	; (8003a18 <HAL_DMA_Abort_IT+0x444>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d04f      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a50      	ldr	r2, [pc, #320]	; (8003a1c <HAL_DMA_Abort_IT+0x448>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d04a      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a4f      	ldr	r2, [pc, #316]	; (8003a20 <HAL_DMA_Abort_IT+0x44c>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d045      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a4d      	ldr	r2, [pc, #308]	; (8003a24 <HAL_DMA_Abort_IT+0x450>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d040      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a4c      	ldr	r2, [pc, #304]	; (8003a28 <HAL_DMA_Abort_IT+0x454>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d03b      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a4a      	ldr	r2, [pc, #296]	; (8003a2c <HAL_DMA_Abort_IT+0x458>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d036      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a49      	ldr	r2, [pc, #292]	; (8003a30 <HAL_DMA_Abort_IT+0x45c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d031      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a47      	ldr	r2, [pc, #284]	; (8003a34 <HAL_DMA_Abort_IT+0x460>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d02c      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a46      	ldr	r2, [pc, #280]	; (8003a38 <HAL_DMA_Abort_IT+0x464>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d027      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a44      	ldr	r2, [pc, #272]	; (8003a3c <HAL_DMA_Abort_IT+0x468>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d022      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a43      	ldr	r2, [pc, #268]	; (8003a40 <HAL_DMA_Abort_IT+0x46c>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d01d      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a41      	ldr	r2, [pc, #260]	; (8003a44 <HAL_DMA_Abort_IT+0x470>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d018      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a40      	ldr	r2, [pc, #256]	; (8003a48 <HAL_DMA_Abort_IT+0x474>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d013      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a3e      	ldr	r2, [pc, #248]	; (8003a4c <HAL_DMA_Abort_IT+0x478>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00e      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a3d      	ldr	r2, [pc, #244]	; (8003a50 <HAL_DMA_Abort_IT+0x47c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d009      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a3b      	ldr	r2, [pc, #236]	; (8003a54 <HAL_DMA_Abort_IT+0x480>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_DMA_Abort_IT+0x3a0>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a3a      	ldr	r2, [pc, #232]	; (8003a58 <HAL_DMA_Abort_IT+0x484>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d101      	bne.n	8003978 <HAL_DMA_Abort_IT+0x3a4>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <HAL_DMA_Abort_IT+0x3a6>
 8003978:	2300      	movs	r3, #0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d028      	beq.n	80039d0 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003988:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800398c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003992:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003998:	f003 031f 	and.w	r3, r3, #31
 800399c:	2201      	movs	r2, #1
 800399e:	409a      	lsls	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80039ac:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00c      	beq.n	80039d0 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039c4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80039ce:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d003      	beq.n	80039f0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3710      	adds	r7, #16
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40020010 	.word	0x40020010
 8003a00:	40020028 	.word	0x40020028
 8003a04:	40020040 	.word	0x40020040
 8003a08:	40020058 	.word	0x40020058
 8003a0c:	40020070 	.word	0x40020070
 8003a10:	40020088 	.word	0x40020088
 8003a14:	400200a0 	.word	0x400200a0
 8003a18:	400200b8 	.word	0x400200b8
 8003a1c:	40020410 	.word	0x40020410
 8003a20:	40020428 	.word	0x40020428
 8003a24:	40020440 	.word	0x40020440
 8003a28:	40020458 	.word	0x40020458
 8003a2c:	40020470 	.word	0x40020470
 8003a30:	40020488 	.word	0x40020488
 8003a34:	400204a0 	.word	0x400204a0
 8003a38:	400204b8 	.word	0x400204b8
 8003a3c:	58025408 	.word	0x58025408
 8003a40:	5802541c 	.word	0x5802541c
 8003a44:	58025430 	.word	0x58025430
 8003a48:	58025444 	.word	0x58025444
 8003a4c:	58025458 	.word	0x58025458
 8003a50:	5802546c 	.word	0x5802546c
 8003a54:	58025480 	.word	0x58025480
 8003a58:	58025494 	.word	0x58025494

08003a5c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b08a      	sub	sp, #40	; 0x28
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a68:	4b67      	ldr	r3, [pc, #412]	; (8003c08 <HAL_DMA_IRQHandler+0x1ac>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a67      	ldr	r2, [pc, #412]	; (8003c0c <HAL_DMA_IRQHandler+0x1b0>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0a9b      	lsrs	r3, r3, #10
 8003a74:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a80:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003a82:	6a3b      	ldr	r3, [r7, #32]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a5f      	ldr	r2, [pc, #380]	; (8003c10 <HAL_DMA_IRQHandler+0x1b4>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d04a      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a5d      	ldr	r2, [pc, #372]	; (8003c14 <HAL_DMA_IRQHandler+0x1b8>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d045      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a5c      	ldr	r2, [pc, #368]	; (8003c18 <HAL_DMA_IRQHandler+0x1bc>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d040      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a5a      	ldr	r2, [pc, #360]	; (8003c1c <HAL_DMA_IRQHandler+0x1c0>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d03b      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a59      	ldr	r2, [pc, #356]	; (8003c20 <HAL_DMA_IRQHandler+0x1c4>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d036      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a57      	ldr	r2, [pc, #348]	; (8003c24 <HAL_DMA_IRQHandler+0x1c8>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d031      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a56      	ldr	r2, [pc, #344]	; (8003c28 <HAL_DMA_IRQHandler+0x1cc>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d02c      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a54      	ldr	r2, [pc, #336]	; (8003c2c <HAL_DMA_IRQHandler+0x1d0>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d027      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a53      	ldr	r2, [pc, #332]	; (8003c30 <HAL_DMA_IRQHandler+0x1d4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d022      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a51      	ldr	r2, [pc, #324]	; (8003c34 <HAL_DMA_IRQHandler+0x1d8>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d01d      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a50      	ldr	r2, [pc, #320]	; (8003c38 <HAL_DMA_IRQHandler+0x1dc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d018      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a4e      	ldr	r2, [pc, #312]	; (8003c3c <HAL_DMA_IRQHandler+0x1e0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d013      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a4d      	ldr	r2, [pc, #308]	; (8003c40 <HAL_DMA_IRQHandler+0x1e4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d00e      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a4b      	ldr	r2, [pc, #300]	; (8003c44 <HAL_DMA_IRQHandler+0x1e8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d009      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a4a      	ldr	r2, [pc, #296]	; (8003c48 <HAL_DMA_IRQHandler+0x1ec>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d004      	beq.n	8003b2e <HAL_DMA_IRQHandler+0xd2>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a48      	ldr	r2, [pc, #288]	; (8003c4c <HAL_DMA_IRQHandler+0x1f0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d101      	bne.n	8003b32 <HAL_DMA_IRQHandler+0xd6>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <HAL_DMA_IRQHandler+0xd8>
 8003b32:	2300      	movs	r3, #0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 842b 	beq.w	8004390 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b3e:	f003 031f 	and.w	r3, r3, #31
 8003b42:	2208      	movs	r2, #8
 8003b44:	409a      	lsls	r2, r3
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 80a2 	beq.w	8003c94 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a2e      	ldr	r2, [pc, #184]	; (8003c10 <HAL_DMA_IRQHandler+0x1b4>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d04a      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a2d      	ldr	r2, [pc, #180]	; (8003c14 <HAL_DMA_IRQHandler+0x1b8>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d045      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a2b      	ldr	r2, [pc, #172]	; (8003c18 <HAL_DMA_IRQHandler+0x1bc>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d040      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a2a      	ldr	r2, [pc, #168]	; (8003c1c <HAL_DMA_IRQHandler+0x1c0>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d03b      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a28      	ldr	r2, [pc, #160]	; (8003c20 <HAL_DMA_IRQHandler+0x1c4>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d036      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a27      	ldr	r2, [pc, #156]	; (8003c24 <HAL_DMA_IRQHandler+0x1c8>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d031      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a25      	ldr	r2, [pc, #148]	; (8003c28 <HAL_DMA_IRQHandler+0x1cc>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d02c      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a24      	ldr	r2, [pc, #144]	; (8003c2c <HAL_DMA_IRQHandler+0x1d0>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d027      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <HAL_DMA_IRQHandler+0x1d4>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d022      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a21      	ldr	r2, [pc, #132]	; (8003c34 <HAL_DMA_IRQHandler+0x1d8>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d01d      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1f      	ldr	r2, [pc, #124]	; (8003c38 <HAL_DMA_IRQHandler+0x1dc>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d018      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a1e      	ldr	r2, [pc, #120]	; (8003c3c <HAL_DMA_IRQHandler+0x1e0>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d013      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a1c      	ldr	r2, [pc, #112]	; (8003c40 <HAL_DMA_IRQHandler+0x1e4>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d00e      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a1b      	ldr	r2, [pc, #108]	; (8003c44 <HAL_DMA_IRQHandler+0x1e8>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d009      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a19      	ldr	r2, [pc, #100]	; (8003c48 <HAL_DMA_IRQHandler+0x1ec>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d004      	beq.n	8003bf0 <HAL_DMA_IRQHandler+0x194>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a18      	ldr	r2, [pc, #96]	; (8003c4c <HAL_DMA_IRQHandler+0x1f0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d12f      	bne.n	8003c50 <HAL_DMA_IRQHandler+0x1f4>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	bf14      	ite	ne
 8003bfe:	2301      	movne	r3, #1
 8003c00:	2300      	moveq	r3, #0
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	e02e      	b.n	8003c64 <HAL_DMA_IRQHandler+0x208>
 8003c06:	bf00      	nop
 8003c08:	24000000 	.word	0x24000000
 8003c0c:	1b4e81b5 	.word	0x1b4e81b5
 8003c10:	40020010 	.word	0x40020010
 8003c14:	40020028 	.word	0x40020028
 8003c18:	40020040 	.word	0x40020040
 8003c1c:	40020058 	.word	0x40020058
 8003c20:	40020070 	.word	0x40020070
 8003c24:	40020088 	.word	0x40020088
 8003c28:	400200a0 	.word	0x400200a0
 8003c2c:	400200b8 	.word	0x400200b8
 8003c30:	40020410 	.word	0x40020410
 8003c34:	40020428 	.word	0x40020428
 8003c38:	40020440 	.word	0x40020440
 8003c3c:	40020458 	.word	0x40020458
 8003c40:	40020470 	.word	0x40020470
 8003c44:	40020488 	.word	0x40020488
 8003c48:	400204a0 	.word	0x400204a0
 8003c4c:	400204b8 	.word	0x400204b8
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0308 	and.w	r3, r3, #8
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	bf14      	ite	ne
 8003c5e:	2301      	movne	r3, #1
 8003c60:	2300      	moveq	r3, #0
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0204 	bic.w	r2, r2, #4
 8003c76:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7c:	f003 031f 	and.w	r3, r3, #31
 8003c80:	2208      	movs	r2, #8
 8003c82:	409a      	lsls	r2, r3
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8c:	f043 0201 	orr.w	r2, r3, #1
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c98:	f003 031f 	and.w	r3, r3, #31
 8003c9c:	69ba      	ldr	r2, [r7, #24]
 8003c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d06e      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a69      	ldr	r2, [pc, #420]	; (8003e54 <HAL_DMA_IRQHandler+0x3f8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d04a      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a67      	ldr	r2, [pc, #412]	; (8003e58 <HAL_DMA_IRQHandler+0x3fc>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d045      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a66      	ldr	r2, [pc, #408]	; (8003e5c <HAL_DMA_IRQHandler+0x400>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d040      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a64      	ldr	r2, [pc, #400]	; (8003e60 <HAL_DMA_IRQHandler+0x404>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d03b      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a63      	ldr	r2, [pc, #396]	; (8003e64 <HAL_DMA_IRQHandler+0x408>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d036      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a61      	ldr	r2, [pc, #388]	; (8003e68 <HAL_DMA_IRQHandler+0x40c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d031      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a60      	ldr	r2, [pc, #384]	; (8003e6c <HAL_DMA_IRQHandler+0x410>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d02c      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a5e      	ldr	r2, [pc, #376]	; (8003e70 <HAL_DMA_IRQHandler+0x414>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d027      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a5d      	ldr	r2, [pc, #372]	; (8003e74 <HAL_DMA_IRQHandler+0x418>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d022      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a5b      	ldr	r2, [pc, #364]	; (8003e78 <HAL_DMA_IRQHandler+0x41c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01d      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a5a      	ldr	r2, [pc, #360]	; (8003e7c <HAL_DMA_IRQHandler+0x420>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a58      	ldr	r2, [pc, #352]	; (8003e80 <HAL_DMA_IRQHandler+0x424>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a57      	ldr	r2, [pc, #348]	; (8003e84 <HAL_DMA_IRQHandler+0x428>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00e      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a55      	ldr	r2, [pc, #340]	; (8003e88 <HAL_DMA_IRQHandler+0x42c>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d009      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a54      	ldr	r2, [pc, #336]	; (8003e8c <HAL_DMA_IRQHandler+0x430>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d004      	beq.n	8003d4a <HAL_DMA_IRQHandler+0x2ee>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a52      	ldr	r2, [pc, #328]	; (8003e90 <HAL_DMA_IRQHandler+0x434>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d10a      	bne.n	8003d60 <HAL_DMA_IRQHandler+0x304>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	bf14      	ite	ne
 8003d58:	2301      	movne	r3, #1
 8003d5a:	2300      	moveq	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	e003      	b.n	8003d68 <HAL_DMA_IRQHandler+0x30c>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2300      	movs	r3, #0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00d      	beq.n	8003d88 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	2201      	movs	r2, #1
 8003d76:	409a      	lsls	r2, r3
 8003d78:	6a3b      	ldr	r3, [r7, #32]
 8003d7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d80:	f043 0202 	orr.w	r2, r3, #2
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8c:	f003 031f 	and.w	r3, r3, #31
 8003d90:	2204      	movs	r2, #4
 8003d92:	409a      	lsls	r2, r3
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 808f 	beq.w	8003ebc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a2c      	ldr	r2, [pc, #176]	; (8003e54 <HAL_DMA_IRQHandler+0x3f8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d04a      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a2a      	ldr	r2, [pc, #168]	; (8003e58 <HAL_DMA_IRQHandler+0x3fc>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d045      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a29      	ldr	r2, [pc, #164]	; (8003e5c <HAL_DMA_IRQHandler+0x400>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d040      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a27      	ldr	r2, [pc, #156]	; (8003e60 <HAL_DMA_IRQHandler+0x404>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d03b      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a26      	ldr	r2, [pc, #152]	; (8003e64 <HAL_DMA_IRQHandler+0x408>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d036      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a24      	ldr	r2, [pc, #144]	; (8003e68 <HAL_DMA_IRQHandler+0x40c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d031      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a23      	ldr	r2, [pc, #140]	; (8003e6c <HAL_DMA_IRQHandler+0x410>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d02c      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a21      	ldr	r2, [pc, #132]	; (8003e70 <HAL_DMA_IRQHandler+0x414>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d027      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a20      	ldr	r2, [pc, #128]	; (8003e74 <HAL_DMA_IRQHandler+0x418>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d022      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a1e      	ldr	r2, [pc, #120]	; (8003e78 <HAL_DMA_IRQHandler+0x41c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d01d      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a1d      	ldr	r2, [pc, #116]	; (8003e7c <HAL_DMA_IRQHandler+0x420>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d018      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1b      	ldr	r2, [pc, #108]	; (8003e80 <HAL_DMA_IRQHandler+0x424>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d013      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1a      	ldr	r2, [pc, #104]	; (8003e84 <HAL_DMA_IRQHandler+0x428>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00e      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a18      	ldr	r2, [pc, #96]	; (8003e88 <HAL_DMA_IRQHandler+0x42c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d009      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a17      	ldr	r2, [pc, #92]	; (8003e8c <HAL_DMA_IRQHandler+0x430>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d004      	beq.n	8003e3e <HAL_DMA_IRQHandler+0x3e2>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a15      	ldr	r2, [pc, #84]	; (8003e90 <HAL_DMA_IRQHandler+0x434>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d12a      	bne.n	8003e94 <HAL_DMA_IRQHandler+0x438>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	bf14      	ite	ne
 8003e4c:	2301      	movne	r3, #1
 8003e4e:	2300      	moveq	r3, #0
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	e023      	b.n	8003e9c <HAL_DMA_IRQHandler+0x440>
 8003e54:	40020010 	.word	0x40020010
 8003e58:	40020028 	.word	0x40020028
 8003e5c:	40020040 	.word	0x40020040
 8003e60:	40020058 	.word	0x40020058
 8003e64:	40020070 	.word	0x40020070
 8003e68:	40020088 	.word	0x40020088
 8003e6c:	400200a0 	.word	0x400200a0
 8003e70:	400200b8 	.word	0x400200b8
 8003e74:	40020410 	.word	0x40020410
 8003e78:	40020428 	.word	0x40020428
 8003e7c:	40020440 	.word	0x40020440
 8003e80:	40020458 	.word	0x40020458
 8003e84:	40020470 	.word	0x40020470
 8003e88:	40020488 	.word	0x40020488
 8003e8c:	400204a0 	.word	0x400204a0
 8003e90:	400204b8 	.word	0x400204b8
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00d      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eb4:	f043 0204 	orr.w	r2, r3, #4
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec0:	f003 031f 	and.w	r3, r3, #31
 8003ec4:	2210      	movs	r2, #16
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	f000 80a6 	beq.w	800401e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a85      	ldr	r2, [pc, #532]	; (80040ec <HAL_DMA_IRQHandler+0x690>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d04a      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a83      	ldr	r2, [pc, #524]	; (80040f0 <HAL_DMA_IRQHandler+0x694>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d045      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a82      	ldr	r2, [pc, #520]	; (80040f4 <HAL_DMA_IRQHandler+0x698>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d040      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a80      	ldr	r2, [pc, #512]	; (80040f8 <HAL_DMA_IRQHandler+0x69c>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d03b      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a7f      	ldr	r2, [pc, #508]	; (80040fc <HAL_DMA_IRQHandler+0x6a0>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d036      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a7d      	ldr	r2, [pc, #500]	; (8004100 <HAL_DMA_IRQHandler+0x6a4>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d031      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a7c      	ldr	r2, [pc, #496]	; (8004104 <HAL_DMA_IRQHandler+0x6a8>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d02c      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a7a      	ldr	r2, [pc, #488]	; (8004108 <HAL_DMA_IRQHandler+0x6ac>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d027      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a79      	ldr	r2, [pc, #484]	; (800410c <HAL_DMA_IRQHandler+0x6b0>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d022      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a77      	ldr	r2, [pc, #476]	; (8004110 <HAL_DMA_IRQHandler+0x6b4>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d01d      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a76      	ldr	r2, [pc, #472]	; (8004114 <HAL_DMA_IRQHandler+0x6b8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d018      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a74      	ldr	r2, [pc, #464]	; (8004118 <HAL_DMA_IRQHandler+0x6bc>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d013      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a73      	ldr	r2, [pc, #460]	; (800411c <HAL_DMA_IRQHandler+0x6c0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d00e      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a71      	ldr	r2, [pc, #452]	; (8004120 <HAL_DMA_IRQHandler+0x6c4>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d009      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a70      	ldr	r2, [pc, #448]	; (8004124 <HAL_DMA_IRQHandler+0x6c8>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d004      	beq.n	8003f72 <HAL_DMA_IRQHandler+0x516>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a6e      	ldr	r2, [pc, #440]	; (8004128 <HAL_DMA_IRQHandler+0x6cc>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d10a      	bne.n	8003f88 <HAL_DMA_IRQHandler+0x52c>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf14      	ite	ne
 8003f80:	2301      	movne	r3, #1
 8003f82:	2300      	moveq	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e009      	b.n	8003f9c <HAL_DMA_IRQHandler+0x540>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	bf14      	ite	ne
 8003f96:	2301      	movne	r3, #1
 8003f98:	2300      	moveq	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d03e      	beq.n	800401e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	2210      	movs	r2, #16
 8003faa:	409a      	lsls	r2, r3
 8003fac:	6a3b      	ldr	r3, [r7, #32]
 8003fae:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d018      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d108      	bne.n	8003fde <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d024      	beq.n	800401e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	4798      	blx	r3
 8003fdc:	e01f      	b.n	800401e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d01b      	beq.n	800401e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	4798      	blx	r3
 8003fee:	e016      	b.n	800401e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d107      	bne.n	800400e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f022 0208 	bic.w	r2, r2, #8
 800400c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004022:	f003 031f 	and.w	r3, r3, #31
 8004026:	2220      	movs	r2, #32
 8004028:	409a      	lsls	r2, r3
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	4013      	ands	r3, r2
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8110 	beq.w	8004254 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a2c      	ldr	r2, [pc, #176]	; (80040ec <HAL_DMA_IRQHandler+0x690>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d04a      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a2b      	ldr	r2, [pc, #172]	; (80040f0 <HAL_DMA_IRQHandler+0x694>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d045      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a29      	ldr	r2, [pc, #164]	; (80040f4 <HAL_DMA_IRQHandler+0x698>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d040      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a28      	ldr	r2, [pc, #160]	; (80040f8 <HAL_DMA_IRQHandler+0x69c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d03b      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a26      	ldr	r2, [pc, #152]	; (80040fc <HAL_DMA_IRQHandler+0x6a0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d036      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a25      	ldr	r2, [pc, #148]	; (8004100 <HAL_DMA_IRQHandler+0x6a4>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d031      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a23      	ldr	r2, [pc, #140]	; (8004104 <HAL_DMA_IRQHandler+0x6a8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d02c      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a22      	ldr	r2, [pc, #136]	; (8004108 <HAL_DMA_IRQHandler+0x6ac>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d027      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a20      	ldr	r2, [pc, #128]	; (800410c <HAL_DMA_IRQHandler+0x6b0>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d022      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a1f      	ldr	r2, [pc, #124]	; (8004110 <HAL_DMA_IRQHandler+0x6b4>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d01d      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1d      	ldr	r2, [pc, #116]	; (8004114 <HAL_DMA_IRQHandler+0x6b8>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d018      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1c      	ldr	r2, [pc, #112]	; (8004118 <HAL_DMA_IRQHandler+0x6bc>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d013      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a1a      	ldr	r2, [pc, #104]	; (800411c <HAL_DMA_IRQHandler+0x6c0>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d00e      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a19      	ldr	r2, [pc, #100]	; (8004120 <HAL_DMA_IRQHandler+0x6c4>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d009      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a17      	ldr	r2, [pc, #92]	; (8004124 <HAL_DMA_IRQHandler+0x6c8>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d004      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x678>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a16      	ldr	r2, [pc, #88]	; (8004128 <HAL_DMA_IRQHandler+0x6cc>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d12b      	bne.n	800412c <HAL_DMA_IRQHandler+0x6d0>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0310 	and.w	r3, r3, #16
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bf14      	ite	ne
 80040e2:	2301      	movne	r3, #1
 80040e4:	2300      	moveq	r3, #0
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	e02a      	b.n	8004140 <HAL_DMA_IRQHandler+0x6e4>
 80040ea:	bf00      	nop
 80040ec:	40020010 	.word	0x40020010
 80040f0:	40020028 	.word	0x40020028
 80040f4:	40020040 	.word	0x40020040
 80040f8:	40020058 	.word	0x40020058
 80040fc:	40020070 	.word	0x40020070
 8004100:	40020088 	.word	0x40020088
 8004104:	400200a0 	.word	0x400200a0
 8004108:	400200b8 	.word	0x400200b8
 800410c:	40020410 	.word	0x40020410
 8004110:	40020428 	.word	0x40020428
 8004114:	40020440 	.word	0x40020440
 8004118:	40020458 	.word	0x40020458
 800411c:	40020470 	.word	0x40020470
 8004120:	40020488 	.word	0x40020488
 8004124:	400204a0 	.word	0x400204a0
 8004128:	400204b8 	.word	0x400204b8
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f003 0302 	and.w	r3, r3, #2
 8004136:	2b00      	cmp	r3, #0
 8004138:	bf14      	ite	ne
 800413a:	2301      	movne	r3, #1
 800413c:	2300      	moveq	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 8087 	beq.w	8004254 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	2220      	movs	r2, #32
 8004150:	409a      	lsls	r2, r3
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b04      	cmp	r3, #4
 8004160:	d139      	bne.n	80041d6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0216 	bic.w	r2, r2, #22
 8004170:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	695a      	ldr	r2, [r3, #20]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004180:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	2b00      	cmp	r3, #0
 8004188:	d103      	bne.n	8004192 <HAL_DMA_IRQHandler+0x736>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800418e:	2b00      	cmp	r3, #0
 8004190:	d007      	beq.n	80041a2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0208 	bic.w	r2, r2, #8
 80041a0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a6:	f003 031f 	and.w	r3, r3, #31
 80041aa:	223f      	movs	r2, #63	; 0x3f
 80041ac:	409a      	lsls	r2, r3
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2201      	movs	r2, #1
 80041b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	f000 834a 	beq.w	8004860 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	4798      	blx	r3
          }
          return;
 80041d4:	e344      	b.n	8004860 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d018      	beq.n	8004216 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d108      	bne.n	8004204 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d02c      	beq.n	8004254 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	4798      	blx	r3
 8004202:	e027      	b.n	8004254 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004208:	2b00      	cmp	r3, #0
 800420a:	d023      	beq.n	8004254 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	4798      	blx	r3
 8004214:	e01e      	b.n	8004254 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004220:	2b00      	cmp	r3, #0
 8004222:	d10f      	bne.n	8004244 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f022 0210 	bic.w	r2, r2, #16
 8004232:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004248:	2b00      	cmp	r3, #0
 800424a:	d003      	beq.n	8004254 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 8306 	beq.w	800486a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	f000 8088 	beq.w	800437c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2204      	movs	r2, #4
 8004270:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a7a      	ldr	r2, [pc, #488]	; (8004464 <HAL_DMA_IRQHandler+0xa08>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d04a      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a79      	ldr	r2, [pc, #484]	; (8004468 <HAL_DMA_IRQHandler+0xa0c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d045      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a77      	ldr	r2, [pc, #476]	; (800446c <HAL_DMA_IRQHandler+0xa10>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d040      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a76      	ldr	r2, [pc, #472]	; (8004470 <HAL_DMA_IRQHandler+0xa14>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d03b      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a74      	ldr	r2, [pc, #464]	; (8004474 <HAL_DMA_IRQHandler+0xa18>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d036      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a73      	ldr	r2, [pc, #460]	; (8004478 <HAL_DMA_IRQHandler+0xa1c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d031      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a71      	ldr	r2, [pc, #452]	; (800447c <HAL_DMA_IRQHandler+0xa20>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d02c      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a70      	ldr	r2, [pc, #448]	; (8004480 <HAL_DMA_IRQHandler+0xa24>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d027      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a6e      	ldr	r2, [pc, #440]	; (8004484 <HAL_DMA_IRQHandler+0xa28>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d022      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a6d      	ldr	r2, [pc, #436]	; (8004488 <HAL_DMA_IRQHandler+0xa2c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d01d      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a6b      	ldr	r2, [pc, #428]	; (800448c <HAL_DMA_IRQHandler+0xa30>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d018      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a6a      	ldr	r2, [pc, #424]	; (8004490 <HAL_DMA_IRQHandler+0xa34>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d013      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a68      	ldr	r2, [pc, #416]	; (8004494 <HAL_DMA_IRQHandler+0xa38>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d00e      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a67      	ldr	r2, [pc, #412]	; (8004498 <HAL_DMA_IRQHandler+0xa3c>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d009      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a65      	ldr	r2, [pc, #404]	; (800449c <HAL_DMA_IRQHandler+0xa40>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d004      	beq.n	8004314 <HAL_DMA_IRQHandler+0x8b8>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a64      	ldr	r2, [pc, #400]	; (80044a0 <HAL_DMA_IRQHandler+0xa44>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d108      	bne.n	8004326 <HAL_DMA_IRQHandler+0x8ca>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	e007      	b.n	8004336 <HAL_DMA_IRQHandler+0x8da>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0201 	bic.w	r2, r2, #1
 8004334:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3301      	adds	r3, #1
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433e:	429a      	cmp	r2, r3
 8004340:	d307      	bcc.n	8004352 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f2      	bne.n	8004336 <HAL_DMA_IRQHandler+0x8da>
 8004350:	e000      	b.n	8004354 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8004352:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d004      	beq.n	800436c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2203      	movs	r2, #3
 8004366:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800436a:	e003      	b.n	8004374 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8272 	beq.w	800486a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	4798      	blx	r3
 800438e:	e26c      	b.n	800486a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a43      	ldr	r2, [pc, #268]	; (80044a4 <HAL_DMA_IRQHandler+0xa48>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d022      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a42      	ldr	r2, [pc, #264]	; (80044a8 <HAL_DMA_IRQHandler+0xa4c>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d01d      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a40      	ldr	r2, [pc, #256]	; (80044ac <HAL_DMA_IRQHandler+0xa50>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d018      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a3f      	ldr	r2, [pc, #252]	; (80044b0 <HAL_DMA_IRQHandler+0xa54>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d013      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a3d      	ldr	r2, [pc, #244]	; (80044b4 <HAL_DMA_IRQHandler+0xa58>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00e      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a3c      	ldr	r2, [pc, #240]	; (80044b8 <HAL_DMA_IRQHandler+0xa5c>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d009      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a3a      	ldr	r2, [pc, #232]	; (80044bc <HAL_DMA_IRQHandler+0xa60>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d004      	beq.n	80043e0 <HAL_DMA_IRQHandler+0x984>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a39      	ldr	r2, [pc, #228]	; (80044c0 <HAL_DMA_IRQHandler+0xa64>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d101      	bne.n	80043e4 <HAL_DMA_IRQHandler+0x988>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <HAL_DMA_IRQHandler+0x98a>
 80043e4:	2300      	movs	r3, #0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 823f 	beq.w	800486a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	2204      	movs	r2, #4
 80043fe:	409a      	lsls	r2, r3
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	4013      	ands	r3, r2
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80cd 	beq.w	80045a4 <HAL_DMA_IRQHandler+0xb48>
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80c7 	beq.w	80045a4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441a:	f003 031f 	and.w	r3, r3, #31
 800441e:	2204      	movs	r2, #4
 8004420:	409a      	lsls	r2, r3
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d049      	beq.n	80044c4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d109      	bne.n	800444e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800443e:	2b00      	cmp	r3, #0
 8004440:	f000 8210 	beq.w	8004864 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800444c:	e20a      	b.n	8004864 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 8206 	beq.w	8004864 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004460:	e200      	b.n	8004864 <HAL_DMA_IRQHandler+0xe08>
 8004462:	bf00      	nop
 8004464:	40020010 	.word	0x40020010
 8004468:	40020028 	.word	0x40020028
 800446c:	40020040 	.word	0x40020040
 8004470:	40020058 	.word	0x40020058
 8004474:	40020070 	.word	0x40020070
 8004478:	40020088 	.word	0x40020088
 800447c:	400200a0 	.word	0x400200a0
 8004480:	400200b8 	.word	0x400200b8
 8004484:	40020410 	.word	0x40020410
 8004488:	40020428 	.word	0x40020428
 800448c:	40020440 	.word	0x40020440
 8004490:	40020458 	.word	0x40020458
 8004494:	40020470 	.word	0x40020470
 8004498:	40020488 	.word	0x40020488
 800449c:	400204a0 	.word	0x400204a0
 80044a0:	400204b8 	.word	0x400204b8
 80044a4:	58025408 	.word	0x58025408
 80044a8:	5802541c 	.word	0x5802541c
 80044ac:	58025430 	.word	0x58025430
 80044b0:	58025444 	.word	0x58025444
 80044b4:	58025458 	.word	0x58025458
 80044b8:	5802546c 	.word	0x5802546c
 80044bc:	58025480 	.word	0x58025480
 80044c0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f003 0320 	and.w	r3, r3, #32
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d160      	bne.n	8004590 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a8c      	ldr	r2, [pc, #560]	; (8004704 <HAL_DMA_IRQHandler+0xca8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d04a      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a8a      	ldr	r2, [pc, #552]	; (8004708 <HAL_DMA_IRQHandler+0xcac>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d045      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a89      	ldr	r2, [pc, #548]	; (800470c <HAL_DMA_IRQHandler+0xcb0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d040      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a87      	ldr	r2, [pc, #540]	; (8004710 <HAL_DMA_IRQHandler+0xcb4>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d03b      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a86      	ldr	r2, [pc, #536]	; (8004714 <HAL_DMA_IRQHandler+0xcb8>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d036      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a84      	ldr	r2, [pc, #528]	; (8004718 <HAL_DMA_IRQHandler+0xcbc>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d031      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a83      	ldr	r2, [pc, #524]	; (800471c <HAL_DMA_IRQHandler+0xcc0>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d02c      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a81      	ldr	r2, [pc, #516]	; (8004720 <HAL_DMA_IRQHandler+0xcc4>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d027      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a80      	ldr	r2, [pc, #512]	; (8004724 <HAL_DMA_IRQHandler+0xcc8>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d022      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a7e      	ldr	r2, [pc, #504]	; (8004728 <HAL_DMA_IRQHandler+0xccc>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d01d      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a7d      	ldr	r2, [pc, #500]	; (800472c <HAL_DMA_IRQHandler+0xcd0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d018      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a7b      	ldr	r2, [pc, #492]	; (8004730 <HAL_DMA_IRQHandler+0xcd4>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d013      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a7a      	ldr	r2, [pc, #488]	; (8004734 <HAL_DMA_IRQHandler+0xcd8>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d00e      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a78      	ldr	r2, [pc, #480]	; (8004738 <HAL_DMA_IRQHandler+0xcdc>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d009      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a77      	ldr	r2, [pc, #476]	; (800473c <HAL_DMA_IRQHandler+0xce0>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d004      	beq.n	800456e <HAL_DMA_IRQHandler+0xb12>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a75      	ldr	r2, [pc, #468]	; (8004740 <HAL_DMA_IRQHandler+0xce4>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d108      	bne.n	8004580 <HAL_DMA_IRQHandler+0xb24>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0208 	bic.w	r2, r2, #8
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	e007      	b.n	8004590 <HAL_DMA_IRQHandler+0xb34>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0204 	bic.w	r2, r2, #4
 800458e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 8165 	beq.w	8004864 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045a2:	e15f      	b.n	8004864 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a8:	f003 031f 	and.w	r3, r3, #31
 80045ac:	2202      	movs	r2, #2
 80045ae:	409a      	lsls	r2, r3
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	4013      	ands	r3, r2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80c5 	beq.w	8004744 <HAL_DMA_IRQHandler+0xce8>
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80bf 	beq.w	8004744 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ca:	f003 031f 	and.w	r3, r3, #31
 80045ce:	2202      	movs	r2, #2
 80045d0:	409a      	lsls	r2, r3
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d018      	beq.n	8004612 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d109      	bne.n	80045fe <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 813a 	beq.w	8004868 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80045fc:	e134      	b.n	8004868 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004602:	2b00      	cmp	r3, #0
 8004604:	f000 8130 	beq.w	8004868 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004610:	e12a      	b.n	8004868 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	f003 0320 	and.w	r3, r3, #32
 8004618:	2b00      	cmp	r3, #0
 800461a:	d168      	bne.n	80046ee <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a38      	ldr	r2, [pc, #224]	; (8004704 <HAL_DMA_IRQHandler+0xca8>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d04a      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a37      	ldr	r2, [pc, #220]	; (8004708 <HAL_DMA_IRQHandler+0xcac>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d045      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a35      	ldr	r2, [pc, #212]	; (800470c <HAL_DMA_IRQHandler+0xcb0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d040      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a34      	ldr	r2, [pc, #208]	; (8004710 <HAL_DMA_IRQHandler+0xcb4>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d03b      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a32      	ldr	r2, [pc, #200]	; (8004714 <HAL_DMA_IRQHandler+0xcb8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d036      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a31      	ldr	r2, [pc, #196]	; (8004718 <HAL_DMA_IRQHandler+0xcbc>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d031      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a2f      	ldr	r2, [pc, #188]	; (800471c <HAL_DMA_IRQHandler+0xcc0>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d02c      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a2e      	ldr	r2, [pc, #184]	; (8004720 <HAL_DMA_IRQHandler+0xcc4>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d027      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a2c      	ldr	r2, [pc, #176]	; (8004724 <HAL_DMA_IRQHandler+0xcc8>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d022      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a2b      	ldr	r2, [pc, #172]	; (8004728 <HAL_DMA_IRQHandler+0xccc>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d01d      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a29      	ldr	r2, [pc, #164]	; (800472c <HAL_DMA_IRQHandler+0xcd0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d018      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a28      	ldr	r2, [pc, #160]	; (8004730 <HAL_DMA_IRQHandler+0xcd4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d013      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a26      	ldr	r2, [pc, #152]	; (8004734 <HAL_DMA_IRQHandler+0xcd8>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00e      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a25      	ldr	r2, [pc, #148]	; (8004738 <HAL_DMA_IRQHandler+0xcdc>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d009      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a23      	ldr	r2, [pc, #140]	; (800473c <HAL_DMA_IRQHandler+0xce0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d004      	beq.n	80046bc <HAL_DMA_IRQHandler+0xc60>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a22      	ldr	r2, [pc, #136]	; (8004740 <HAL_DMA_IRQHandler+0xce4>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d108      	bne.n	80046ce <HAL_DMA_IRQHandler+0xc72>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0214 	bic.w	r2, r2, #20
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	e007      	b.n	80046de <HAL_DMA_IRQHandler+0xc82>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 020a 	bic.w	r2, r2, #10
 80046dc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 80b8 	beq.w	8004868 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004700:	e0b2      	b.n	8004868 <HAL_DMA_IRQHandler+0xe0c>
 8004702:	bf00      	nop
 8004704:	40020010 	.word	0x40020010
 8004708:	40020028 	.word	0x40020028
 800470c:	40020040 	.word	0x40020040
 8004710:	40020058 	.word	0x40020058
 8004714:	40020070 	.word	0x40020070
 8004718:	40020088 	.word	0x40020088
 800471c:	400200a0 	.word	0x400200a0
 8004720:	400200b8 	.word	0x400200b8
 8004724:	40020410 	.word	0x40020410
 8004728:	40020428 	.word	0x40020428
 800472c:	40020440 	.word	0x40020440
 8004730:	40020458 	.word	0x40020458
 8004734:	40020470 	.word	0x40020470
 8004738:	40020488 	.word	0x40020488
 800473c:	400204a0 	.word	0x400204a0
 8004740:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004748:	f003 031f 	and.w	r3, r3, #31
 800474c:	2208      	movs	r2, #8
 800474e:	409a      	lsls	r2, r3
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	4013      	ands	r3, r2
 8004754:	2b00      	cmp	r3, #0
 8004756:	f000 8088 	beq.w	800486a <HAL_DMA_IRQHandler+0xe0e>
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f003 0308 	and.w	r3, r3, #8
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8082 	beq.w	800486a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a41      	ldr	r2, [pc, #260]	; (8004870 <HAL_DMA_IRQHandler+0xe14>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d04a      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a3f      	ldr	r2, [pc, #252]	; (8004874 <HAL_DMA_IRQHandler+0xe18>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d045      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a3e      	ldr	r2, [pc, #248]	; (8004878 <HAL_DMA_IRQHandler+0xe1c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d040      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a3c      	ldr	r2, [pc, #240]	; (800487c <HAL_DMA_IRQHandler+0xe20>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d03b      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a3b      	ldr	r2, [pc, #236]	; (8004880 <HAL_DMA_IRQHandler+0xe24>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d036      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a39      	ldr	r2, [pc, #228]	; (8004884 <HAL_DMA_IRQHandler+0xe28>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d031      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a38      	ldr	r2, [pc, #224]	; (8004888 <HAL_DMA_IRQHandler+0xe2c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d02c      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a36      	ldr	r2, [pc, #216]	; (800488c <HAL_DMA_IRQHandler+0xe30>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d027      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a35      	ldr	r2, [pc, #212]	; (8004890 <HAL_DMA_IRQHandler+0xe34>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d022      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a33      	ldr	r2, [pc, #204]	; (8004894 <HAL_DMA_IRQHandler+0xe38>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d01d      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a32      	ldr	r2, [pc, #200]	; (8004898 <HAL_DMA_IRQHandler+0xe3c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d018      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a30      	ldr	r2, [pc, #192]	; (800489c <HAL_DMA_IRQHandler+0xe40>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d013      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a2f      	ldr	r2, [pc, #188]	; (80048a0 <HAL_DMA_IRQHandler+0xe44>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00e      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a2d      	ldr	r2, [pc, #180]	; (80048a4 <HAL_DMA_IRQHandler+0xe48>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d009      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a2c      	ldr	r2, [pc, #176]	; (80048a8 <HAL_DMA_IRQHandler+0xe4c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d004      	beq.n	8004806 <HAL_DMA_IRQHandler+0xdaa>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a2a      	ldr	r2, [pc, #168]	; (80048ac <HAL_DMA_IRQHandler+0xe50>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d108      	bne.n	8004818 <HAL_DMA_IRQHandler+0xdbc>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f022 021c 	bic.w	r2, r2, #28
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	e007      	b.n	8004828 <HAL_DMA_IRQHandler+0xdcc>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f022 020e 	bic.w	r2, r2, #14
 8004826:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800482c:	f003 031f 	and.w	r3, r3, #31
 8004830:	2201      	movs	r2, #1
 8004832:	409a      	lsls	r2, r3
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004852:	2b00      	cmp	r3, #0
 8004854:	d009      	beq.n	800486a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	4798      	blx	r3
 800485e:	e004      	b.n	800486a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004860:	bf00      	nop
 8004862:	e002      	b.n	800486a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004864:	bf00      	nop
 8004866:	e000      	b.n	800486a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004868:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800486a:	3728      	adds	r7, #40	; 0x28
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	40020010 	.word	0x40020010
 8004874:	40020028 	.word	0x40020028
 8004878:	40020040 	.word	0x40020040
 800487c:	40020058 	.word	0x40020058
 8004880:	40020070 	.word	0x40020070
 8004884:	40020088 	.word	0x40020088
 8004888:	400200a0 	.word	0x400200a0
 800488c:	400200b8 	.word	0x400200b8
 8004890:	40020410 	.word	0x40020410
 8004894:	40020428 	.word	0x40020428
 8004898:	40020440 	.word	0x40020440
 800489c:	40020458 	.word	0x40020458
 80048a0:	40020470 	.word	0x40020470
 80048a4:	40020488 	.word	0x40020488
 80048a8:	400204a0 	.word	0x400204a0
 80048ac:	400204b8 	.word	0x400204b8

080048b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a42      	ldr	r2, [pc, #264]	; (80049c8 <DMA_CalcBaseAndBitshift+0x118>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d04a      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a41      	ldr	r2, [pc, #260]	; (80049cc <DMA_CalcBaseAndBitshift+0x11c>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d045      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a3f      	ldr	r2, [pc, #252]	; (80049d0 <DMA_CalcBaseAndBitshift+0x120>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d040      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a3e      	ldr	r2, [pc, #248]	; (80049d4 <DMA_CalcBaseAndBitshift+0x124>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d03b      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a3c      	ldr	r2, [pc, #240]	; (80049d8 <DMA_CalcBaseAndBitshift+0x128>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d036      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a3b      	ldr	r2, [pc, #236]	; (80049dc <DMA_CalcBaseAndBitshift+0x12c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d031      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a39      	ldr	r2, [pc, #228]	; (80049e0 <DMA_CalcBaseAndBitshift+0x130>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d02c      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a38      	ldr	r2, [pc, #224]	; (80049e4 <DMA_CalcBaseAndBitshift+0x134>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d027      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a36      	ldr	r2, [pc, #216]	; (80049e8 <DMA_CalcBaseAndBitshift+0x138>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d022      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a35      	ldr	r2, [pc, #212]	; (80049ec <DMA_CalcBaseAndBitshift+0x13c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d01d      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a33      	ldr	r2, [pc, #204]	; (80049f0 <DMA_CalcBaseAndBitshift+0x140>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d018      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a32      	ldr	r2, [pc, #200]	; (80049f4 <DMA_CalcBaseAndBitshift+0x144>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d013      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a30      	ldr	r2, [pc, #192]	; (80049f8 <DMA_CalcBaseAndBitshift+0x148>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00e      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a2f      	ldr	r2, [pc, #188]	; (80049fc <DMA_CalcBaseAndBitshift+0x14c>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d009      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a2d      	ldr	r2, [pc, #180]	; (8004a00 <DMA_CalcBaseAndBitshift+0x150>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d004      	beq.n	8004958 <DMA_CalcBaseAndBitshift+0xa8>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a2c      	ldr	r2, [pc, #176]	; (8004a04 <DMA_CalcBaseAndBitshift+0x154>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d101      	bne.n	800495c <DMA_CalcBaseAndBitshift+0xac>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <DMA_CalcBaseAndBitshift+0xae>
 800495c:	2300      	movs	r3, #0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d024      	beq.n	80049ac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	b2db      	uxtb	r3, r3
 8004968:	3b10      	subs	r3, #16
 800496a:	4a27      	ldr	r2, [pc, #156]	; (8004a08 <DMA_CalcBaseAndBitshift+0x158>)
 800496c:	fba2 2303 	umull	r2, r3, r2, r3
 8004970:	091b      	lsrs	r3, r3, #4
 8004972:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	4a24      	ldr	r2, [pc, #144]	; (8004a0c <DMA_CalcBaseAndBitshift+0x15c>)
 800497c:	5cd3      	ldrb	r3, [r2, r3]
 800497e:	461a      	mov	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2b03      	cmp	r3, #3
 8004988:	d908      	bls.n	800499c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	4b1f      	ldr	r3, [pc, #124]	; (8004a10 <DMA_CalcBaseAndBitshift+0x160>)
 8004992:	4013      	ands	r3, r2
 8004994:	1d1a      	adds	r2, r3, #4
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	659a      	str	r2, [r3, #88]	; 0x58
 800499a:	e00d      	b.n	80049b8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	461a      	mov	r2, r3
 80049a2:	4b1b      	ldr	r3, [pc, #108]	; (8004a10 <DMA_CalcBaseAndBitshift+0x160>)
 80049a4:	4013      	ands	r3, r2
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6593      	str	r3, [r2, #88]	; 0x58
 80049aa:	e005      	b.n	80049b8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3714      	adds	r7, #20
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr
 80049c8:	40020010 	.word	0x40020010
 80049cc:	40020028 	.word	0x40020028
 80049d0:	40020040 	.word	0x40020040
 80049d4:	40020058 	.word	0x40020058
 80049d8:	40020070 	.word	0x40020070
 80049dc:	40020088 	.word	0x40020088
 80049e0:	400200a0 	.word	0x400200a0
 80049e4:	400200b8 	.word	0x400200b8
 80049e8:	40020410 	.word	0x40020410
 80049ec:	40020428 	.word	0x40020428
 80049f0:	40020440 	.word	0x40020440
 80049f4:	40020458 	.word	0x40020458
 80049f8:	40020470 	.word	0x40020470
 80049fc:	40020488 	.word	0x40020488
 8004a00:	400204a0 	.word	0x400204a0
 8004a04:	400204b8 	.word	0x400204b8
 8004a08:	aaaaaaab 	.word	0xaaaaaaab
 8004a0c:	0800cc50 	.word	0x0800cc50
 8004a10:	fffffc00 	.word	0xfffffc00

08004a14 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b085      	sub	sp, #20
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	699b      	ldr	r3, [r3, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d120      	bne.n	8004a6a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2c:	2b03      	cmp	r3, #3
 8004a2e:	d858      	bhi.n	8004ae2 <DMA_CheckFifoParam+0xce>
 8004a30:	a201      	add	r2, pc, #4	; (adr r2, 8004a38 <DMA_CheckFifoParam+0x24>)
 8004a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a36:	bf00      	nop
 8004a38:	08004a49 	.word	0x08004a49
 8004a3c:	08004a5b 	.word	0x08004a5b
 8004a40:	08004a49 	.word	0x08004a49
 8004a44:	08004ae3 	.word	0x08004ae3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d048      	beq.n	8004ae6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a58:	e045      	b.n	8004ae6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a62:	d142      	bne.n	8004aea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a68:	e03f      	b.n	8004aea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a72:	d123      	bne.n	8004abc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a78:	2b03      	cmp	r3, #3
 8004a7a:	d838      	bhi.n	8004aee <DMA_CheckFifoParam+0xda>
 8004a7c:	a201      	add	r2, pc, #4	; (adr r2, 8004a84 <DMA_CheckFifoParam+0x70>)
 8004a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a82:	bf00      	nop
 8004a84:	08004a95 	.word	0x08004a95
 8004a88:	08004a9b 	.word	0x08004a9b
 8004a8c:	08004a95 	.word	0x08004a95
 8004a90:	08004aad 	.word	0x08004aad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	73fb      	strb	r3, [r7, #15]
        break;
 8004a98:	e030      	b.n	8004afc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d025      	beq.n	8004af2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004aaa:	e022      	b.n	8004af2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ab4:	d11f      	bne.n	8004af6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004aba:	e01c      	b.n	8004af6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d902      	bls.n	8004aca <DMA_CheckFifoParam+0xb6>
 8004ac4:	2b03      	cmp	r3, #3
 8004ac6:	d003      	beq.n	8004ad0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004ac8:	e018      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	73fb      	strb	r3, [r7, #15]
        break;
 8004ace:	e015      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00e      	beq.n	8004afa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	73fb      	strb	r3, [r7, #15]
    break;
 8004ae0:	e00b      	b.n	8004afa <DMA_CheckFifoParam+0xe6>
        break;
 8004ae2:	bf00      	nop
 8004ae4:	e00a      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        break;
 8004ae6:	bf00      	nop
 8004ae8:	e008      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        break;
 8004aea:	bf00      	nop
 8004aec:	e006      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        break;
 8004aee:	bf00      	nop
 8004af0:	e004      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        break;
 8004af2:	bf00      	nop
 8004af4:	e002      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
        break;
 8004af6:	bf00      	nop
 8004af8:	e000      	b.n	8004afc <DMA_CheckFifoParam+0xe8>
    break;
 8004afa:	bf00      	nop
    }
  }

  return status;
 8004afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop

08004b0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a38      	ldr	r2, [pc, #224]	; (8004c00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d022      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a36      	ldr	r2, [pc, #216]	; (8004c04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d01d      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a35      	ldr	r2, [pc, #212]	; (8004c08 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d018      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a33      	ldr	r2, [pc, #204]	; (8004c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d013      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a32      	ldr	r2, [pc, #200]	; (8004c10 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d00e      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a30      	ldr	r2, [pc, #192]	; (8004c14 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d009      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a2f      	ldr	r2, [pc, #188]	; (8004c18 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d004      	beq.n	8004b6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a2d      	ldr	r2, [pc, #180]	; (8004c1c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d101      	bne.n	8004b6e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e000      	b.n	8004b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004b6e:	2300      	movs	r3, #0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01a      	beq.n	8004baa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	3b08      	subs	r3, #8
 8004b7c:	4a28      	ldr	r2, [pc, #160]	; (8004c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b82:	091b      	lsrs	r3, r3, #4
 8004b84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	4b26      	ldr	r3, [pc, #152]	; (8004c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004b8a:	4413      	add	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	461a      	mov	r2, r3
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a24      	ldr	r2, [pc, #144]	; (8004c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004b98:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 031f 	and.w	r3, r3, #31
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	409a      	lsls	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004ba8:	e024      	b.n	8004bf4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	3b10      	subs	r3, #16
 8004bb2:	4a1e      	ldr	r2, [pc, #120]	; (8004c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bb8:	091b      	lsrs	r3, r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	4a1c      	ldr	r2, [pc, #112]	; (8004c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d806      	bhi.n	8004bd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	4a1b      	ldr	r2, [pc, #108]	; (8004c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d902      	bls.n	8004bd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3308      	adds	r3, #8
 8004bd0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	4b18      	ldr	r3, [pc, #96]	; (8004c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004bd6:	4413      	add	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	461a      	mov	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	4a16      	ldr	r2, [pc, #88]	; (8004c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004be4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f003 031f 	and.w	r3, r3, #31
 8004bec:	2201      	movs	r2, #1
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004bf4:	bf00      	nop
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	58025408 	.word	0x58025408
 8004c04:	5802541c 	.word	0x5802541c
 8004c08:	58025430 	.word	0x58025430
 8004c0c:	58025444 	.word	0x58025444
 8004c10:	58025458 	.word	0x58025458
 8004c14:	5802546c 	.word	0x5802546c
 8004c18:	58025480 	.word	0x58025480
 8004c1c:	58025494 	.word	0x58025494
 8004c20:	cccccccd 	.word	0xcccccccd
 8004c24:	16009600 	.word	0x16009600
 8004c28:	58025880 	.word	0x58025880
 8004c2c:	aaaaaaab 	.word	0xaaaaaaab
 8004c30:	400204b8 	.word	0x400204b8
 8004c34:	4002040f 	.word	0x4002040f
 8004c38:	10008200 	.word	0x10008200
 8004c3c:	40020880 	.word	0x40020880

08004c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d04a      	beq.n	8004cec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d847      	bhi.n	8004cec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a25      	ldr	r2, [pc, #148]	; (8004cf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d022      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a24      	ldr	r2, [pc, #144]	; (8004cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d01d      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a22      	ldr	r2, [pc, #136]	; (8004d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d018      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a21      	ldr	r2, [pc, #132]	; (8004d04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d013      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a1f      	ldr	r2, [pc, #124]	; (8004d08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d00e      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a1e      	ldr	r2, [pc, #120]	; (8004d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d009      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a1c      	ldr	r2, [pc, #112]	; (8004d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d004      	beq.n	8004cac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a1b      	ldr	r2, [pc, #108]	; (8004d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004cac:	2301      	movs	r3, #1
 8004cae:	e000      	b.n	8004cb2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00a      	beq.n	8004ccc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4b17      	ldr	r3, [pc, #92]	; (8004d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004cba:	4413      	add	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a15      	ldr	r2, [pc, #84]	; (8004d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004cc8:	671a      	str	r2, [r3, #112]	; 0x70
 8004cca:	e009      	b.n	8004ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	4b14      	ldr	r3, [pc, #80]	; (8004d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a11      	ldr	r2, [pc, #68]	; (8004d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004cde:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	409a      	lsls	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004cec:	bf00      	nop
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	58025408 	.word	0x58025408
 8004cfc:	5802541c 	.word	0x5802541c
 8004d00:	58025430 	.word	0x58025430
 8004d04:	58025444 	.word	0x58025444
 8004d08:	58025458 	.word	0x58025458
 8004d0c:	5802546c 	.word	0x5802546c
 8004d10:	58025480 	.word	0x58025480
 8004d14:	58025494 	.word	0x58025494
 8004d18:	1600963f 	.word	0x1600963f
 8004d1c:	58025940 	.word	0x58025940
 8004d20:	1000823f 	.word	0x1000823f
 8004d24:	40020940 	.word	0x40020940

08004d28 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e0c6      	b.n	8004ec8 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d102      	bne.n	8004d48 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fd fb1e 	bl	8002384 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2223      	movs	r2, #35	; 0x23
 8004d4c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d4e:	4b60      	ldr	r3, [pc, #384]	; (8004ed0 <HAL_ETH_Init+0x1a8>)
 8004d50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d54:	4a5e      	ldr	r2, [pc, #376]	; (8004ed0 <HAL_ETH_Init+0x1a8>)
 8004d56:	f043 0302 	orr.w	r3, r3, #2
 8004d5a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004d5e:	4b5c      	ldr	r3, [pc, #368]	; (8004ed0 <HAL_ETH_Init+0x1a8>)
 8004d60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004d64:	f003 0302 	and.w	r3, r3, #2
 8004d68:	60bb      	str	r3, [r7, #8]
 8004d6a:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	7a1b      	ldrb	r3, [r3, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d103      	bne.n	8004d7c <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004d74:	2000      	movs	r0, #0
 8004d76:	f7fd ffad 	bl	8002cd4 <HAL_SYSCFG_ETHInterfaceSelect>
 8004d7a:	e003      	b.n	8004d84 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004d7c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004d80:	f7fd ffa8 	bl	8002cd4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d9c:	f7fd ff5e 	bl	8002c5c <HAL_GetTick>
 8004da0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004da2:	e00f      	b.n	8004dc4 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8004da4:	f7fd ff5a 	bl	8002c5c <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004db2:	d907      	bls.n	8004dc4 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2204      	movs	r2, #4
 8004db8:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	22e0      	movs	r2, #224	; 0xe0
 8004dbe:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e081      	b.n	8004ec8 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1e6      	bne.n	8004da4 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fac0 	bl	800535c <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004ddc:	f001 fed8 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8004de0:	4603      	mov	r3, r0
 8004de2:	4a3c      	ldr	r2, [pc, #240]	; (8004ed4 <HAL_ETH_Init+0x1ac>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	0c9a      	lsrs	r2, r3, #18
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	3a01      	subs	r2, #1
 8004df0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 fa13 	bl	8005220 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004e10:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004e14:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f003 0303 	and.w	r3, r3, #3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d007      	beq.n	8004e32 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	22e0      	movs	r2, #224	; 0xe0
 8004e2c:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e04a      	b.n	8004ec8 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	f241 1308 	movw	r3, #4360	; 0x1108
 8004e3a:	4413      	add	r3, r2
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4b26      	ldr	r3, [pc, #152]	; (8004ed8 <HAL_ETH_Init+0x1b0>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6952      	ldr	r2, [r2, #20]
 8004e46:	0052      	lsls	r2, r2, #1
 8004e48:	6879      	ldr	r1, [r7, #4]
 8004e4a:	6809      	ldr	r1, [r1, #0]
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	f241 1308 	movw	r3, #4360	; 0x1108
 8004e52:	440b      	add	r3, r1
 8004e54:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fad8 	bl	800540c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fb1c 	bl	800549a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	3305      	adds	r3, #5
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	021a      	lsls	r2, r3, #8
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	3304      	adds	r3, #4
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	4619      	mov	r1, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	3303      	adds	r3, #3
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	061a      	lsls	r2, r3, #24
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	3302      	adds	r3, #2
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	041b      	lsls	r3, r3, #16
 8004e94:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004ea0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004eae:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004eb0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2210      	movs	r2, #16
 8004ec4:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	58024400 	.word	0x58024400
 8004ed4:	431bde83 	.word	0x431bde83
 8004ed8:	ffff8001 	.word	0xffff8001

08004edc <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
 8004ee4:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8004eee:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	791b      	ldrb	r3, [r3, #4]
 8004ef4:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004ef6:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	7b1b      	ldrb	r3, [r3, #12]
 8004efc:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004efe:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	7b5b      	ldrb	r3, [r3, #13]
 8004f04:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004f06:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	7b9b      	ldrb	r3, [r3, #14]
 8004f0c:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004f0e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	7bdb      	ldrb	r3, [r3, #15]
 8004f14:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004f16:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	7c12      	ldrb	r2, [r2, #16]
 8004f1c:	2a00      	cmp	r2, #0
 8004f1e:	d102      	bne.n	8004f26 <ETH_SetMACConfig+0x4a>
 8004f20:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004f24:	e000      	b.n	8004f28 <ETH_SetMACConfig+0x4c>
 8004f26:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004f28:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	7c52      	ldrb	r2, [r2, #17]
 8004f2e:	2a00      	cmp	r2, #0
 8004f30:	d102      	bne.n	8004f38 <ETH_SetMACConfig+0x5c>
 8004f32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f36:	e000      	b.n	8004f3a <ETH_SetMACConfig+0x5e>
 8004f38:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004f3a:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	7c9b      	ldrb	r3, [r3, #18]
 8004f40:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004f42:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004f48:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8004f4e:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	7f1b      	ldrb	r3, [r3, #28]
 8004f54:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8004f56:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	7f5b      	ldrb	r3, [r3, #29]
 8004f5c:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004f5e:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	7f92      	ldrb	r2, [r2, #30]
 8004f64:	2a00      	cmp	r2, #0
 8004f66:	d102      	bne.n	8004f6e <ETH_SetMACConfig+0x92>
 8004f68:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f6c:	e000      	b.n	8004f70 <ETH_SetMACConfig+0x94>
 8004f6e:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004f70:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	7fdb      	ldrb	r3, [r3, #31]
 8004f76:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004f78:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004f80:	2a00      	cmp	r2, #0
 8004f82:	d102      	bne.n	8004f8a <ETH_SetMACConfig+0xae>
 8004f84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f88:	e000      	b.n	8004f8c <ETH_SetMACConfig+0xb0>
 8004f8a:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004f8c:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004f92:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004f9a:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8004f9c:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	4b56      	ldr	r3, [pc, #344]	; (8005108 <ETH_SetMACConfig+0x22c>)
 8004fae:	4013      	ands	r3, r2
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6812      	ldr	r2, [r2, #0]
 8004fb4:	68f9      	ldr	r1, [r7, #12]
 8004fb6:	430b      	orrs	r3, r1
 8004fb8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fbe:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004fc6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004fc8:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004fd0:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004fd2:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004fda:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004fdc:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004fe4:	2a00      	cmp	r2, #0
 8004fe6:	d102      	bne.n	8004fee <ETH_SetMACConfig+0x112>
 8004fe8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004fec:	e000      	b.n	8004ff0 <ETH_SetMACConfig+0x114>
 8004fee:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004ff0:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	4b42      	ldr	r3, [pc, #264]	; (800510c <ETH_SetMACConfig+0x230>)
 8005002:	4013      	ands	r3, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6812      	ldr	r2, [r2, #0]
 8005008:	68f9      	ldr	r1, [r7, #12]
 800500a:	430b      	orrs	r3, r1
 800500c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005014:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68da      	ldr	r2, [r3, #12]
 8005024:	4b3a      	ldr	r3, [pc, #232]	; (8005110 <ETH_SetMACConfig+0x234>)
 8005026:	4013      	ands	r3, r2
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6812      	ldr	r2, [r2, #0]
 800502c:	68f9      	ldr	r1, [r7, #12]
 800502e:	430b      	orrs	r3, r1
 8005030:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005038:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800503e:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8005046:	2a00      	cmp	r2, #0
 8005048:	d101      	bne.n	800504e <ETH_SetMACConfig+0x172>
 800504a:	2280      	movs	r2, #128	; 0x80
 800504c:	e000      	b.n	8005050 <ETH_SetMACConfig+0x174>
 800504e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8005050:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005056:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005058:	4313      	orrs	r3, r2
 800505a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005062:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8005066:	4013      	ands	r3, r2
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6812      	ldr	r2, [r2, #0]
 800506c:	68f9      	ldr	r1, [r7, #12]
 800506e:	430b      	orrs	r3, r1
 8005070:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8005078:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8005080:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800508e:	f023 0103 	bic.w	r1, r3, #3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	430a      	orrs	r2, r1
 800509a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80050a6:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80050bc:	683a      	ldr	r2, [r7, #0]
 80050be:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80050c2:	2a00      	cmp	r2, #0
 80050c4:	d101      	bne.n	80050ca <ETH_SetMACConfig+0x1ee>
 80050c6:	2240      	movs	r2, #64	; 0x40
 80050c8:	e000      	b.n	80050cc <ETH_SetMACConfig+0x1f0>
 80050ca:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80050cc:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80050d4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80050d6:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80050de:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80050e0:	4313      	orrs	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80050ec:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 80050fc:	bf00      	nop
 80050fe:	3714      	adds	r7, #20
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr
 8005108:	00048083 	.word	0x00048083
 800510c:	c0f88000 	.word	0xc0f88000
 8005110:	fffffef0 	.word	0xfffffef0

08005114 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	4b38      	ldr	r3, [pc, #224]	; (800520c <ETH_SetDMAConfig+0xf8>)
 800512a:	4013      	ands	r3, r2
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	6812      	ldr	r2, [r2, #0]
 8005130:	6879      	ldr	r1, [r7, #4]
 8005132:	6809      	ldr	r1, [r1, #0]
 8005134:	431a      	orrs	r2, r3
 8005136:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 800513a:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	791b      	ldrb	r3, [r3, #4]
 8005140:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005146:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	7b1b      	ldrb	r3, [r3, #12]
 800514c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800514e:	4313      	orrs	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	f241 0304 	movw	r3, #4100	; 0x1004
 800515a:	4413      	add	r3, r2
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b2c      	ldr	r3, [pc, #176]	; (8005210 <ETH_SetDMAConfig+0xfc>)
 8005160:	4013      	ands	r3, r2
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	6811      	ldr	r1, [r2, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	431a      	orrs	r2, r3
 800516a:	f241 0304 	movw	r3, #4100	; 0x1004
 800516e:	440b      	add	r3, r1
 8005170:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	7b5b      	ldrb	r3, [r3, #13]
 8005176:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4b22      	ldr	r3, [pc, #136]	; (8005214 <ETH_SetDMAConfig+0x100>)
 800518c:	4013      	ands	r3, r2
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	6811      	ldr	r1, [r2, #0]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	431a      	orrs	r2, r3
 8005196:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 800519a:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	7d1b      	ldrb	r3, [r3, #20]
 80051a4:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80051a6:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	7f5b      	ldrb	r3, [r3, #29]
 80051ac:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	f241 1304 	movw	r3, #4356	; 0x1104
 80051ba:	4413      	add	r3, r2
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	4b16      	ldr	r3, [pc, #88]	; (8005218 <ETH_SetDMAConfig+0x104>)
 80051c0:	4013      	ands	r3, r2
 80051c2:	687a      	ldr	r2, [r7, #4]
 80051c4:	6811      	ldr	r1, [r2, #0]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	431a      	orrs	r2, r3
 80051ca:	f241 1304 	movw	r3, #4356	; 0x1104
 80051ce:	440b      	add	r3, r1
 80051d0:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	7f1b      	ldrb	r3, [r3, #28]
 80051d6:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80051dc:	4313      	orrs	r3, r2
 80051de:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	f241 1308 	movw	r3, #4360	; 0x1108
 80051e8:	4413      	add	r3, r2
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	4b0b      	ldr	r3, [pc, #44]	; (800521c <ETH_SetDMAConfig+0x108>)
 80051ee:	4013      	ands	r3, r2
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6811      	ldr	r1, [r2, #0]
 80051f4:	68fa      	ldr	r2, [r7, #12]
 80051f6:	431a      	orrs	r2, r3
 80051f8:	f241 1308 	movw	r3, #4360	; 0x1108
 80051fc:	440b      	add	r3, r1
 80051fe:	601a      	str	r2, [r3, #0]
}
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr
 800520c:	ffff87fd 	.word	0xffff87fd
 8005210:	ffff2ffe 	.word	0xffff2ffe
 8005214:	fffec000 	.word	0xfffec000
 8005218:	ffc0efef 	.word	0xffc0efef
 800521c:	7fc0ffff 	.word	0x7fc0ffff

08005220 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b0a4      	sub	sp, #144	; 0x90
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8005228:	2301      	movs	r3, #1
 800522a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800522e:	2300      	movs	r3, #0
 8005230:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8005232:	2300      	movs	r3, #0
 8005234:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005238:	2300      	movs	r3, #0
 800523a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800523e:	2301      	movs	r3, #1
 8005240:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005244:	2301      	movs	r3, #1
 8005246:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005250:	2300      	movs	r3, #0
 8005252:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8005256:	2301      	movs	r3, #1
 8005258:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800525c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005260:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005262:	2300      	movs	r3, #0
 8005264:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8005268:	2300      	movs	r3, #0
 800526a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 800526c:	2300      	movs	r3, #0
 800526e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8005272:	2300      	movs	r3, #0
 8005274:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8005278:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 800527c:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800527e:	2300      	movs	r3, #0
 8005280:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005284:	2300      	movs	r3, #0
 8005286:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8005288:	2301      	movs	r3, #1
 800528a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800528e:	2300      	movs	r3, #0
 8005290:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005294:	2300      	movs	r3, #0
 8005296:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800529a:	2300      	movs	r3, #0
 800529c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 800529e:	2300      	movs	r3, #0
 80052a0:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80052a2:	2300      	movs	r3, #0
 80052a4:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80052a6:	2300      	movs	r3, #0
 80052a8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80052ac:	2300      	movs	r3, #0
 80052ae:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80052b2:	2301      	movs	r3, #1
 80052b4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80052b8:	2320      	movs	r3, #32
 80052ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80052be:	2301      	movs	r3, #1
 80052c0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80052c4:	2300      	movs	r3, #0
 80052c6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80052ca:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80052ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80052d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052d4:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80052d6:	2300      	movs	r3, #0
 80052d8:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80052dc:	2302      	movs	r3, #2
 80052de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80052e2:	2300      	movs	r3, #0
 80052e4:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80052e8:	2300      	movs	r3, #0
 80052ea:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80052ee:	2300      	movs	r3, #0
 80052f0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80052f4:	2301      	movs	r3, #1
 80052f6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80052fa:	2300      	movs	r3, #0
 80052fc:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005304:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005308:	4619      	mov	r1, r3
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f7ff fde6 	bl	8004edc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005310:	2301      	movs	r3, #1
 8005312:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005314:	2301      	movs	r3, #1
 8005316:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8005318:	2300      	movs	r3, #0
 800531a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 800531c:	2300      	movs	r3, #0
 800531e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8005322:	2300      	movs	r3, #0
 8005324:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8005326:	2300      	movs	r3, #0
 8005328:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800532a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800532e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005330:	2300      	movs	r3, #0
 8005332:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005334:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005338:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800533a:	2300      	movs	r3, #0
 800533c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8005340:	f44f 7306 	mov.w	r3, #536	; 0x218
 8005344:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8005346:	f107 0308 	add.w	r3, r7, #8
 800534a:	4619      	mov	r1, r3
 800534c:	6878      	ldr	r0, [r7, #4]
 800534e:	f7ff fee1 	bl	8005114 <ETH_SetDMAConfig>
}
 8005352:	bf00      	nop
 8005354:	3790      	adds	r7, #144	; 0x90
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
	...

0800535c <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800536c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005374:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005376:	f001 fc0b 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 800537a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	4a1e      	ldr	r2, [pc, #120]	; (80053f8 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d908      	bls.n	8005396 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4a1d      	ldr	r2, [pc, #116]	; (80053fc <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d804      	bhi.n	8005396 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005392:	60fb      	str	r3, [r7, #12]
 8005394:	e027      	b.n	80053e6 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	4a18      	ldr	r2, [pc, #96]	; (80053fc <ETH_MAC_MDIO_ClkConfig+0xa0>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d908      	bls.n	80053b0 <ETH_MAC_MDIO_ClkConfig+0x54>
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	4a17      	ldr	r2, [pc, #92]	; (8005400 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d204      	bcs.n	80053b0 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	e01a      	b.n	80053e6 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	4a13      	ldr	r2, [pc, #76]	; (8005400 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d303      	bcc.n	80053c0 <ETH_MAC_MDIO_ClkConfig+0x64>
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	4a12      	ldr	r2, [pc, #72]	; (8005404 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d911      	bls.n	80053e4 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	4a10      	ldr	r2, [pc, #64]	; (8005404 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d908      	bls.n	80053da <ETH_MAC_MDIO_ClkConfig+0x7e>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4a0f      	ldr	r2, [pc, #60]	; (8005408 <ETH_MAC_MDIO_ClkConfig+0xac>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d804      	bhi.n	80053da <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053d6:	60fb      	str	r3, [r7, #12]
 80053d8:	e005      	b.n	80053e6 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053e0:	60fb      	str	r3, [r7, #12]
 80053e2:	e000      	b.n	80053e6 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 80053e4:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80053f0:	bf00      	nop
 80053f2:	3710      	adds	r7, #16
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}
 80053f8:	01312cff 	.word	0x01312cff
 80053fc:	02160ebf 	.word	0x02160ebf
 8005400:	03938700 	.word	0x03938700
 8005404:	05f5e0ff 	.word	0x05f5e0ff
 8005408:	08f0d17f 	.word	0x08f0d17f

0800540c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	e01d      	b.n	8005456 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68d9      	ldr	r1, [r3, #12]
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4613      	mov	r3, r2
 8005422:	005b      	lsls	r3, r3, #1
 8005424:	4413      	add	r3, r2
 8005426:	00db      	lsls	r3, r3, #3
 8005428:	440b      	add	r3, r1
 800542a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	2200      	movs	r2, #0
 8005430:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2200      	movs	r2, #0
 8005436:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2200      	movs	r2, #0
 800543c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2200      	movs	r2, #0
 8005442:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005444:	68b9      	ldr	r1, [r7, #8]
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68fa      	ldr	r2, [r7, #12]
 800544a:	3206      	adds	r2, #6
 800544c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	3301      	adds	r3, #1
 8005454:	60fb      	str	r3, [r7, #12]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2b03      	cmp	r3, #3
 800545a:	d9de      	bls.n	800541a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	f241 132c 	movw	r3, #4396	; 0x112c
 800546a:	4413      	add	r3, r2
 800546c:	2203      	movs	r2, #3
 800546e:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68d9      	ldr	r1, [r3, #12]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	f241 1314 	movw	r3, #4372	; 0x1114
 800547c:	4413      	add	r3, r2
 800547e:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 800548c:	601a      	str	r2, [r3, #0]
}
 800548e:	bf00      	nop
 8005490:	3714      	adds	r7, #20
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800549a:	b480      	push	{r7}
 800549c:	b085      	sub	sp, #20
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]
 80054a6:	e024      	b.n	80054f2 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6919      	ldr	r1, [r3, #16]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4613      	mov	r3, r2
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	4413      	add	r3, r2
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	440b      	add	r3, r1
 80054b8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2200      	movs	r2, #0
 80054be:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2200      	movs	r2, #0
 80054c4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	2200      	movs	r2, #0
 80054ca:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	2200      	movs	r2, #0
 80054d0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	2200      	movs	r2, #0
 80054d6:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	2200      	movs	r2, #0
 80054dc:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	6879      	ldr	r1, [r7, #4]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	3310      	adds	r3, #16
 80054e6:	009b      	lsls	r3, r3, #2
 80054e8:	440b      	add	r3, r1
 80054ea:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	3301      	adds	r3, #1
 80054f0:	60fb      	str	r3, [r7, #12]
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2b03      	cmp	r3, #3
 80054f6:	d9d7      	bls.n	80054a8 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	f241 1330 	movw	r3, #4400	; 0x1130
 800551e:	4413      	add	r3, r2
 8005520:	2203      	movs	r2, #3
 8005522:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6919      	ldr	r1, [r3, #16]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	f241 131c 	movw	r3, #4380	; 0x111c
 8005530:	4413      	add	r3, r2
 8005532:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	f103 0148 	add.w	r1, r3, #72	; 0x48
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	f241 1328 	movw	r3, #4392	; 0x1128
 8005544:	4413      	add	r3, r2
 8005546:	6019      	str	r1, [r3, #0]
}
 8005548:	bf00      	nop
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr

08005554 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005554:	b480      	push	{r7}
 8005556:	b089      	sub	sp, #36	; 0x24
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800555e:	2300      	movs	r3, #0
 8005560:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005562:	4b89      	ldr	r3, [pc, #548]	; (8005788 <HAL_GPIO_Init+0x234>)
 8005564:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005566:	e194      	b.n	8005892 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	2101      	movs	r1, #1
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	fa01 f303 	lsl.w	r3, r1, r3
 8005574:	4013      	ands	r3, r2
 8005576:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	f000 8186 	beq.w	800588c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	f003 0303 	and.w	r3, r3, #3
 8005588:	2b01      	cmp	r3, #1
 800558a:	d005      	beq.n	8005598 <HAL_GPIO_Init+0x44>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f003 0303 	and.w	r3, r3, #3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d130      	bne.n	80055fa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	005b      	lsls	r3, r3, #1
 80055a2:	2203      	movs	r2, #3
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	43db      	mvns	r3, r3
 80055aa:	69ba      	ldr	r2, [r7, #24]
 80055ac:	4013      	ands	r3, r2
 80055ae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	68da      	ldr	r2, [r3, #12]
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	fa02 f303 	lsl.w	r3, r2, r3
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	4313      	orrs	r3, r2
 80055c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69ba      	ldr	r2, [r7, #24]
 80055c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055ce:	2201      	movs	r2, #1
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	fa02 f303 	lsl.w	r3, r2, r3
 80055d6:	43db      	mvns	r3, r3
 80055d8:	69ba      	ldr	r2, [r7, #24]
 80055da:	4013      	ands	r3, r2
 80055dc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	091b      	lsrs	r3, r3, #4
 80055e4:	f003 0201 	and.w	r2, r3, #1
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	69ba      	ldr	r2, [r7, #24]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f003 0303 	and.w	r3, r3, #3
 8005602:	2b03      	cmp	r3, #3
 8005604:	d017      	beq.n	8005636 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	2203      	movs	r2, #3
 8005612:	fa02 f303 	lsl.w	r3, r2, r3
 8005616:	43db      	mvns	r3, r3
 8005618:	69ba      	ldr	r2, [r7, #24]
 800561a:	4013      	ands	r3, r2
 800561c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	689a      	ldr	r2, [r3, #8]
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	fa02 f303 	lsl.w	r3, r2, r3
 800562a:	69ba      	ldr	r2, [r7, #24]
 800562c:	4313      	orrs	r3, r2
 800562e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	69ba      	ldr	r2, [r7, #24]
 8005634:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f003 0303 	and.w	r3, r3, #3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d123      	bne.n	800568a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	08da      	lsrs	r2, r3, #3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3208      	adds	r2, #8
 800564a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800564e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005650:	69fb      	ldr	r3, [r7, #28]
 8005652:	f003 0307 	and.w	r3, r3, #7
 8005656:	009b      	lsls	r3, r3, #2
 8005658:	220f      	movs	r2, #15
 800565a:	fa02 f303 	lsl.w	r3, r2, r3
 800565e:	43db      	mvns	r3, r3
 8005660:	69ba      	ldr	r2, [r7, #24]
 8005662:	4013      	ands	r3, r2
 8005664:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	691a      	ldr	r2, [r3, #16]
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	f003 0307 	and.w	r3, r3, #7
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	fa02 f303 	lsl.w	r3, r2, r3
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	4313      	orrs	r3, r2
 800567a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	08da      	lsrs	r2, r3, #3
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3208      	adds	r2, #8
 8005684:	69b9      	ldr	r1, [r7, #24]
 8005686:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	2203      	movs	r2, #3
 8005696:	fa02 f303 	lsl.w	r3, r2, r3
 800569a:	43db      	mvns	r3, r3
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	4013      	ands	r3, r2
 80056a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f003 0203 	and.w	r2, r3, #3
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	005b      	lsls	r3, r3, #1
 80056ae:	fa02 f303 	lsl.w	r3, r2, r3
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	69ba      	ldr	r2, [r7, #24]
 80056bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 80e0 	beq.w	800588c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056cc:	4b2f      	ldr	r3, [pc, #188]	; (800578c <HAL_GPIO_Init+0x238>)
 80056ce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80056d2:	4a2e      	ldr	r2, [pc, #184]	; (800578c <HAL_GPIO_Init+0x238>)
 80056d4:	f043 0302 	orr.w	r3, r3, #2
 80056d8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80056dc:	4b2b      	ldr	r3, [pc, #172]	; (800578c <HAL_GPIO_Init+0x238>)
 80056de:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056ea:	4a29      	ldr	r2, [pc, #164]	; (8005790 <HAL_GPIO_Init+0x23c>)
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	089b      	lsrs	r3, r3, #2
 80056f0:	3302      	adds	r3, #2
 80056f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	f003 0303 	and.w	r3, r3, #3
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	220f      	movs	r2, #15
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	43db      	mvns	r3, r3
 8005708:	69ba      	ldr	r2, [r7, #24]
 800570a:	4013      	ands	r3, r2
 800570c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a20      	ldr	r2, [pc, #128]	; (8005794 <HAL_GPIO_Init+0x240>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d052      	beq.n	80057bc <HAL_GPIO_Init+0x268>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a1f      	ldr	r2, [pc, #124]	; (8005798 <HAL_GPIO_Init+0x244>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d031      	beq.n	8005782 <HAL_GPIO_Init+0x22e>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a1e      	ldr	r2, [pc, #120]	; (800579c <HAL_GPIO_Init+0x248>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d02b      	beq.n	800577e <HAL_GPIO_Init+0x22a>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a1d      	ldr	r2, [pc, #116]	; (80057a0 <HAL_GPIO_Init+0x24c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d025      	beq.n	800577a <HAL_GPIO_Init+0x226>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a1c      	ldr	r2, [pc, #112]	; (80057a4 <HAL_GPIO_Init+0x250>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d01f      	beq.n	8005776 <HAL_GPIO_Init+0x222>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a1b      	ldr	r2, [pc, #108]	; (80057a8 <HAL_GPIO_Init+0x254>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d019      	beq.n	8005772 <HAL_GPIO_Init+0x21e>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a1a      	ldr	r2, [pc, #104]	; (80057ac <HAL_GPIO_Init+0x258>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d013      	beq.n	800576e <HAL_GPIO_Init+0x21a>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a19      	ldr	r2, [pc, #100]	; (80057b0 <HAL_GPIO_Init+0x25c>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d00d      	beq.n	800576a <HAL_GPIO_Init+0x216>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a18      	ldr	r2, [pc, #96]	; (80057b4 <HAL_GPIO_Init+0x260>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d007      	beq.n	8005766 <HAL_GPIO_Init+0x212>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a17      	ldr	r2, [pc, #92]	; (80057b8 <HAL_GPIO_Init+0x264>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d101      	bne.n	8005762 <HAL_GPIO_Init+0x20e>
 800575e:	2309      	movs	r3, #9
 8005760:	e02d      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005762:	230a      	movs	r3, #10
 8005764:	e02b      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005766:	2308      	movs	r3, #8
 8005768:	e029      	b.n	80057be <HAL_GPIO_Init+0x26a>
 800576a:	2307      	movs	r3, #7
 800576c:	e027      	b.n	80057be <HAL_GPIO_Init+0x26a>
 800576e:	2306      	movs	r3, #6
 8005770:	e025      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005772:	2305      	movs	r3, #5
 8005774:	e023      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005776:	2304      	movs	r3, #4
 8005778:	e021      	b.n	80057be <HAL_GPIO_Init+0x26a>
 800577a:	2303      	movs	r3, #3
 800577c:	e01f      	b.n	80057be <HAL_GPIO_Init+0x26a>
 800577e:	2302      	movs	r3, #2
 8005780:	e01d      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005782:	2301      	movs	r3, #1
 8005784:	e01b      	b.n	80057be <HAL_GPIO_Init+0x26a>
 8005786:	bf00      	nop
 8005788:	58000080 	.word	0x58000080
 800578c:	58024400 	.word	0x58024400
 8005790:	58000400 	.word	0x58000400
 8005794:	58020000 	.word	0x58020000
 8005798:	58020400 	.word	0x58020400
 800579c:	58020800 	.word	0x58020800
 80057a0:	58020c00 	.word	0x58020c00
 80057a4:	58021000 	.word	0x58021000
 80057a8:	58021400 	.word	0x58021400
 80057ac:	58021800 	.word	0x58021800
 80057b0:	58021c00 	.word	0x58021c00
 80057b4:	58022000 	.word	0x58022000
 80057b8:	58022400 	.word	0x58022400
 80057bc:	2300      	movs	r3, #0
 80057be:	69fa      	ldr	r2, [r7, #28]
 80057c0:	f002 0203 	and.w	r2, r2, #3
 80057c4:	0092      	lsls	r2, r2, #2
 80057c6:	4093      	lsls	r3, r2
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057ce:	4938      	ldr	r1, [pc, #224]	; (80058b0 <HAL_GPIO_Init+0x35c>)
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	089b      	lsrs	r3, r3, #2
 80057d4:	3302      	adds	r3, #2
 80057d6:	69ba      	ldr	r2, [r7, #24]
 80057d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80057dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	43db      	mvns	r3, r3
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	4013      	ands	r3, r2
 80057ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	4313      	orrs	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005802:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800580a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	43db      	mvns	r3, r3
 8005816:	69ba      	ldr	r2, [r7, #24]
 8005818:	4013      	ands	r3, r2
 800581a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d003      	beq.n	8005830 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005828:	69ba      	ldr	r2, [r7, #24]
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	4313      	orrs	r3, r2
 800582e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005830:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	43db      	mvns	r3, r3
 8005842:	69ba      	ldr	r2, [r7, #24]
 8005844:	4013      	ands	r3, r2
 8005846:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	4313      	orrs	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	69ba      	ldr	r2, [r7, #24]
 8005860:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	43db      	mvns	r3, r3
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	4013      	ands	r3, r2
 8005870:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	4313      	orrs	r3, r2
 8005884:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	69ba      	ldr	r2, [r7, #24]
 800588a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	3301      	adds	r3, #1
 8005890:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	fa22 f303 	lsr.w	r3, r2, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	f47f ae63 	bne.w	8005568 <HAL_GPIO_Init+0x14>
  }
}
 80058a2:	bf00      	nop
 80058a4:	bf00      	nop
 80058a6:	3724      	adds	r7, #36	; 0x24
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	58000400 	.word	0x58000400

080058b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	460b      	mov	r3, r1
 80058be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691a      	ldr	r2, [r3, #16]
 80058c4:	887b      	ldrh	r3, [r7, #2]
 80058c6:	4013      	ands	r3, r2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d002      	beq.n	80058d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058cc:	2301      	movs	r3, #1
 80058ce:	73fb      	strb	r3, [r7, #15]
 80058d0:	e001      	b.n	80058d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058d2:	2300      	movs	r3, #0
 80058d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	460b      	mov	r3, r1
 80058ee:	807b      	strh	r3, [r7, #2]
 80058f0:	4613      	mov	r3, r2
 80058f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80058f4:	787b      	ldrb	r3, [r7, #1]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80058fa:	887a      	ldrh	r2, [r7, #2]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005900:	e003      	b.n	800590a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005902:	887b      	ldrh	r3, [r7, #2]
 8005904:	041a      	lsls	r2, r3, #16
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	619a      	str	r2, [r3, #24]
}
 800590a:	bf00      	nop
 800590c:	370c      	adds	r7, #12
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
	...

08005918 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8005920:	4a08      	ldr	r2, [pc, #32]	; (8005944 <HAL_HSEM_FastTake+0x2c>)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	3320      	adds	r3, #32
 8005926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800592a:	4a07      	ldr	r2, [pc, #28]	; (8005948 <HAL_HSEM_FastTake+0x30>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d101      	bne.n	8005934 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	e000      	b.n	8005936 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
}
 8005936:	4618      	mov	r0, r3
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	58026400 	.word	0x58026400
 8005948:	80000300 	.word	0x80000300

0800594c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005956:	4906      	ldr	r1, [pc, #24]	; (8005970 <HAL_HSEM_Release+0x24>)
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr
 8005970:	58026400 	.word	0x58026400

08005974 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005976:	b08f      	sub	sp, #60	; 0x3c
 8005978:	af0a      	add	r7, sp, #40	; 0x28
 800597a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e116      	b.n	8005bb4 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b00      	cmp	r3, #0
 8005996:	d106      	bne.n	80059a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f7fc ffc7 	bl	8002934 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2203      	movs	r2, #3
 80059aa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d102      	bne.n	80059c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f005 f859 	bl	800aa7c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	603b      	str	r3, [r7, #0]
 80059d0:	687e      	ldr	r6, [r7, #4]
 80059d2:	466d      	mov	r5, sp
 80059d4:	f106 0410 	add.w	r4, r6, #16
 80059d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80059e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80059e8:	1d33      	adds	r3, r6, #4
 80059ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059ec:	6838      	ldr	r0, [r7, #0]
 80059ee:	f004 ffd7 	bl	800a9a0 <USB_CoreInit>
 80059f2:	4603      	mov	r3, r0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d005      	beq.n	8005a04 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e0d7      	b.n	8005bb4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2100      	movs	r1, #0
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f005 f847 	bl	800aa9e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a10:	2300      	movs	r3, #0
 8005a12:	73fb      	strb	r3, [r7, #15]
 8005a14:	e04a      	b.n	8005aac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005a16:	7bfa      	ldrb	r2, [r7, #15]
 8005a18:	6879      	ldr	r1, [r7, #4]
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	1a9b      	subs	r3, r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	440b      	add	r3, r1
 8005a24:	333d      	adds	r3, #61	; 0x3d
 8005a26:	2201      	movs	r2, #1
 8005a28:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005a2a:	7bfa      	ldrb	r2, [r7, #15]
 8005a2c:	6879      	ldr	r1, [r7, #4]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	00db      	lsls	r3, r3, #3
 8005a32:	1a9b      	subs	r3, r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	440b      	add	r3, r1
 8005a38:	333c      	adds	r3, #60	; 0x3c
 8005a3a:	7bfa      	ldrb	r2, [r7, #15]
 8005a3c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005a3e:	7bfa      	ldrb	r2, [r7, #15]
 8005a40:	7bfb      	ldrb	r3, [r7, #15]
 8005a42:	b298      	uxth	r0, r3
 8005a44:	6879      	ldr	r1, [r7, #4]
 8005a46:	4613      	mov	r3, r2
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	1a9b      	subs	r3, r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	440b      	add	r3, r1
 8005a50:	3342      	adds	r3, #66	; 0x42
 8005a52:	4602      	mov	r2, r0
 8005a54:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005a56:	7bfa      	ldrb	r2, [r7, #15]
 8005a58:	6879      	ldr	r1, [r7, #4]
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	1a9b      	subs	r3, r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	440b      	add	r3, r1
 8005a64:	333f      	adds	r3, #63	; 0x3f
 8005a66:	2200      	movs	r2, #0
 8005a68:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005a6a:	7bfa      	ldrb	r2, [r7, #15]
 8005a6c:	6879      	ldr	r1, [r7, #4]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	1a9b      	subs	r3, r3, r2
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	440b      	add	r3, r1
 8005a78:	3344      	adds	r3, #68	; 0x44
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005a7e:	7bfa      	ldrb	r2, [r7, #15]
 8005a80:	6879      	ldr	r1, [r7, #4]
 8005a82:	4613      	mov	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	1a9b      	subs	r3, r3, r2
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	440b      	add	r3, r1
 8005a8c:	3348      	adds	r3, #72	; 0x48
 8005a8e:	2200      	movs	r2, #0
 8005a90:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005a92:	7bfa      	ldrb	r2, [r7, #15]
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	4613      	mov	r3, r2
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	440b      	add	r3, r1
 8005aa0:	3350      	adds	r3, #80	; 0x50
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aa6:	7bfb      	ldrb	r3, [r7, #15]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	73fb      	strb	r3, [r7, #15]
 8005aac:	7bfa      	ldrb	r2, [r7, #15]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d3af      	bcc.n	8005a16 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	73fb      	strb	r3, [r7, #15]
 8005aba:	e044      	b.n	8005b46 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005abc:	7bfa      	ldrb	r2, [r7, #15]
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	4613      	mov	r3, r2
 8005ac2:	00db      	lsls	r3, r3, #3
 8005ac4:	1a9b      	subs	r3, r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	440b      	add	r3, r1
 8005aca:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005ace:	2200      	movs	r2, #0
 8005ad0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005ad2:	7bfa      	ldrb	r2, [r7, #15]
 8005ad4:	6879      	ldr	r1, [r7, #4]
 8005ad6:	4613      	mov	r3, r2
 8005ad8:	00db      	lsls	r3, r3, #3
 8005ada:	1a9b      	subs	r3, r3, r2
 8005adc:	009b      	lsls	r3, r3, #2
 8005ade:	440b      	add	r3, r1
 8005ae0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005ae4:	7bfa      	ldrb	r2, [r7, #15]
 8005ae6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005ae8:	7bfa      	ldrb	r2, [r7, #15]
 8005aea:	6879      	ldr	r1, [r7, #4]
 8005aec:	4613      	mov	r3, r2
 8005aee:	00db      	lsls	r3, r3, #3
 8005af0:	1a9b      	subs	r3, r3, r2
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005afa:	2200      	movs	r2, #0
 8005afc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005afe:	7bfa      	ldrb	r2, [r7, #15]
 8005b00:	6879      	ldr	r1, [r7, #4]
 8005b02:	4613      	mov	r3, r2
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	1a9b      	subs	r3, r3, r2
 8005b08:	009b      	lsls	r3, r3, #2
 8005b0a:	440b      	add	r3, r1
 8005b0c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005b10:	2200      	movs	r2, #0
 8005b12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005b14:	7bfa      	ldrb	r2, [r7, #15]
 8005b16:	6879      	ldr	r1, [r7, #4]
 8005b18:	4613      	mov	r3, r2
 8005b1a:	00db      	lsls	r3, r3, #3
 8005b1c:	1a9b      	subs	r3, r3, r2
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	440b      	add	r3, r1
 8005b22:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005b26:	2200      	movs	r2, #0
 8005b28:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005b2a:	7bfa      	ldrb	r2, [r7, #15]
 8005b2c:	6879      	ldr	r1, [r7, #4]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	00db      	lsls	r3, r3, #3
 8005b32:	1a9b      	subs	r3, r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	440b      	add	r3, r1
 8005b38:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b40:	7bfb      	ldrb	r3, [r7, #15]
 8005b42:	3301      	adds	r3, #1
 8005b44:	73fb      	strb	r3, [r7, #15]
 8005b46:	7bfa      	ldrb	r2, [r7, #15]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d3b5      	bcc.n	8005abc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	603b      	str	r3, [r7, #0]
 8005b56:	687e      	ldr	r6, [r7, #4]
 8005b58:	466d      	mov	r5, sp
 8005b5a:	f106 0410 	add.w	r4, r6, #16
 8005b5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b62:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005b64:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005b66:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005b6a:	e885 0003 	stmia.w	r5, {r0, r1}
 8005b6e:	1d33      	adds	r3, r6, #4
 8005b70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005b72:	6838      	ldr	r0, [r7, #0]
 8005b74:	f004 ffe0 	bl	800ab38 <USB_DevInit>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d005      	beq.n	8005b8a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2202      	movs	r2, #2
 8005b82:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e014      	b.n	8005bb4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d102      	bne.n	8005ba8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f80a 	bl	8005bbc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f005 f99a 	bl	800aee6 <USB_DevDisconnect>

  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005bbc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005bea:	4b05      	ldr	r3, [pc, #20]	; (8005c00 <HAL_PCDEx_ActivateLPM+0x44>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	3714      	adds	r7, #20
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr
 8005c00:	10000003 	.word	0x10000003

08005c04 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b084      	sub	sp, #16
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005c0c:	4b29      	ldr	r3, [pc, #164]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	f003 0307 	and.w	r3, r3, #7
 8005c14:	2b06      	cmp	r3, #6
 8005c16:	d00a      	beq.n	8005c2e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005c18:	4b26      	ldr	r3, [pc, #152]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d001      	beq.n	8005c2a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e040      	b.n	8005cac <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e03e      	b.n	8005cac <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005c2e:	4b21      	ldr	r3, [pc, #132]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c30:	68db      	ldr	r3, [r3, #12]
 8005c32:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005c36:	491f      	ldr	r1, [pc, #124]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005c3e:	f7fd f80d 	bl	8002c5c <HAL_GetTick>
 8005c42:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c44:	e009      	b.n	8005c5a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005c46:	f7fd f809 	bl	8002c5c <HAL_GetTick>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c54:	d901      	bls.n	8005c5a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e028      	b.n	8005cac <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005c5a:	4b16      	ldr	r3, [pc, #88]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c66:	d1ee      	bne.n	8005c46 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2b1e      	cmp	r3, #30
 8005c6c:	d008      	beq.n	8005c80 <HAL_PWREx_ConfigSupply+0x7c>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b2e      	cmp	r3, #46	; 0x2e
 8005c72:	d005      	beq.n	8005c80 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b1d      	cmp	r3, #29
 8005c78:	d002      	beq.n	8005c80 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b2d      	cmp	r3, #45	; 0x2d
 8005c7e:	d114      	bne.n	8005caa <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005c80:	f7fc ffec 	bl	8002c5c <HAL_GetTick>
 8005c84:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005c86:	e009      	b.n	8005c9c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005c88:	f7fc ffe8 	bl	8002c5c <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c96:	d901      	bls.n	8005c9c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e007      	b.n	8005cac <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005c9c:	4b05      	ldr	r3, [pc, #20]	; (8005cb4 <HAL_PWREx_ConfigSupply+0xb0>)
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ca8:	d1ee      	bne.n	8005c88 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005caa:	2300      	movs	r3, #0
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	3710      	adds	r7, #16
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	bd80      	pop	{r7, pc}
 8005cb4:	58024800 	.word	0x58024800

08005cb8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005cbc:	4b05      	ldr	r3, [pc, #20]	; (8005cd4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	4a04      	ldr	r2, [pc, #16]	; (8005cd4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005cc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cc6:	60d3      	str	r3, [r2, #12]
}
 8005cc8:	bf00      	nop
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	58024800 	.word	0x58024800

08005cd8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b08c      	sub	sp, #48	; 0x30
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d102      	bne.n	8005cec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	f000 bc1c 	b.w	8006524 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 8087 	beq.w	8005e08 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cfa:	4b9e      	ldr	r3, [pc, #632]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d02:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d04:	4b9b      	ldr	r3, [pc, #620]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d08:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d0c:	2b10      	cmp	r3, #16
 8005d0e:	d007      	beq.n	8005d20 <HAL_RCC_OscConfig+0x48>
 8005d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d12:	2b18      	cmp	r3, #24
 8005d14:	d110      	bne.n	8005d38 <HAL_RCC_OscConfig+0x60>
 8005d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d18:	f003 0303 	and.w	r3, r3, #3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d10b      	bne.n	8005d38 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d20:	4b94      	ldr	r3, [pc, #592]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d06c      	beq.n	8005e06 <HAL_RCC_OscConfig+0x12e>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d168      	bne.n	8005e06 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e3f5      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d40:	d106      	bne.n	8005d50 <HAL_RCC_OscConfig+0x78>
 8005d42:	4b8c      	ldr	r3, [pc, #560]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a8b      	ldr	r2, [pc, #556]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	e02e      	b.n	8005dae <HAL_RCC_OscConfig+0xd6>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <HAL_RCC_OscConfig+0x9a>
 8005d58:	4b86      	ldr	r3, [pc, #536]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a85      	ldr	r2, [pc, #532]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d62:	6013      	str	r3, [r2, #0]
 8005d64:	4b83      	ldr	r3, [pc, #524]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a82      	ldr	r2, [pc, #520]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	e01d      	b.n	8005dae <HAL_RCC_OscConfig+0xd6>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d7a:	d10c      	bne.n	8005d96 <HAL_RCC_OscConfig+0xbe>
 8005d7c:	4b7d      	ldr	r3, [pc, #500]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a7c      	ldr	r2, [pc, #496]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d86:	6013      	str	r3, [r2, #0]
 8005d88:	4b7a      	ldr	r3, [pc, #488]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a79      	ldr	r2, [pc, #484]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d92:	6013      	str	r3, [r2, #0]
 8005d94:	e00b      	b.n	8005dae <HAL_RCC_OscConfig+0xd6>
 8005d96:	4b77      	ldr	r3, [pc, #476]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a76      	ldr	r2, [pc, #472]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005da0:	6013      	str	r3, [r2, #0]
 8005da2:	4b74      	ldr	r3, [pc, #464]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a73      	ldr	r2, [pc, #460]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d013      	beq.n	8005dde <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db6:	f7fc ff51 	bl	8002c5c <HAL_GetTick>
 8005dba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005dbc:	e008      	b.n	8005dd0 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dbe:	f7fc ff4d 	bl	8002c5c <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b64      	cmp	r3, #100	; 0x64
 8005dca:	d901      	bls.n	8005dd0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e3a9      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005dd0:	4b68      	ldr	r3, [pc, #416]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d0f0      	beq.n	8005dbe <HAL_RCC_OscConfig+0xe6>
 8005ddc:	e014      	b.n	8005e08 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dde:	f7fc ff3d 	bl	8002c5c <HAL_GetTick>
 8005de2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005de4:	e008      	b.n	8005df8 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005de6:	f7fc ff39 	bl	8002c5c <HAL_GetTick>
 8005dea:	4602      	mov	r2, r0
 8005dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	2b64      	cmp	r3, #100	; 0x64
 8005df2:	d901      	bls.n	8005df8 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e395      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005df8:	4b5e      	ldr	r3, [pc, #376]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f0      	bne.n	8005de6 <HAL_RCC_OscConfig+0x10e>
 8005e04:	e000      	b.n	8005e08 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e06:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 80ca 	beq.w	8005faa <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e16:	4b57      	ldr	r3, [pc, #348]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e18:	691b      	ldr	r3, [r3, #16]
 8005e1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005e1e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005e20:	4b54      	ldr	r3, [pc, #336]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e24:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005e26:	6a3b      	ldr	r3, [r7, #32]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d007      	beq.n	8005e3c <HAL_RCC_OscConfig+0x164>
 8005e2c:	6a3b      	ldr	r3, [r7, #32]
 8005e2e:	2b18      	cmp	r3, #24
 8005e30:	d156      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x208>
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	f003 0303 	and.w	r3, r3, #3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d151      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e3c:	4b4d      	ldr	r3, [pc, #308]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_RCC_OscConfig+0x17c>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e367      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005e54:	4b47      	ldr	r3, [pc, #284]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f023 0219 	bic.w	r2, r3, #25
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	68db      	ldr	r3, [r3, #12]
 8005e60:	4944      	ldr	r1, [pc, #272]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005e66:	f7fc fef9 	bl	8002c5c <HAL_GetTick>
 8005e6a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e6c:	e008      	b.n	8005e80 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e6e:	f7fc fef5 	bl	8002c5c <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d901      	bls.n	8005e80 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e351      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e80:	4b3c      	ldr	r3, [pc, #240]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0304 	and.w	r3, r3, #4
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d0f0      	beq.n	8005e6e <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e8c:	f7fc ff16 	bl	8002cbc <HAL_GetREVID>
 8005e90:	4603      	mov	r3, r0
 8005e92:	f241 0203 	movw	r2, #4099	; 0x1003
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d817      	bhi.n	8005eca <HAL_RCC_OscConfig+0x1f2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d108      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x1dc>
 8005ea2:	4b34      	ldr	r3, [pc, #208]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005eaa:	4a32      	ldr	r2, [pc, #200]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005eac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005eb0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005eb2:	e07a      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eb4:	4b2f      	ldr	r3, [pc, #188]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
 8005ec0:	031b      	lsls	r3, r3, #12
 8005ec2:	492c      	ldr	r1, [pc, #176]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ec8:	e06f      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eca:	4b2a      	ldr	r3, [pc, #168]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	691b      	ldr	r3, [r3, #16]
 8005ed6:	061b      	lsls	r3, r3, #24
 8005ed8:	4926      	ldr	r1, [pc, #152]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ede:	e064      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d047      	beq.n	8005f78 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005ee8:	4b22      	ldr	r3, [pc, #136]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f023 0219 	bic.w	r2, r3, #25
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	491f      	ldr	r1, [pc, #124]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005efa:	f7fc feaf 	bl	8002c5c <HAL_GetTick>
 8005efe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f00:	e008      	b.n	8005f14 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f02:	f7fc feab 	bl	8002c5c <HAL_GetTick>
 8005f06:	4602      	mov	r2, r0
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	1ad3      	subs	r3, r2, r3
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d901      	bls.n	8005f14 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e307      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f14:	4b17      	ldr	r3, [pc, #92]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0304 	and.w	r3, r3, #4
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d0f0      	beq.n	8005f02 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f20:	f7fc fecc 	bl	8002cbc <HAL_GetREVID>
 8005f24:	4603      	mov	r3, r0
 8005f26:	f241 0203 	movw	r2, #4099	; 0x1003
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d817      	bhi.n	8005f5e <HAL_RCC_OscConfig+0x286>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	2b40      	cmp	r3, #64	; 0x40
 8005f34:	d108      	bne.n	8005f48 <HAL_RCC_OscConfig+0x270>
 8005f36:	4b0f      	ldr	r3, [pc, #60]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005f3e:	4a0d      	ldr	r2, [pc, #52]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f44:	6053      	str	r3, [r2, #4]
 8005f46:	e030      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
 8005f48:	4b0a      	ldr	r3, [pc, #40]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	031b      	lsls	r3, r3, #12
 8005f56:	4907      	ldr	r1, [pc, #28]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	604b      	str	r3, [r1, #4]
 8005f5c:	e025      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
 8005f5e:	4b05      	ldr	r3, [pc, #20]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	061b      	lsls	r3, r3, #24
 8005f6c:	4901      	ldr	r1, [pc, #4]	; (8005f74 <HAL_RCC_OscConfig+0x29c>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	604b      	str	r3, [r1, #4]
 8005f72:	e01a      	b.n	8005faa <HAL_RCC_OscConfig+0x2d2>
 8005f74:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f78:	4b9e      	ldr	r3, [pc, #632]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a9d      	ldr	r2, [pc, #628]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005f7e:	f023 0301 	bic.w	r3, r3, #1
 8005f82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f84:	f7fc fe6a 	bl	8002c5c <HAL_GetTick>
 8005f88:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f8a:	e008      	b.n	8005f9e <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f8c:	f7fc fe66 	bl	8002c5c <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d901      	bls.n	8005f9e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e2c2      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f9e:	4b95      	ldr	r3, [pc, #596]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0304 	and.w	r3, r3, #4
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d1f0      	bne.n	8005f8c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0310 	and.w	r3, r3, #16
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	f000 80a9 	beq.w	800610a <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fb8:	4b8e      	ldr	r3, [pc, #568]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005fc0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005fc2:	4b8c      	ldr	r3, [pc, #560]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc6:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	2b08      	cmp	r3, #8
 8005fcc:	d007      	beq.n	8005fde <HAL_RCC_OscConfig+0x306>
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	2b18      	cmp	r3, #24
 8005fd2:	d13a      	bne.n	800604a <HAL_RCC_OscConfig+0x372>
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f003 0303 	and.w	r3, r3, #3
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d135      	bne.n	800604a <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005fde:	4b85      	ldr	r3, [pc, #532]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d005      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x31e>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	2b80      	cmp	r3, #128	; 0x80
 8005ff0:	d001      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e296      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ff6:	f7fc fe61 	bl	8002cbc <HAL_GetREVID>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	f241 0203 	movw	r2, #4099	; 0x1003
 8006000:	4293      	cmp	r3, r2
 8006002:	d817      	bhi.n	8006034 <HAL_RCC_OscConfig+0x35c>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	2b20      	cmp	r3, #32
 800600a:	d108      	bne.n	800601e <HAL_RCC_OscConfig+0x346>
 800600c:	4b79      	ldr	r3, [pc, #484]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006014:	4a77      	ldr	r2, [pc, #476]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006016:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800601a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800601c:	e075      	b.n	800610a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800601e:	4b75      	ldr	r3, [pc, #468]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	069b      	lsls	r3, r3, #26
 800602c:	4971      	ldr	r1, [pc, #452]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800602e:	4313      	orrs	r3, r2
 8006030:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006032:	e06a      	b.n	800610a <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006034:	4b6f      	ldr	r3, [pc, #444]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	061b      	lsls	r3, r3, #24
 8006042:	496c      	ldr	r1, [pc, #432]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006044:	4313      	orrs	r3, r2
 8006046:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006048:	e05f      	b.n	800610a <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	69db      	ldr	r3, [r3, #28]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d042      	beq.n	80060d8 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006052:	4b68      	ldr	r3, [pc, #416]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a67      	ldr	r2, [pc, #412]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800605c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800605e:	f7fc fdfd 	bl	8002c5c <HAL_GetTick>
 8006062:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006064:	e008      	b.n	8006078 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006066:	f7fc fdf9 	bl	8002c5c <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e255      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006078:	4b5e      	ldr	r3, [pc, #376]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006080:	2b00      	cmp	r3, #0
 8006082:	d0f0      	beq.n	8006066 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006084:	f7fc fe1a 	bl	8002cbc <HAL_GetREVID>
 8006088:	4603      	mov	r3, r0
 800608a:	f241 0203 	movw	r2, #4099	; 0x1003
 800608e:	4293      	cmp	r3, r2
 8006090:	d817      	bhi.n	80060c2 <HAL_RCC_OscConfig+0x3ea>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	2b20      	cmp	r3, #32
 8006098:	d108      	bne.n	80060ac <HAL_RCC_OscConfig+0x3d4>
 800609a:	4b56      	ldr	r3, [pc, #344]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80060a2:	4a54      	ldr	r2, [pc, #336]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80060a8:	6053      	str	r3, [r2, #4]
 80060aa:	e02e      	b.n	800610a <HAL_RCC_OscConfig+0x432>
 80060ac:	4b51      	ldr	r3, [pc, #324]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	069b      	lsls	r3, r3, #26
 80060ba:	494e      	ldr	r1, [pc, #312]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	604b      	str	r3, [r1, #4]
 80060c0:	e023      	b.n	800610a <HAL_RCC_OscConfig+0x432>
 80060c2:	4b4c      	ldr	r3, [pc, #304]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060c4:	68db      	ldr	r3, [r3, #12]
 80060c6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	061b      	lsls	r3, r3, #24
 80060d0:	4948      	ldr	r1, [pc, #288]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	60cb      	str	r3, [r1, #12]
 80060d6:	e018      	b.n	800610a <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80060d8:	4b46      	ldr	r3, [pc, #280]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a45      	ldr	r2, [pc, #276]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80060de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e4:	f7fc fdba 	bl	8002c5c <HAL_GetTick>
 80060e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80060ea:	e008      	b.n	80060fe <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80060ec:	f7fc fdb6 	bl	8002c5c <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d901      	bls.n	80060fe <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e212      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80060fe:	4b3d      	ldr	r3, [pc, #244]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1f0      	bne.n	80060ec <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 0308 	and.w	r3, r3, #8
 8006112:	2b00      	cmp	r3, #0
 8006114:	d036      	beq.n	8006184 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d019      	beq.n	8006152 <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800611e:	4b35      	ldr	r3, [pc, #212]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006122:	4a34      	ldr	r2, [pc, #208]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006124:	f043 0301 	orr.w	r3, r3, #1
 8006128:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800612a:	f7fc fd97 	bl	8002c5c <HAL_GetTick>
 800612e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006132:	f7fc fd93 	bl	8002c5c <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b02      	cmp	r3, #2
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e1ef      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006144:	4b2b      	ldr	r3, [pc, #172]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d0f0      	beq.n	8006132 <HAL_RCC_OscConfig+0x45a>
 8006150:	e018      	b.n	8006184 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006152:	4b28      	ldr	r3, [pc, #160]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006154:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006156:	4a27      	ldr	r2, [pc, #156]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 8006158:	f023 0301 	bic.w	r3, r3, #1
 800615c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800615e:	f7fc fd7d 	bl	8002c5c <HAL_GetTick>
 8006162:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006164:	e008      	b.n	8006178 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006166:	f7fc fd79 	bl	8002c5c <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	2b02      	cmp	r3, #2
 8006172:	d901      	bls.n	8006178 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e1d5      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006178:	4b1e      	ldr	r3, [pc, #120]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800617a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1f0      	bne.n	8006166 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0320 	and.w	r3, r3, #32
 800618c:	2b00      	cmp	r3, #0
 800618e:	d039      	beq.n	8006204 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d019      	beq.n	80061cc <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006198:	4b16      	ldr	r3, [pc, #88]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a15      	ldr	r2, [pc, #84]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 800619e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061a2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061a4:	f7fc fd5a 	bl	8002c5c <HAL_GetTick>
 80061a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80061ac:	f7fc fd56 	bl	8002c5c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e1b2      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061be:	4b0d      	ldr	r3, [pc, #52]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d0f0      	beq.n	80061ac <HAL_RCC_OscConfig+0x4d4>
 80061ca:	e01b      	b.n	8006204 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061cc:	4b09      	ldr	r3, [pc, #36]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a08      	ldr	r2, [pc, #32]	; (80061f4 <HAL_RCC_OscConfig+0x51c>)
 80061d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061d6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061d8:	f7fc fd40 	bl	8002c5c <HAL_GetTick>
 80061dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80061de:	e00b      	b.n	80061f8 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80061e0:	f7fc fd3c 	bl	8002c5c <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d904      	bls.n	80061f8 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e198      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
 80061f2:	bf00      	nop
 80061f4:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80061f8:	4ba3      	ldr	r3, [pc, #652]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1ed      	bne.n	80061e0 <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 0304 	and.w	r3, r3, #4
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 8081 	beq.w	8006314 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006212:	4b9e      	ldr	r3, [pc, #632]	; (800648c <HAL_RCC_OscConfig+0x7b4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a9d      	ldr	r2, [pc, #628]	; (800648c <HAL_RCC_OscConfig+0x7b4>)
 8006218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800621c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800621e:	f7fc fd1d 	bl	8002c5c <HAL_GetTick>
 8006222:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006224:	e008      	b.n	8006238 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006226:	f7fc fd19 	bl	8002c5c <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b64      	cmp	r3, #100	; 0x64
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e175      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006238:	4b94      	ldr	r3, [pc, #592]	; (800648c <HAL_RCC_OscConfig+0x7b4>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f0      	beq.n	8006226 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d106      	bne.n	800625a <HAL_RCC_OscConfig+0x582>
 800624c:	4b8e      	ldr	r3, [pc, #568]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800624e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006250:	4a8d      	ldr	r2, [pc, #564]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006252:	f043 0301 	orr.w	r3, r3, #1
 8006256:	6713      	str	r3, [r2, #112]	; 0x70
 8006258:	e02d      	b.n	80062b6 <HAL_RCC_OscConfig+0x5de>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10c      	bne.n	800627c <HAL_RCC_OscConfig+0x5a4>
 8006262:	4b89      	ldr	r3, [pc, #548]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006264:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006266:	4a88      	ldr	r2, [pc, #544]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006268:	f023 0301 	bic.w	r3, r3, #1
 800626c:	6713      	str	r3, [r2, #112]	; 0x70
 800626e:	4b86      	ldr	r3, [pc, #536]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006270:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006272:	4a85      	ldr	r2, [pc, #532]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006274:	f023 0304 	bic.w	r3, r3, #4
 8006278:	6713      	str	r3, [r2, #112]	; 0x70
 800627a:	e01c      	b.n	80062b6 <HAL_RCC_OscConfig+0x5de>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b05      	cmp	r3, #5
 8006282:	d10c      	bne.n	800629e <HAL_RCC_OscConfig+0x5c6>
 8006284:	4b80      	ldr	r3, [pc, #512]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006288:	4a7f      	ldr	r2, [pc, #508]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800628a:	f043 0304 	orr.w	r3, r3, #4
 800628e:	6713      	str	r3, [r2, #112]	; 0x70
 8006290:	4b7d      	ldr	r3, [pc, #500]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006294:	4a7c      	ldr	r2, [pc, #496]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006296:	f043 0301 	orr.w	r3, r3, #1
 800629a:	6713      	str	r3, [r2, #112]	; 0x70
 800629c:	e00b      	b.n	80062b6 <HAL_RCC_OscConfig+0x5de>
 800629e:	4b7a      	ldr	r3, [pc, #488]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80062a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062a2:	4a79      	ldr	r2, [pc, #484]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80062a4:	f023 0301 	bic.w	r3, r3, #1
 80062a8:	6713      	str	r3, [r2, #112]	; 0x70
 80062aa:	4b77      	ldr	r3, [pc, #476]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80062ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ae:	4a76      	ldr	r2, [pc, #472]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80062b0:	f023 0304 	bic.w	r3, r3, #4
 80062b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d015      	beq.n	80062ea <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062be:	f7fc fccd 	bl	8002c5c <HAL_GetTick>
 80062c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062c4:	e00a      	b.n	80062dc <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062c6:	f7fc fcc9 	bl	8002c5c <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d901      	bls.n	80062dc <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e123      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062dc:	4b6a      	ldr	r3, [pc, #424]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80062de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0ee      	beq.n	80062c6 <HAL_RCC_OscConfig+0x5ee>
 80062e8:	e014      	b.n	8006314 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ea:	f7fc fcb7 	bl	8002c5c <HAL_GetTick>
 80062ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062f0:	e00a      	b.n	8006308 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062f2:	f7fc fcb3 	bl	8002c5c <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006300:	4293      	cmp	r3, r2
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e10d      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006308:	4b5f      	ldr	r3, [pc, #380]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800630a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1ee      	bne.n	80062f2 <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 8102 	beq.w	8006522 <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800631e:	4b5a      	ldr	r3, [pc, #360]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006326:	2b18      	cmp	r3, #24
 8006328:	f000 80bd 	beq.w	80064a6 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006330:	2b02      	cmp	r3, #2
 8006332:	f040 8095 	bne.w	8006460 <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006336:	4b54      	ldr	r3, [pc, #336]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a53      	ldr	r2, [pc, #332]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800633c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006342:	f7fc fc8b 	bl	8002c5c <HAL_GetTick>
 8006346:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006348:	e008      	b.n	800635c <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800634a:	f7fc fc87 	bl	8002c5c <HAL_GetTick>
 800634e:	4602      	mov	r2, r0
 8006350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	2b02      	cmp	r3, #2
 8006356:	d901      	bls.n	800635c <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e0e3      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800635c:	4b4a      	ldr	r3, [pc, #296]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1f0      	bne.n	800634a <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006368:	4b47      	ldr	r3, [pc, #284]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800636a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800636c:	4b48      	ldr	r3, [pc, #288]	; (8006490 <HAL_RCC_OscConfig+0x7b8>)
 800636e:	4013      	ands	r3, r2
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006378:	0112      	lsls	r2, r2, #4
 800637a:	430a      	orrs	r2, r1
 800637c:	4942      	ldr	r1, [pc, #264]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800637e:	4313      	orrs	r3, r2
 8006380:	628b      	str	r3, [r1, #40]	; 0x28
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006386:	3b01      	subs	r3, #1
 8006388:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006390:	3b01      	subs	r3, #1
 8006392:	025b      	lsls	r3, r3, #9
 8006394:	b29b      	uxth	r3, r3
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	3b01      	subs	r3, #1
 800639e:	041b      	lsls	r3, r3, #16
 80063a0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80063a4:	431a      	orrs	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063aa:	3b01      	subs	r3, #1
 80063ac:	061b      	lsls	r3, r3, #24
 80063ae:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80063b2:	4935      	ldr	r1, [pc, #212]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80063b8:	4b33      	ldr	r3, [pc, #204]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063bc:	4a32      	ldr	r2, [pc, #200]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80063c4:	4b30      	ldr	r3, [pc, #192]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063c8:	4b32      	ldr	r3, [pc, #200]	; (8006494 <HAL_RCC_OscConfig+0x7bc>)
 80063ca:	4013      	ands	r3, r2
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80063d0:	00d2      	lsls	r2, r2, #3
 80063d2:	492d      	ldr	r1, [pc, #180]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80063d8:	4b2b      	ldr	r3, [pc, #172]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063dc:	f023 020c 	bic.w	r2, r3, #12
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e4:	4928      	ldr	r1, [pc, #160]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80063ea:	4b27      	ldr	r3, [pc, #156]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ee:	f023 0202 	bic.w	r2, r3, #2
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	4924      	ldr	r1, [pc, #144]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063fc:	4b22      	ldr	r3, [pc, #136]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 80063fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006400:	4a21      	ldr	r2, [pc, #132]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006406:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006408:	4b1f      	ldr	r3, [pc, #124]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800640a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800640c:	4a1e      	ldr	r2, [pc, #120]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800640e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006412:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006414:	4b1c      	ldr	r3, [pc, #112]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	4a1b      	ldr	r2, [pc, #108]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800641a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800641e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006420:	4b19      	ldr	r3, [pc, #100]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006424:	4a18      	ldr	r2, [pc, #96]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006426:	f043 0301 	orr.w	r3, r3, #1
 800642a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800642c:	4b16      	ldr	r3, [pc, #88]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a15      	ldr	r2, [pc, #84]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006432:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006438:	f7fc fc10 	bl	8002c5c <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006440:	f7fc fc0c 	bl	8002c5c <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e068      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006452:	4b0d      	ldr	r3, [pc, #52]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d0f0      	beq.n	8006440 <HAL_RCC_OscConfig+0x768>
 800645e:	e060      	b.n	8006522 <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006460:	4b09      	ldr	r3, [pc, #36]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a08      	ldr	r2, [pc, #32]	; (8006488 <HAL_RCC_OscConfig+0x7b0>)
 8006466:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800646a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646c:	f7fc fbf6 	bl	8002c5c <HAL_GetTick>
 8006470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006472:	e011      	b.n	8006498 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006474:	f7fc fbf2 	bl	8002c5c <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b02      	cmp	r3, #2
 8006480:	d90a      	bls.n	8006498 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e04e      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
 8006486:	bf00      	nop
 8006488:	58024400 	.word	0x58024400
 800648c:	58024800 	.word	0x58024800
 8006490:	fffffc0c 	.word	0xfffffc0c
 8006494:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006498:	4b24      	ldr	r3, [pc, #144]	; (800652c <HAL_RCC_OscConfig+0x854>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1e7      	bne.n	8006474 <HAL_RCC_OscConfig+0x79c>
 80064a4:	e03d      	b.n	8006522 <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80064a6:	4b21      	ldr	r3, [pc, #132]	; (800652c <HAL_RCC_OscConfig+0x854>)
 80064a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064aa:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80064ac:	4b1f      	ldr	r3, [pc, #124]	; (800652c <HAL_RCC_OscConfig+0x854>)
 80064ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b0:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d031      	beq.n	800651e <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f003 0203 	and.w	r2, r3, #3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d12a      	bne.n	800651e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	091b      	lsrs	r3, r3, #4
 80064cc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d122      	bne.n	800651e <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e2:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d11a      	bne.n	800651e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	0a5b      	lsrs	r3, r3, #9
 80064ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f4:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d111      	bne.n	800651e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	0c1b      	lsrs	r3, r3, #16
 80064fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006506:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006508:	429a      	cmp	r2, r3
 800650a:	d108      	bne.n	800651e <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	0e1b      	lsrs	r3, r3, #24
 8006510:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006518:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800651a:	429a      	cmp	r2, r3
 800651c:	d001      	beq.n	8006522 <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e000      	b.n	8006524 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8006522:	2300      	movs	r3, #0
}
 8006524:	4618      	mov	r0, r3
 8006526:	3730      	adds	r7, #48	; 0x30
 8006528:	46bd      	mov	sp, r7
 800652a:	bd80      	pop	{r7, pc}
 800652c:	58024400 	.word	0x58024400

08006530 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b086      	sub	sp, #24
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d101      	bne.n	8006544 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e19c      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006544:	4b8a      	ldr	r3, [pc, #552]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f003 030f 	and.w	r3, r3, #15
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	429a      	cmp	r2, r3
 8006550:	d910      	bls.n	8006574 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006552:	4b87      	ldr	r3, [pc, #540]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f023 020f 	bic.w	r2, r3, #15
 800655a:	4985      	ldr	r1, [pc, #532]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	4313      	orrs	r3, r2
 8006560:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006562:	4b83      	ldr	r3, [pc, #524]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	683a      	ldr	r2, [r7, #0]
 800656c:	429a      	cmp	r2, r3
 800656e:	d001      	beq.n	8006574 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e184      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f003 0304 	and.w	r3, r3, #4
 800657c:	2b00      	cmp	r3, #0
 800657e:	d010      	beq.n	80065a2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	4b7b      	ldr	r3, [pc, #492]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800658c:	429a      	cmp	r2, r3
 800658e:	d908      	bls.n	80065a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006590:	4b78      	ldr	r3, [pc, #480]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006592:	699b      	ldr	r3, [r3, #24]
 8006594:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	691b      	ldr	r3, [r3, #16]
 800659c:	4975      	ldr	r1, [pc, #468]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0308 	and.w	r3, r3, #8
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d010      	beq.n	80065d0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	695a      	ldr	r2, [r3, #20]
 80065b2:	4b70      	ldr	r3, [pc, #448]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80065ba:	429a      	cmp	r2, r3
 80065bc:	d908      	bls.n	80065d0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80065be:	4b6d      	ldr	r3, [pc, #436]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	496a      	ldr	r1, [pc, #424]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 0310 	and.w	r3, r3, #16
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d010      	beq.n	80065fe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	699a      	ldr	r2, [r3, #24]
 80065e0:	4b64      	ldr	r3, [pc, #400]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065e2:	69db      	ldr	r3, [r3, #28]
 80065e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d908      	bls.n	80065fe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80065ec:	4b61      	ldr	r3, [pc, #388]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065ee:	69db      	ldr	r3, [r3, #28]
 80065f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	495e      	ldr	r1, [pc, #376]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0320 	and.w	r3, r3, #32
 8006606:	2b00      	cmp	r3, #0
 8006608:	d010      	beq.n	800662c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	69da      	ldr	r2, [r3, #28]
 800660e:	4b59      	ldr	r3, [pc, #356]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006616:	429a      	cmp	r2, r3
 8006618:	d908      	bls.n	800662c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800661a:	4b56      	ldr	r3, [pc, #344]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	4953      	ldr	r1, [pc, #332]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006628:	4313      	orrs	r3, r2
 800662a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0302 	and.w	r3, r3, #2
 8006634:	2b00      	cmp	r3, #0
 8006636:	d010      	beq.n	800665a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	68da      	ldr	r2, [r3, #12]
 800663c:	4b4d      	ldr	r3, [pc, #308]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	f003 030f 	and.w	r3, r3, #15
 8006644:	429a      	cmp	r2, r3
 8006646:	d908      	bls.n	800665a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006648:	4b4a      	ldr	r3, [pc, #296]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	f023 020f 	bic.w	r2, r3, #15
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	4947      	ldr	r1, [pc, #284]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006656:	4313      	orrs	r3, r2
 8006658:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	d055      	beq.n	8006712 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006666:	4b43      	ldr	r3, [pc, #268]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	4940      	ldr	r1, [pc, #256]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006674:	4313      	orrs	r3, r2
 8006676:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	2b02      	cmp	r3, #2
 800667e:	d107      	bne.n	8006690 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006680:	4b3c      	ldr	r3, [pc, #240]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006688:	2b00      	cmp	r3, #0
 800668a:	d121      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e0f6      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	2b03      	cmp	r3, #3
 8006696:	d107      	bne.n	80066a8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006698:	4b36      	ldr	r3, [pc, #216]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d115      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e0ea      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d107      	bne.n	80066c0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80066b0:	4b30      	ldr	r3, [pc, #192]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d109      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e0de      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80066c0:	4b2c      	ldr	r3, [pc, #176]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0304 	and.w	r3, r3, #4
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e0d6      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80066d0:	4b28      	ldr	r3, [pc, #160]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	f023 0207 	bic.w	r2, r3, #7
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	4925      	ldr	r1, [pc, #148]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066e2:	f7fc fabb 	bl	8002c5c <HAL_GetTick>
 80066e6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80066e8:	e00a      	b.n	8006700 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066ea:	f7fc fab7 	bl	8002c5c <HAL_GetTick>
 80066ee:	4602      	mov	r2, r0
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d901      	bls.n	8006700 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e0be      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006700:	4b1c      	ldr	r3, [pc, #112]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006702:	691b      	ldr	r3, [r3, #16]
 8006704:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	00db      	lsls	r3, r3, #3
 800670e:	429a      	cmp	r2, r3
 8006710:	d1eb      	bne.n	80066ea <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d010      	beq.n	8006740 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	4b14      	ldr	r3, [pc, #80]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f003 030f 	and.w	r3, r3, #15
 800672a:	429a      	cmp	r2, r3
 800672c:	d208      	bcs.n	8006740 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800672e:	4b11      	ldr	r3, [pc, #68]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	f023 020f 	bic.w	r2, r3, #15
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	490e      	ldr	r1, [pc, #56]	; (8006774 <HAL_RCC_ClockConfig+0x244>)
 800673c:	4313      	orrs	r3, r2
 800673e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006740:	4b0b      	ldr	r3, [pc, #44]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 030f 	and.w	r3, r3, #15
 8006748:	683a      	ldr	r2, [r7, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d214      	bcs.n	8006778 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800674e:	4b08      	ldr	r3, [pc, #32]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f023 020f 	bic.w	r2, r3, #15
 8006756:	4906      	ldr	r1, [pc, #24]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	4313      	orrs	r3, r2
 800675c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800675e:	4b04      	ldr	r3, [pc, #16]	; (8006770 <HAL_RCC_ClockConfig+0x240>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 030f 	and.w	r3, r3, #15
 8006766:	683a      	ldr	r2, [r7, #0]
 8006768:	429a      	cmp	r2, r3
 800676a:	d005      	beq.n	8006778 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e086      	b.n	800687e <HAL_RCC_ClockConfig+0x34e>
 8006770:	52002000 	.word	0x52002000
 8006774:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	2b00      	cmp	r3, #0
 8006782:	d010      	beq.n	80067a6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	4b3f      	ldr	r3, [pc, #252]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006790:	429a      	cmp	r2, r3
 8006792:	d208      	bcs.n	80067a6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006794:	4b3c      	ldr	r3, [pc, #240]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 8006796:	699b      	ldr	r3, [r3, #24]
 8006798:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	4939      	ldr	r1, [pc, #228]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0308 	and.w	r3, r3, #8
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d010      	beq.n	80067d4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	695a      	ldr	r2, [r3, #20]
 80067b6:	4b34      	ldr	r3, [pc, #208]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067be:	429a      	cmp	r2, r3
 80067c0:	d208      	bcs.n	80067d4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80067c2:	4b31      	ldr	r3, [pc, #196]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	492e      	ldr	r1, [pc, #184]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 0310 	and.w	r3, r3, #16
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d010      	beq.n	8006802 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	699a      	ldr	r2, [r3, #24]
 80067e4:	4b28      	ldr	r3, [pc, #160]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067e6:	69db      	ldr	r3, [r3, #28]
 80067e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d208      	bcs.n	8006802 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80067f0:	4b25      	ldr	r3, [pc, #148]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067f2:	69db      	ldr	r3, [r3, #28]
 80067f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	4922      	ldr	r1, [pc, #136]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 80067fe:	4313      	orrs	r3, r2
 8006800:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0320 	and.w	r3, r3, #32
 800680a:	2b00      	cmp	r3, #0
 800680c:	d010      	beq.n	8006830 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	69da      	ldr	r2, [r3, #28]
 8006812:	4b1d      	ldr	r3, [pc, #116]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800681a:	429a      	cmp	r2, r3
 800681c:	d208      	bcs.n	8006830 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800681e:	4b1a      	ldr	r3, [pc, #104]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 8006820:	6a1b      	ldr	r3, [r3, #32]
 8006822:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	4917      	ldr	r1, [pc, #92]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 800682c:	4313      	orrs	r3, r2
 800682e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006830:	f000 f834 	bl	800689c <HAL_RCC_GetSysClockFreq>
 8006834:	4602      	mov	r2, r0
 8006836:	4b14      	ldr	r3, [pc, #80]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	0a1b      	lsrs	r3, r3, #8
 800683c:	f003 030f 	and.w	r3, r3, #15
 8006840:	4912      	ldr	r1, [pc, #72]	; (800688c <HAL_RCC_ClockConfig+0x35c>)
 8006842:	5ccb      	ldrb	r3, [r1, r3]
 8006844:	f003 031f 	and.w	r3, r3, #31
 8006848:	fa22 f303 	lsr.w	r3, r2, r3
 800684c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800684e:	4b0e      	ldr	r3, [pc, #56]	; (8006888 <HAL_RCC_ClockConfig+0x358>)
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	4a0d      	ldr	r2, [pc, #52]	; (800688c <HAL_RCC_ClockConfig+0x35c>)
 8006858:	5cd3      	ldrb	r3, [r2, r3]
 800685a:	f003 031f 	and.w	r3, r3, #31
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	fa22 f303 	lsr.w	r3, r2, r3
 8006864:	4a0a      	ldr	r2, [pc, #40]	; (8006890 <HAL_RCC_ClockConfig+0x360>)
 8006866:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006868:	4a0a      	ldr	r2, [pc, #40]	; (8006894 <HAL_RCC_ClockConfig+0x364>)
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800686e:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <HAL_RCC_ClockConfig+0x368>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4618      	mov	r0, r3
 8006874:	f7fc f9a8 	bl	8002bc8 <HAL_InitTick>
 8006878:	4603      	mov	r3, r0
 800687a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800687c:	7bfb      	ldrb	r3, [r7, #15]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3718      	adds	r7, #24
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	58024400 	.word	0x58024400
 800688c:	0800b114 	.word	0x0800b114
 8006890:	24000004 	.word	0x24000004
 8006894:	24000000 	.word	0x24000000
 8006898:	240000b4 	.word	0x240000b4

0800689c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800689c:	b480      	push	{r7}
 800689e:	b089      	sub	sp, #36	; 0x24
 80068a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068a2:	4bb3      	ldr	r3, [pc, #716]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068a4:	691b      	ldr	r3, [r3, #16]
 80068a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068aa:	2b18      	cmp	r3, #24
 80068ac:	f200 8155 	bhi.w	8006b5a <HAL_RCC_GetSysClockFreq+0x2be>
 80068b0:	a201      	add	r2, pc, #4	; (adr r2, 80068b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80068b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b6:	bf00      	nop
 80068b8:	0800691d 	.word	0x0800691d
 80068bc:	08006b5b 	.word	0x08006b5b
 80068c0:	08006b5b 	.word	0x08006b5b
 80068c4:	08006b5b 	.word	0x08006b5b
 80068c8:	08006b5b 	.word	0x08006b5b
 80068cc:	08006b5b 	.word	0x08006b5b
 80068d0:	08006b5b 	.word	0x08006b5b
 80068d4:	08006b5b 	.word	0x08006b5b
 80068d8:	08006943 	.word	0x08006943
 80068dc:	08006b5b 	.word	0x08006b5b
 80068e0:	08006b5b 	.word	0x08006b5b
 80068e4:	08006b5b 	.word	0x08006b5b
 80068e8:	08006b5b 	.word	0x08006b5b
 80068ec:	08006b5b 	.word	0x08006b5b
 80068f0:	08006b5b 	.word	0x08006b5b
 80068f4:	08006b5b 	.word	0x08006b5b
 80068f8:	08006949 	.word	0x08006949
 80068fc:	08006b5b 	.word	0x08006b5b
 8006900:	08006b5b 	.word	0x08006b5b
 8006904:	08006b5b 	.word	0x08006b5b
 8006908:	08006b5b 	.word	0x08006b5b
 800690c:	08006b5b 	.word	0x08006b5b
 8006910:	08006b5b 	.word	0x08006b5b
 8006914:	08006b5b 	.word	0x08006b5b
 8006918:	0800694f 	.word	0x0800694f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800691c:	4b94      	ldr	r3, [pc, #592]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 0320 	and.w	r3, r3, #32
 8006924:	2b00      	cmp	r3, #0
 8006926:	d009      	beq.n	800693c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006928:	4b91      	ldr	r3, [pc, #580]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	08db      	lsrs	r3, r3, #3
 800692e:	f003 0303 	and.w	r3, r3, #3
 8006932:	4a90      	ldr	r2, [pc, #576]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006934:	fa22 f303 	lsr.w	r3, r2, r3
 8006938:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800693a:	e111      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800693c:	4b8d      	ldr	r3, [pc, #564]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800693e:	61bb      	str	r3, [r7, #24]
    break;
 8006940:	e10e      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006942:	4b8d      	ldr	r3, [pc, #564]	; (8006b78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006944:	61bb      	str	r3, [r7, #24]
    break;
 8006946:	e10b      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006948:	4b8c      	ldr	r3, [pc, #560]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800694a:	61bb      	str	r3, [r7, #24]
    break;
 800694c:	e108      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800694e:	4b88      	ldr	r3, [pc, #544]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006952:	f003 0303 	and.w	r3, r3, #3
 8006956:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006958:	4b85      	ldr	r3, [pc, #532]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800695a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800695c:	091b      	lsrs	r3, r3, #4
 800695e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006962:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006964:	4b82      	ldr	r3, [pc, #520]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800696e:	4b80      	ldr	r3, [pc, #512]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006972:	08db      	lsrs	r3, r3, #3
 8006974:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	ee07 3a90 	vmov	s15, r3
 8006982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006986:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 80e1 	beq.w	8006b54 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	2b02      	cmp	r3, #2
 8006996:	f000 8083 	beq.w	8006aa0 <HAL_RCC_GetSysClockFreq+0x204>
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	2b02      	cmp	r3, #2
 800699e:	f200 80a1 	bhi.w	8006ae4 <HAL_RCC_GetSysClockFreq+0x248>
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d003      	beq.n	80069b0 <HAL_RCC_GetSysClockFreq+0x114>
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d056      	beq.n	8006a5c <HAL_RCC_GetSysClockFreq+0x1c0>
 80069ae:	e099      	b.n	8006ae4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80069b0:	4b6f      	ldr	r3, [pc, #444]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d02d      	beq.n	8006a18 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80069bc:	4b6c      	ldr	r3, [pc, #432]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	08db      	lsrs	r3, r3, #3
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	4a6b      	ldr	r2, [pc, #428]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80069c8:	fa22 f303 	lsr.w	r3, r2, r3
 80069cc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	ee07 3a90 	vmov	s15, r3
 80069d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	ee07 3a90 	vmov	s15, r3
 80069de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069e6:	4b62      	ldr	r3, [pc, #392]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ee:	ee07 3a90 	vmov	s15, r3
 80069f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80069fa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006b80 <HAL_RCC_GetSysClockFreq+0x2e4>
 80069fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a12:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006a16:	e087      	b.n	8006b28 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	ee07 3a90 	vmov	s15, r3
 8006a1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a22:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006b84 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a2a:	4b51      	ldr	r3, [pc, #324]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a32:	ee07 3a90 	vmov	s15, r3
 8006a36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a3e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006b80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a5a:	e065      	b.n	8006b28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	ee07 3a90 	vmov	s15, r3
 8006a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a66:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006b88 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006a6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a6e:	4b40      	ldr	r3, [pc, #256]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a76:	ee07 3a90 	vmov	s15, r3
 8006a7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a82:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006b80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a9e:	e043      	b.n	8006b28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	ee07 3a90 	vmov	s15, r3
 8006aa6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aaa:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006b8c <HAL_RCC_GetSysClockFreq+0x2f0>
 8006aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ab2:	4b2f      	ldr	r3, [pc, #188]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aba:	ee07 3a90 	vmov	s15, r3
 8006abe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ac2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ac6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006b80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006aca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ace:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ad2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ad6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ade:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ae2:	e021      	b.n	8006b28 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006b88 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006af2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006af6:	4b1e      	ldr	r3, [pc, #120]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b06:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b0a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006b80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b26:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006b28:	4b11      	ldr	r3, [pc, #68]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b2c:	0a5b      	lsrs	r3, r3, #9
 8006b2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b32:	3301      	adds	r3, #1
 8006b34:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	ee07 3a90 	vmov	s15, r3
 8006b3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006b40:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b4c:	ee17 3a90 	vmov	r3, s15
 8006b50:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006b52:	e005      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006b54:	2300      	movs	r3, #0
 8006b56:	61bb      	str	r3, [r7, #24]
    break;
 8006b58:	e002      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006b5a:	4b07      	ldr	r3, [pc, #28]	; (8006b78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006b5c:	61bb      	str	r3, [r7, #24]
    break;
 8006b5e:	bf00      	nop
  }

  return sysclockfreq;
 8006b60:	69bb      	ldr	r3, [r7, #24]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3724      	adds	r7, #36	; 0x24
 8006b66:	46bd      	mov	sp, r7
 8006b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6c:	4770      	bx	lr
 8006b6e:	bf00      	nop
 8006b70:	58024400 	.word	0x58024400
 8006b74:	03d09000 	.word	0x03d09000
 8006b78:	003d0900 	.word	0x003d0900
 8006b7c:	007a1200 	.word	0x007a1200
 8006b80:	46000000 	.word	0x46000000
 8006b84:	4c742400 	.word	0x4c742400
 8006b88:	4a742400 	.word	0x4a742400
 8006b8c:	4af42400 	.word	0x4af42400

08006b90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006b96:	f7ff fe81 	bl	800689c <HAL_RCC_GetSysClockFreq>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	4b10      	ldr	r3, [pc, #64]	; (8006be0 <HAL_RCC_GetHCLKFreq+0x50>)
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	0a1b      	lsrs	r3, r3, #8
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	490f      	ldr	r1, [pc, #60]	; (8006be4 <HAL_RCC_GetHCLKFreq+0x54>)
 8006ba8:	5ccb      	ldrb	r3, [r1, r3]
 8006baa:	f003 031f 	and.w	r3, r3, #31
 8006bae:	fa22 f303 	lsr.w	r3, r2, r3
 8006bb2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006bb4:	4b0a      	ldr	r3, [pc, #40]	; (8006be0 <HAL_RCC_GetHCLKFreq+0x50>)
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	f003 030f 	and.w	r3, r3, #15
 8006bbc:	4a09      	ldr	r2, [pc, #36]	; (8006be4 <HAL_RCC_GetHCLKFreq+0x54>)
 8006bbe:	5cd3      	ldrb	r3, [r2, r3]
 8006bc0:	f003 031f 	and.w	r3, r3, #31
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bca:	4a07      	ldr	r2, [pc, #28]	; (8006be8 <HAL_RCC_GetHCLKFreq+0x58>)
 8006bcc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006bce:	4a07      	ldr	r2, [pc, #28]	; (8006bec <HAL_RCC_GetHCLKFreq+0x5c>)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006bd4:	4b04      	ldr	r3, [pc, #16]	; (8006be8 <HAL_RCC_GetHCLKFreq+0x58>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3708      	adds	r7, #8
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	58024400 	.word	0x58024400
 8006be4:	0800b114 	.word	0x0800b114
 8006be8:	24000004 	.word	0x24000004
 8006bec:	24000000 	.word	0x24000000

08006bf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006bf4:	f7ff ffcc 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	4b06      	ldr	r3, [pc, #24]	; (8006c14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	091b      	lsrs	r3, r3, #4
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	4904      	ldr	r1, [pc, #16]	; (8006c18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c06:	5ccb      	ldrb	r3, [r1, r3]
 8006c08:	f003 031f 	and.w	r3, r3, #31
 8006c0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	58024400 	.word	0x58024400
 8006c18:	0800b114 	.word	0x0800b114

08006c1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006c20:	f7ff ffb6 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8006c24:	4602      	mov	r2, r0
 8006c26:	4b06      	ldr	r3, [pc, #24]	; (8006c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c28:	69db      	ldr	r3, [r3, #28]
 8006c2a:	0a1b      	lsrs	r3, r3, #8
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	4904      	ldr	r1, [pc, #16]	; (8006c44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006c32:	5ccb      	ldrb	r3, [r1, r3]
 8006c34:	f003 031f 	and.w	r3, r3, #31
 8006c38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	58024400 	.word	0x58024400
 8006c44:	0800b114 	.word	0x0800b114

08006c48 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c50:	2300      	movs	r3, #0
 8006c52:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c54:	2300      	movs	r3, #0
 8006c56:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d03f      	beq.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c6c:	d02a      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006c6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c72:	d824      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006c74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c78:	d018      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006c7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c7e:	d81e      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d003      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006c84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c88:	d007      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006c8a:	e018      	b.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c8c:	4bab      	ldr	r3, [pc, #684]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c90:	4aaa      	ldr	r2, [pc, #680]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006c92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c96:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006c98:	e015      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	2102      	movs	r1, #2
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f001 f9cf 	bl	8008044 <RCCEx_PLL2_Config>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006caa:	e00c      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3324      	adds	r3, #36	; 0x24
 8006cb0:	2102      	movs	r1, #2
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f001 fa78 	bl	80081a8 <RCCEx_PLL3_Config>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006cbc:	e003      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	75fb      	strb	r3, [r7, #23]
      break;
 8006cc2:	e000      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cc6:	7dfb      	ldrb	r3, [r7, #23]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d109      	bne.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006ccc:	4b9b      	ldr	r3, [pc, #620]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006cce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cd8:	4998      	ldr	r1, [pc, #608]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	650b      	str	r3, [r1, #80]	; 0x50
 8006cde:	e001      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
 8006ce2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d03d      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	d826      	bhi.n	8006d46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006cf8:	a201      	add	r2, pc, #4	; (adr r2, 8006d00 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cfe:	bf00      	nop
 8006d00:	08006d15 	.word	0x08006d15
 8006d04:	08006d23 	.word	0x08006d23
 8006d08:	08006d35 	.word	0x08006d35
 8006d0c:	08006d4d 	.word	0x08006d4d
 8006d10:	08006d4d 	.word	0x08006d4d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d14:	4b89      	ldr	r3, [pc, #548]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	4a88      	ldr	r2, [pc, #544]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d20:	e015      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	3304      	adds	r3, #4
 8006d26:	2100      	movs	r1, #0
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f001 f98b 	bl	8008044 <RCCEx_PLL2_Config>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d32:	e00c      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	3324      	adds	r3, #36	; 0x24
 8006d38:	2100      	movs	r1, #0
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f001 fa34 	bl	80081a8 <RCCEx_PLL3_Config>
 8006d40:	4603      	mov	r3, r0
 8006d42:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d44:	e003      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d46:	2301      	movs	r3, #1
 8006d48:	75fb      	strb	r3, [r7, #23]
      break;
 8006d4a:	e000      	b.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006d4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d4e:	7dfb      	ldrb	r3, [r7, #23]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d109      	bne.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d54:	4b79      	ldr	r3, [pc, #484]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d58:	f023 0207 	bic.w	r2, r3, #7
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d60:	4976      	ldr	r1, [pc, #472]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	650b      	str	r3, [r1, #80]	; 0x50
 8006d66:	e001      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d68:	7dfb      	ldrb	r3, [r7, #23]
 8006d6a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d042      	beq.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d80:	d02b      	beq.n	8006dda <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006d82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d86:	d825      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006d88:	2bc0      	cmp	r3, #192	; 0xc0
 8006d8a:	d028      	beq.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006d8c:	2bc0      	cmp	r3, #192	; 0xc0
 8006d8e:	d821      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006d90:	2b80      	cmp	r3, #128	; 0x80
 8006d92:	d016      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006d94:	2b80      	cmp	r3, #128	; 0x80
 8006d96:	d81d      	bhi.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d002      	beq.n	8006da2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006d9c:	2b40      	cmp	r3, #64	; 0x40
 8006d9e:	d007      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006da0:	e018      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006da2:	4b66      	ldr	r3, [pc, #408]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da6:	4a65      	ldr	r2, [pc, #404]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dae:	e017      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	3304      	adds	r3, #4
 8006db4:	2100      	movs	r1, #0
 8006db6:	4618      	mov	r0, r3
 8006db8:	f001 f944 	bl	8008044 <RCCEx_PLL2_Config>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dc0:	e00e      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	3324      	adds	r3, #36	; 0x24
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f001 f9ed 	bl	80081a8 <RCCEx_PLL3_Config>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006dd2:	e005      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006dd8:	e002      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006dda:	bf00      	nop
 8006ddc:	e000      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006dde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006de0:	7dfb      	ldrb	r3, [r7, #23]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d109      	bne.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006de6:	4b55      	ldr	r3, [pc, #340]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dea:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df2:	4952      	ldr	r1, [pc, #328]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	650b      	str	r3, [r1, #80]	; 0x50
 8006df8:	e001      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dfa:	7dfb      	ldrb	r3, [r7, #23]
 8006dfc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d049      	beq.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006e10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e14:	d030      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006e16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006e1a:	d82a      	bhi.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e1c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006e20:	d02c      	beq.n	8006e7c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006e22:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006e26:	d824      	bhi.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e2c:	d018      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006e2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e32:	d81e      	bhi.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d003      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006e38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006e3c:	d007      	beq.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006e3e:	e018      	b.n	8006e72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e40:	4b3e      	ldr	r3, [pc, #248]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e44:	4a3d      	ldr	r2, [pc, #244]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006e4c:	e017      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	3304      	adds	r3, #4
 8006e52:	2100      	movs	r1, #0
 8006e54:	4618      	mov	r0, r3
 8006e56:	f001 f8f5 	bl	8008044 <RCCEx_PLL2_Config>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006e5e:	e00e      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	3324      	adds	r3, #36	; 0x24
 8006e64:	2100      	movs	r1, #0
 8006e66:	4618      	mov	r0, r3
 8006e68:	f001 f99e 	bl	80081a8 <RCCEx_PLL3_Config>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006e70:	e005      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	75fb      	strb	r3, [r7, #23]
      break;
 8006e76:	e002      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006e78:	bf00      	nop
 8006e7a:	e000      	b.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006e7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e7e:	7dfb      	ldrb	r3, [r7, #23]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10a      	bne.n	8006e9a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006e84:	4b2d      	ldr	r3, [pc, #180]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e88:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006e92:	492a      	ldr	r1, [pc, #168]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	658b      	str	r3, [r1, #88]	; 0x58
 8006e98:	e001      	b.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e9a:	7dfb      	ldrb	r3, [r7, #23]
 8006e9c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d04c      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006eb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006eb4:	d030      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8006eb6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006eba:	d82a      	bhi.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006ebc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ec0:	d02c      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8006ec2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006ec6:	d824      	bhi.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006ec8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ecc:	d018      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8006ece:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006ed2:	d81e      	bhi.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d003      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006ed8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006edc:	d007      	beq.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006ede:	e018      	b.n	8006f12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ee0:	4b16      	ldr	r3, [pc, #88]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee4:	4a15      	ldr	r2, [pc, #84]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006ee6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006eea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006eec:	e017      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f001 f8a5 	bl	8008044 <RCCEx_PLL2_Config>
 8006efa:	4603      	mov	r3, r0
 8006efc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006efe:	e00e      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	3324      	adds	r3, #36	; 0x24
 8006f04:	2100      	movs	r1, #0
 8006f06:	4618      	mov	r0, r3
 8006f08:	f001 f94e 	bl	80081a8 <RCCEx_PLL3_Config>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006f10:	e005      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	75fb      	strb	r3, [r7, #23]
      break;
 8006f16:	e002      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8006f18:	bf00      	nop
 8006f1a:	e000      	b.n	8006f1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8006f1c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f1e:	7dfb      	ldrb	r3, [r7, #23]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10d      	bne.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006f24:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f28:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006f32:	4902      	ldr	r1, [pc, #8]	; (8006f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	658b      	str	r3, [r1, #88]	; 0x58
 8006f38:	e004      	b.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006f3a:	bf00      	nop
 8006f3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f40:	7dfb      	ldrb	r3, [r7, #23]
 8006f42:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d032      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f54:	2b30      	cmp	r3, #48	; 0x30
 8006f56:	d01c      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006f58:	2b30      	cmp	r3, #48	; 0x30
 8006f5a:	d817      	bhi.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006f5c:	2b20      	cmp	r3, #32
 8006f5e:	d00c      	beq.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006f60:	2b20      	cmp	r3, #32
 8006f62:	d813      	bhi.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d016      	beq.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006f68:	2b10      	cmp	r3, #16
 8006f6a:	d10f      	bne.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f6c:	4baf      	ldr	r3, [pc, #700]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f70:	4aae      	ldr	r2, [pc, #696]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006f72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f76:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006f78:	e00e      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	3304      	adds	r3, #4
 8006f7e:	2102      	movs	r1, #2
 8006f80:	4618      	mov	r0, r3
 8006f82:	f001 f85f 	bl	8008044 <RCCEx_PLL2_Config>
 8006f86:	4603      	mov	r3, r0
 8006f88:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006f8a:	e005      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	75fb      	strb	r3, [r7, #23]
      break;
 8006f90:	e002      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8006f92:	bf00      	nop
 8006f94:	e000      	b.n	8006f98 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8006f96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f98:	7dfb      	ldrb	r3, [r7, #23]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d109      	bne.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006f9e:	4ba3      	ldr	r3, [pc, #652]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fa2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006faa:	49a0      	ldr	r1, [pc, #640]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006fac:	4313      	orrs	r3, r2
 8006fae:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006fb0:	e001      	b.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fb2:	7dfb      	ldrb	r3, [r7, #23]
 8006fb4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d047      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fca:	d030      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8006fcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fd0:	d82a      	bhi.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006fd2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006fd6:	d02c      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8006fd8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006fdc:	d824      	bhi.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006fde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fe2:	d018      	beq.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8006fe4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fe8:	d81e      	bhi.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d003      	beq.n	8006ff6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8006fee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ff2:	d007      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8006ff4:	e018      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff6:	4b8d      	ldr	r3, [pc, #564]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffa:	4a8c      	ldr	r2, [pc, #560]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007000:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007002:	e017      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	3304      	adds	r3, #4
 8007008:	2100      	movs	r1, #0
 800700a:	4618      	mov	r0, r3
 800700c:	f001 f81a 	bl	8008044 <RCCEx_PLL2_Config>
 8007010:	4603      	mov	r3, r0
 8007012:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007014:	e00e      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	3324      	adds	r3, #36	; 0x24
 800701a:	2100      	movs	r1, #0
 800701c:	4618      	mov	r0, r3
 800701e:	f001 f8c3 	bl	80081a8 <RCCEx_PLL3_Config>
 8007022:	4603      	mov	r3, r0
 8007024:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007026:	e005      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	75fb      	strb	r3, [r7, #23]
      break;
 800702c:	e002      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800702e:	bf00      	nop
 8007030:	e000      	b.n	8007034 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8007032:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007034:	7dfb      	ldrb	r3, [r7, #23]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d109      	bne.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800703a:	4b7c      	ldr	r3, [pc, #496]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800703c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800703e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007046:	4979      	ldr	r1, [pc, #484]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007048:	4313      	orrs	r3, r2
 800704a:	650b      	str	r3, [r1, #80]	; 0x50
 800704c:	e001      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704e:	7dfb      	ldrb	r3, [r7, #23]
 8007050:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d049      	beq.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007062:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007066:	d02e      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8007068:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800706c:	d828      	bhi.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800706e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007072:	d02a      	beq.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x482>
 8007074:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007078:	d822      	bhi.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800707a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800707e:	d026      	beq.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x486>
 8007080:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007084:	d81c      	bhi.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007086:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800708a:	d010      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x466>
 800708c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007090:	d816      	bhi.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8007092:	2b00      	cmp	r3, #0
 8007094:	d01d      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8007096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800709a:	d111      	bne.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	3304      	adds	r3, #4
 80070a0:	2101      	movs	r1, #1
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 ffce 	bl	8008044 <RCCEx_PLL2_Config>
 80070a8:	4603      	mov	r3, r0
 80070aa:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80070ac:	e012      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	3324      	adds	r3, #36	; 0x24
 80070b2:	2101      	movs	r1, #1
 80070b4:	4618      	mov	r0, r3
 80070b6:	f001 f877 	bl	80081a8 <RCCEx_PLL3_Config>
 80070ba:	4603      	mov	r3, r0
 80070bc:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80070be:	e009      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	75fb      	strb	r3, [r7, #23]
      break;
 80070c4:	e006      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80070c6:	bf00      	nop
 80070c8:	e004      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80070ca:	bf00      	nop
 80070cc:	e002      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80070ce:	bf00      	nop
 80070d0:	e000      	b.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80070d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070d4:	7dfb      	ldrb	r3, [r7, #23]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d109      	bne.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80070da:	4b54      	ldr	r3, [pc, #336]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80070dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070de:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070e6:	4951      	ldr	r1, [pc, #324]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	650b      	str	r3, [r1, #80]	; 0x50
 80070ec:	e001      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ee:	7dfb      	ldrb	r3, [r7, #23]
 80070f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d04b      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007104:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007108:	d02e      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800710a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800710e:	d828      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007114:	d02a      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800711a:	d822      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800711c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007120:	d026      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8007122:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007126:	d81c      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007128:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800712c:	d010      	beq.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800712e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007132:	d816      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007134:	2b00      	cmp	r3, #0
 8007136:	d01d      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8007138:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800713c:	d111      	bne.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	3304      	adds	r3, #4
 8007142:	2101      	movs	r1, #1
 8007144:	4618      	mov	r0, r3
 8007146:	f000 ff7d 	bl	8008044 <RCCEx_PLL2_Config>
 800714a:	4603      	mov	r3, r0
 800714c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800714e:	e012      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	3324      	adds	r3, #36	; 0x24
 8007154:	2101      	movs	r1, #1
 8007156:	4618      	mov	r0, r3
 8007158:	f001 f826 	bl	80081a8 <RCCEx_PLL3_Config>
 800715c:	4603      	mov	r3, r0
 800715e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8007160:	e009      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	75fb      	strb	r3, [r7, #23]
      break;
 8007166:	e006      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007168:	bf00      	nop
 800716a:	e004      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800716c:	bf00      	nop
 800716e:	e002      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007170:	bf00      	nop
 8007172:	e000      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8007174:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007176:	7dfb      	ldrb	r3, [r7, #23]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10a      	bne.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800717c:	4b2b      	ldr	r3, [pc, #172]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800717e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007180:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800718a:	4928      	ldr	r1, [pc, #160]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800718c:	4313      	orrs	r3, r2
 800718e:	658b      	str	r3, [r1, #88]	; 0x58
 8007190:	e001      	b.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007192:	7dfb      	ldrb	r3, [r7, #23]
 8007194:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d02f      	beq.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071aa:	d00e      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x582>
 80071ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071b0:	d814      	bhi.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x594>
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d015      	beq.n	80071e2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80071b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80071ba:	d10f      	bne.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071bc:	4b1b      	ldr	r3, [pc, #108]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80071be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c0:	4a1a      	ldr	r2, [pc, #104]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80071c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80071c8:	e00c      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	3304      	adds	r3, #4
 80071ce:	2101      	movs	r1, #1
 80071d0:	4618      	mov	r0, r3
 80071d2:	f000 ff37 	bl	8008044 <RCCEx_PLL2_Config>
 80071d6:	4603      	mov	r3, r0
 80071d8:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80071da:	e003      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	75fb      	strb	r3, [r7, #23]
      break;
 80071e0:	e000      	b.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80071e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071e4:	7dfb      	ldrb	r3, [r7, #23]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d109      	bne.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80071ea:	4b10      	ldr	r3, [pc, #64]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80071ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80071f6:	490d      	ldr	r1, [pc, #52]	; (800722c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	650b      	str	r3, [r1, #80]	; 0x50
 80071fc:	e001      	b.n	8007202 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071fe:	7dfb      	ldrb	r3, [r7, #23]
 8007200:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d033      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007212:	2b03      	cmp	r3, #3
 8007214:	d81c      	bhi.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007216:	a201      	add	r2, pc, #4	; (adr r2, 800721c <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8007218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800721c:	08007257 	.word	0x08007257
 8007220:	08007231 	.word	0x08007231
 8007224:	0800723f 	.word	0x0800723f
 8007228:	08007257 	.word	0x08007257
 800722c:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007230:	4bb8      	ldr	r3, [pc, #736]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007234:	4ab7      	ldr	r2, [pc, #732]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007236:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800723a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800723c:	e00c      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	3304      	adds	r3, #4
 8007242:	2102      	movs	r1, #2
 8007244:	4618      	mov	r0, r3
 8007246:	f000 fefd 	bl	8008044 <RCCEx_PLL2_Config>
 800724a:	4603      	mov	r3, r0
 800724c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800724e:	e003      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007250:	2301      	movs	r3, #1
 8007252:	75fb      	strb	r3, [r7, #23]
      break;
 8007254:	e000      	b.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007256:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007258:	7dfb      	ldrb	r3, [r7, #23]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d109      	bne.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800725e:	4bad      	ldr	r3, [pc, #692]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007262:	f023 0203 	bic.w	r2, r3, #3
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800726a:	49aa      	ldr	r1, [pc, #680]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800726c:	4313      	orrs	r3, r2
 800726e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007270:	e001      	b.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007272:	7dfb      	ldrb	r3, [r7, #23]
 8007274:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 8086 	beq.w	8007390 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007284:	4ba4      	ldr	r3, [pc, #656]	; (8007518 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4aa3      	ldr	r2, [pc, #652]	; (8007518 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800728a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800728e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007290:	f7fb fce4 	bl	8002c5c <HAL_GetTick>
 8007294:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007296:	e009      	b.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007298:	f7fb fce0 	bl	8002c5c <HAL_GetTick>
 800729c:	4602      	mov	r2, r0
 800729e:	693b      	ldr	r3, [r7, #16]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	2b64      	cmp	r3, #100	; 0x64
 80072a4:	d902      	bls.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80072a6:	2303      	movs	r3, #3
 80072a8:	75fb      	strb	r3, [r7, #23]
        break;
 80072aa:	e005      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072ac:	4b9a      	ldr	r3, [pc, #616]	; (8007518 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0ef      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80072b8:	7dfb      	ldrb	r3, [r7, #23]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d166      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80072be:	4b95      	ldr	r3, [pc, #596]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80072c8:	4053      	eors	r3, r2
 80072ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d013      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80072d2:	4b90      	ldr	r3, [pc, #576]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072da:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80072dc:	4b8d      	ldr	r3, [pc, #564]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e0:	4a8c      	ldr	r2, [pc, #560]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80072e6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80072e8:	4b8a      	ldr	r3, [pc, #552]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ec:	4a89      	ldr	r2, [pc, #548]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072f2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80072f4:	4a87      	ldr	r2, [pc, #540]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007300:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007304:	d115      	bne.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007306:	f7fb fca9 	bl	8002c5c <HAL_GetTick>
 800730a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800730c:	e00b      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800730e:	f7fb fca5 	bl	8002c5c <HAL_GetTick>
 8007312:	4602      	mov	r2, r0
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	f241 3288 	movw	r2, #5000	; 0x1388
 800731c:	4293      	cmp	r3, r2
 800731e:	d902      	bls.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	75fb      	strb	r3, [r7, #23]
            break;
 8007324:	e005      	b.n	8007332 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007326:	4b7b      	ldr	r3, [pc, #492]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	2b00      	cmp	r3, #0
 8007330:	d0ed      	beq.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007332:	7dfb      	ldrb	r3, [r7, #23]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d126      	bne.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800733e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007342:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007346:	d10d      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007348:	4b72      	ldr	r3, [pc, #456]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007356:	0919      	lsrs	r1, r3, #4
 8007358:	4b70      	ldr	r3, [pc, #448]	; (800751c <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800735a:	400b      	ands	r3, r1
 800735c:	496d      	ldr	r1, [pc, #436]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800735e:	4313      	orrs	r3, r2
 8007360:	610b      	str	r3, [r1, #16]
 8007362:	e005      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007364:	4b6b      	ldr	r3, [pc, #428]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007366:	691b      	ldr	r3, [r3, #16]
 8007368:	4a6a      	ldr	r2, [pc, #424]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800736a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800736e:	6113      	str	r3, [r2, #16]
 8007370:	4b68      	ldr	r3, [pc, #416]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007372:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800737a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800737e:	4965      	ldr	r1, [pc, #404]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007380:	4313      	orrs	r3, r2
 8007382:	670b      	str	r3, [r1, #112]	; 0x70
 8007384:	e004      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	75bb      	strb	r3, [r7, #22]
 800738a:	e001      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738c:	7dfb      	ldrb	r3, [r7, #23]
 800738e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 0301 	and.w	r3, r3, #1
 8007398:	2b00      	cmp	r3, #0
 800739a:	d07e      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073a0:	2b28      	cmp	r3, #40	; 0x28
 80073a2:	d867      	bhi.n	8007474 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80073a4:	a201      	add	r2, pc, #4	; (adr r2, 80073ac <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80073a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073aa:	bf00      	nop
 80073ac:	0800747b 	.word	0x0800747b
 80073b0:	08007475 	.word	0x08007475
 80073b4:	08007475 	.word	0x08007475
 80073b8:	08007475 	.word	0x08007475
 80073bc:	08007475 	.word	0x08007475
 80073c0:	08007475 	.word	0x08007475
 80073c4:	08007475 	.word	0x08007475
 80073c8:	08007475 	.word	0x08007475
 80073cc:	08007451 	.word	0x08007451
 80073d0:	08007475 	.word	0x08007475
 80073d4:	08007475 	.word	0x08007475
 80073d8:	08007475 	.word	0x08007475
 80073dc:	08007475 	.word	0x08007475
 80073e0:	08007475 	.word	0x08007475
 80073e4:	08007475 	.word	0x08007475
 80073e8:	08007475 	.word	0x08007475
 80073ec:	08007463 	.word	0x08007463
 80073f0:	08007475 	.word	0x08007475
 80073f4:	08007475 	.word	0x08007475
 80073f8:	08007475 	.word	0x08007475
 80073fc:	08007475 	.word	0x08007475
 8007400:	08007475 	.word	0x08007475
 8007404:	08007475 	.word	0x08007475
 8007408:	08007475 	.word	0x08007475
 800740c:	0800747b 	.word	0x0800747b
 8007410:	08007475 	.word	0x08007475
 8007414:	08007475 	.word	0x08007475
 8007418:	08007475 	.word	0x08007475
 800741c:	08007475 	.word	0x08007475
 8007420:	08007475 	.word	0x08007475
 8007424:	08007475 	.word	0x08007475
 8007428:	08007475 	.word	0x08007475
 800742c:	0800747b 	.word	0x0800747b
 8007430:	08007475 	.word	0x08007475
 8007434:	08007475 	.word	0x08007475
 8007438:	08007475 	.word	0x08007475
 800743c:	08007475 	.word	0x08007475
 8007440:	08007475 	.word	0x08007475
 8007444:	08007475 	.word	0x08007475
 8007448:	08007475 	.word	0x08007475
 800744c:	0800747b 	.word	0x0800747b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3304      	adds	r3, #4
 8007454:	2101      	movs	r1, #1
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fdf4 	bl	8008044 <RCCEx_PLL2_Config>
 800745c:	4603      	mov	r3, r0
 800745e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007460:	e00c      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3324      	adds	r3, #36	; 0x24
 8007466:	2101      	movs	r1, #1
 8007468:	4618      	mov	r0, r3
 800746a:	f000 fe9d 	bl	80081a8 <RCCEx_PLL3_Config>
 800746e:	4603      	mov	r3, r0
 8007470:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007472:	e003      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007474:	2301      	movs	r3, #1
 8007476:	75fb      	strb	r3, [r7, #23]
      break;
 8007478:	e000      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800747a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800747c:	7dfb      	ldrb	r3, [r7, #23]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d109      	bne.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007482:	4b24      	ldr	r3, [pc, #144]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007486:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800748e:	4921      	ldr	r1, [pc, #132]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007490:	4313      	orrs	r3, r2
 8007492:	654b      	str	r3, [r1, #84]	; 0x54
 8007494:	e001      	b.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007496:	7dfb      	ldrb	r3, [r7, #23]
 8007498:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d03e      	beq.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074aa:	2b05      	cmp	r3, #5
 80074ac:	d820      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 80074ae:	a201      	add	r2, pc, #4	; (adr r2, 80074b4 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 80074b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b4:	080074f7 	.word	0x080074f7
 80074b8:	080074cd 	.word	0x080074cd
 80074bc:	080074df 	.word	0x080074df
 80074c0:	080074f7 	.word	0x080074f7
 80074c4:	080074f7 	.word	0x080074f7
 80074c8:	080074f7 	.word	0x080074f7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	3304      	adds	r3, #4
 80074d0:	2101      	movs	r1, #1
 80074d2:	4618      	mov	r0, r3
 80074d4:	f000 fdb6 	bl	8008044 <RCCEx_PLL2_Config>
 80074d8:	4603      	mov	r3, r0
 80074da:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80074dc:	e00c      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	3324      	adds	r3, #36	; 0x24
 80074e2:	2101      	movs	r1, #1
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fe5f 	bl	80081a8 <RCCEx_PLL3_Config>
 80074ea:	4603      	mov	r3, r0
 80074ec:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80074ee:	e003      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	75fb      	strb	r3, [r7, #23]
      break;
 80074f4:	e000      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80074f6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074f8:	7dfb      	ldrb	r3, [r7, #23]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d110      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80074fe:	4b05      	ldr	r3, [pc, #20]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8007500:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007502:	f023 0207 	bic.w	r2, r3, #7
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800750a:	4902      	ldr	r1, [pc, #8]	; (8007514 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800750c:	4313      	orrs	r3, r2
 800750e:	654b      	str	r3, [r1, #84]	; 0x54
 8007510:	e008      	b.n	8007524 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8007512:	bf00      	nop
 8007514:	58024400 	.word	0x58024400
 8007518:	58024800 	.word	0x58024800
 800751c:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007520:	7dfb      	ldrb	r3, [r7, #23]
 8007522:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0304 	and.w	r3, r3, #4
 800752c:	2b00      	cmp	r3, #0
 800752e:	d039      	beq.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007536:	2b05      	cmp	r3, #5
 8007538:	d820      	bhi.n	800757c <HAL_RCCEx_PeriphCLKConfig+0x934>
 800753a:	a201      	add	r2, pc, #4	; (adr r2, 8007540 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800753c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007540:	08007583 	.word	0x08007583
 8007544:	08007559 	.word	0x08007559
 8007548:	0800756b 	.word	0x0800756b
 800754c:	08007583 	.word	0x08007583
 8007550:	08007583 	.word	0x08007583
 8007554:	08007583 	.word	0x08007583
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	2101      	movs	r1, #1
 800755e:	4618      	mov	r0, r3
 8007560:	f000 fd70 	bl	8008044 <RCCEx_PLL2_Config>
 8007564:	4603      	mov	r3, r0
 8007566:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8007568:	e00c      	b.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	3324      	adds	r3, #36	; 0x24
 800756e:	2101      	movs	r1, #1
 8007570:	4618      	mov	r0, r3
 8007572:	f000 fe19 	bl	80081a8 <RCCEx_PLL3_Config>
 8007576:	4603      	mov	r3, r0
 8007578:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800757a:	e003      	b.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	75fb      	strb	r3, [r7, #23]
      break;
 8007580:	e000      	b.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8007582:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007584:	7dfb      	ldrb	r3, [r7, #23]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d10a      	bne.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800758a:	4bb7      	ldr	r3, [pc, #732]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800758c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800758e:	f023 0207 	bic.w	r2, r3, #7
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007598:	49b3      	ldr	r1, [pc, #716]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800759a:	4313      	orrs	r3, r2
 800759c:	658b      	str	r3, [r1, #88]	; 0x58
 800759e:	e001      	b.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
 80075a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 0320 	and.w	r3, r3, #32
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d04b      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075ba:	d02e      	beq.n	800761a <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80075bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075c0:	d828      	bhi.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80075c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075c6:	d02a      	beq.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80075c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075cc:	d822      	bhi.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80075ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80075d2:	d026      	beq.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80075d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80075d8:	d81c      	bhi.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80075da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075de:	d010      	beq.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80075e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075e4:	d816      	bhi.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d01d      	beq.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80075ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075ee:	d111      	bne.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3304      	adds	r3, #4
 80075f4:	2100      	movs	r1, #0
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 fd24 	bl	8008044 <RCCEx_PLL2_Config>
 80075fc:	4603      	mov	r3, r0
 80075fe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007600:	e012      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	3324      	adds	r3, #36	; 0x24
 8007606:	2102      	movs	r1, #2
 8007608:	4618      	mov	r0, r3
 800760a:	f000 fdcd 	bl	80081a8 <RCCEx_PLL3_Config>
 800760e:	4603      	mov	r3, r0
 8007610:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007612:	e009      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	75fb      	strb	r3, [r7, #23]
      break;
 8007618:	e006      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800761a:	bf00      	nop
 800761c:	e004      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800761e:	bf00      	nop
 8007620:	e002      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007622:	bf00      	nop
 8007624:	e000      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8007626:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007628:	7dfb      	ldrb	r3, [r7, #23]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10a      	bne.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800762e:	4b8e      	ldr	r3, [pc, #568]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007632:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800763c:	498a      	ldr	r1, [pc, #552]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800763e:	4313      	orrs	r3, r2
 8007640:	654b      	str	r3, [r1, #84]	; 0x54
 8007642:	e001      	b.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007644:	7dfb      	ldrb	r3, [r7, #23]
 8007646:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007650:	2b00      	cmp	r3, #0
 8007652:	d04b      	beq.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800765a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800765e:	d02e      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8007660:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007664:	d828      	bhi.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800766a:	d02a      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800766c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007670:	d822      	bhi.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8007672:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007676:	d026      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007678:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800767c:	d81c      	bhi.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800767e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007682:	d010      	beq.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8007684:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007688:	d816      	bhi.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800768a:	2b00      	cmp	r3, #0
 800768c:	d01d      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800768e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007692:	d111      	bne.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	2100      	movs	r1, #0
 800769a:	4618      	mov	r0, r3
 800769c:	f000 fcd2 	bl	8008044 <RCCEx_PLL2_Config>
 80076a0:	4603      	mov	r3, r0
 80076a2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80076a4:	e012      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	3324      	adds	r3, #36	; 0x24
 80076aa:	2102      	movs	r1, #2
 80076ac:	4618      	mov	r0, r3
 80076ae:	f000 fd7b 	bl	80081a8 <RCCEx_PLL3_Config>
 80076b2:	4603      	mov	r3, r0
 80076b4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80076b6:	e009      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	75fb      	strb	r3, [r7, #23]
      break;
 80076bc:	e006      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80076be:	bf00      	nop
 80076c0:	e004      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80076c2:	bf00      	nop
 80076c4:	e002      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80076c6:	bf00      	nop
 80076c8:	e000      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80076ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80076cc:	7dfb      	ldrb	r3, [r7, #23]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10a      	bne.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80076d2:	4b65      	ldr	r3, [pc, #404]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80076d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80076e0:	4961      	ldr	r1, [pc, #388]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	658b      	str	r3, [r1, #88]	; 0x58
 80076e6:	e001      	b.n	80076ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076e8:	7dfb      	ldrb	r3, [r7, #23]
 80076ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d04b      	beq.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076fe:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007702:	d02e      	beq.n	8007762 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8007704:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007708:	d828      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800770a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800770e:	d02a      	beq.n	8007766 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8007710:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007714:	d822      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007716:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800771a:	d026      	beq.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800771c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007720:	d81c      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8007722:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007726:	d010      	beq.n	800774a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8007728:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800772c:	d816      	bhi.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800772e:	2b00      	cmp	r3, #0
 8007730:	d01d      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007732:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007736:	d111      	bne.n	800775c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	3304      	adds	r3, #4
 800773c:	2100      	movs	r1, #0
 800773e:	4618      	mov	r0, r3
 8007740:	f000 fc80 	bl	8008044 <RCCEx_PLL2_Config>
 8007744:	4603      	mov	r3, r0
 8007746:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007748:	e012      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	3324      	adds	r3, #36	; 0x24
 800774e:	2102      	movs	r1, #2
 8007750:	4618      	mov	r0, r3
 8007752:	f000 fd29 	bl	80081a8 <RCCEx_PLL3_Config>
 8007756:	4603      	mov	r3, r0
 8007758:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800775a:	e009      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	75fb      	strb	r3, [r7, #23]
      break;
 8007760:	e006      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007762:	bf00      	nop
 8007764:	e004      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8007766:	bf00      	nop
 8007768:	e002      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800776a:	bf00      	nop
 800776c:	e000      	b.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800776e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007770:	7dfb      	ldrb	r3, [r7, #23]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10a      	bne.n	800778c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007776:	4b3c      	ldr	r3, [pc, #240]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800777a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007784:	4938      	ldr	r1, [pc, #224]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007786:	4313      	orrs	r3, r2
 8007788:	658b      	str	r3, [r1, #88]	; 0x58
 800778a:	e001      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800778c:	7dfb      	ldrb	r3, [r7, #23]
 800778e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 0308 	and.w	r3, r3, #8
 8007798:	2b00      	cmp	r3, #0
 800779a:	d01a      	beq.n	80077d2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077a6:	d10a      	bne.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	3324      	adds	r3, #36	; 0x24
 80077ac:	2102      	movs	r1, #2
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fcfa 	bl	80081a8 <RCCEx_PLL3_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80077be:	4b2a      	ldr	r3, [pc, #168]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80077c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077c2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077cc:	4926      	ldr	r1, [pc, #152]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80077ce:	4313      	orrs	r3, r2
 80077d0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0310 	and.w	r3, r3, #16
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d01a      	beq.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077e8:	d10a      	bne.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	3324      	adds	r3, #36	; 0x24
 80077ee:	2102      	movs	r1, #2
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fcd9 	bl	80081a8 <RCCEx_PLL3_Config>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007800:	4b19      	ldr	r3, [pc, #100]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007804:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800780e:	4916      	ldr	r1, [pc, #88]	; (8007868 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8007810:	4313      	orrs	r3, r2
 8007812:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800781c:	2b00      	cmp	r3, #0
 800781e:	d036      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007826:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800782a:	d01f      	beq.n	800786c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800782c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007830:	d817      	bhi.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8007832:	2b00      	cmp	r3, #0
 8007834:	d003      	beq.n	800783e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8007836:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800783a:	d009      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800783c:	e011      	b.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	3304      	adds	r3, #4
 8007842:	2100      	movs	r1, #0
 8007844:	4618      	mov	r0, r3
 8007846:	f000 fbfd 	bl	8008044 <RCCEx_PLL2_Config>
 800784a:	4603      	mov	r3, r0
 800784c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800784e:	e00e      	b.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3324      	adds	r3, #36	; 0x24
 8007854:	2102      	movs	r1, #2
 8007856:	4618      	mov	r0, r3
 8007858:	f000 fca6 	bl	80081a8 <RCCEx_PLL3_Config>
 800785c:	4603      	mov	r3, r0
 800785e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007860:	e005      	b.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	75fb      	strb	r3, [r7, #23]
      break;
 8007866:	e002      	b.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8007868:	58024400 	.word	0x58024400
      break;
 800786c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800786e:	7dfb      	ldrb	r3, [r7, #23]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d10a      	bne.n	800788a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007874:	4b93      	ldr	r3, [pc, #588]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007878:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007882:	4990      	ldr	r1, [pc, #576]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007884:	4313      	orrs	r3, r2
 8007886:	658b      	str	r3, [r1, #88]	; 0x58
 8007888:	e001      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800788a:	7dfb      	ldrb	r3, [r7, #23]
 800788c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007896:	2b00      	cmp	r3, #0
 8007898:	d033      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078a0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078a4:	d01c      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80078a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80078aa:	d816      	bhi.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80078ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078b0:	d003      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80078b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078b6:	d007      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80078b8:	e00f      	b.n	80078da <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078ba:	4b82      	ldr	r3, [pc, #520]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80078bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078be:	4a81      	ldr	r2, [pc, #516]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80078c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80078c6:	e00c      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	3324      	adds	r3, #36	; 0x24
 80078cc:	2101      	movs	r1, #1
 80078ce:	4618      	mov	r0, r3
 80078d0:	f000 fc6a 	bl	80081a8 <RCCEx_PLL3_Config>
 80078d4:	4603      	mov	r3, r0
 80078d6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80078d8:	e003      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	75fb      	strb	r3, [r7, #23]
      break;
 80078de:	e000      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80078e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078e2:	7dfb      	ldrb	r3, [r7, #23]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10a      	bne.n	80078fe <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80078e8:	4b76      	ldr	r3, [pc, #472]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80078ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078f6:	4973      	ldr	r1, [pc, #460]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80078f8:	4313      	orrs	r3, r2
 80078fa:	654b      	str	r3, [r1, #84]	; 0x54
 80078fc:	e001      	b.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078fe:	7dfb      	ldrb	r3, [r7, #23]
 8007900:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800790a:	2b00      	cmp	r3, #0
 800790c:	d029      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d003      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8007916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800791a:	d007      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800791c:	e00f      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800791e:	4b69      	ldr	r3, [pc, #420]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007922:	4a68      	ldr	r2, [pc, #416]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007928:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800792a:	e00b      	b.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	3304      	adds	r3, #4
 8007930:	2102      	movs	r1, #2
 8007932:	4618      	mov	r0, r3
 8007934:	f000 fb86 	bl	8008044 <RCCEx_PLL2_Config>
 8007938:	4603      	mov	r3, r0
 800793a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800793c:	e002      	b.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	75fb      	strb	r3, [r7, #23]
      break;
 8007942:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007944:	7dfb      	ldrb	r3, [r7, #23]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d109      	bne.n	800795e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800794a:	4b5e      	ldr	r3, [pc, #376]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800794c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800794e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007956:	495b      	ldr	r1, [pc, #364]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007958:	4313      	orrs	r3, r2
 800795a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800795c:	e001      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795e:	7dfb      	ldrb	r3, [r7, #23]
 8007960:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	3324      	adds	r3, #36	; 0x24
 8007972:	2102      	movs	r1, #2
 8007974:	4618      	mov	r0, r3
 8007976:	f000 fc17 	bl	80081a8 <RCCEx_PLL3_Config>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d001      	beq.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800798c:	2b00      	cmp	r3, #0
 800798e:	d030      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007994:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007998:	d017      	beq.n	80079ca <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800799a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800799e:	d811      	bhi.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80079a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079a4:	d013      	beq.n	80079ce <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80079a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079aa:	d80b      	bhi.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d010      	beq.n	80079d2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80079b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079b4:	d106      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079b6:	4b43      	ldr	r3, [pc, #268]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80079b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ba:	4a42      	ldr	r2, [pc, #264]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80079bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079c0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80079c2:	e007      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	75fb      	strb	r3, [r7, #23]
      break;
 80079c8:	e004      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80079ca:	bf00      	nop
 80079cc:	e002      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80079ce:	bf00      	nop
 80079d0:	e000      	b.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80079d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079d4:	7dfb      	ldrb	r3, [r7, #23]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d109      	bne.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80079da:	4b3a      	ldr	r3, [pc, #232]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80079dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079e6:	4937      	ldr	r1, [pc, #220]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80079e8:	4313      	orrs	r3, r2
 80079ea:	654b      	str	r3, [r1, #84]	; 0x54
 80079ec:	e001      	b.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079ee:	7dfb      	ldrb	r3, [r7, #23]
 80079f0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d008      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079fe:	4b31      	ldr	r3, [pc, #196]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a02:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a0a:	492e      	ldr	r1, [pc, #184]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d009      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007a1c:	4b29      	ldr	r3, [pc, #164]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007a2a:	4926      	ldr	r1, [pc, #152]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d008      	beq.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a3c:	4b21      	ldr	r3, [pc, #132]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a40:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a48:	491e      	ldr	r1, [pc, #120]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a4a:	4313      	orrs	r3, r2
 8007a4c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d00d      	beq.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a5a:	4b1a      	ldr	r3, [pc, #104]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	4a19      	ldr	r2, [pc, #100]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a64:	6113      	str	r3, [r2, #16]
 8007a66:	4b17      	ldr	r3, [pc, #92]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a68:	691a      	ldr	r2, [r3, #16]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007a70:	4914      	ldr	r1, [pc, #80]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	da08      	bge.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a7e:	4b11      	ldr	r3, [pc, #68]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a8a:	490e      	ldr	r1, [pc, #56]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d009      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007a9c:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007a9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aa0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aaa:	4906      	ldr	r1, [pc, #24]	; (8007ac4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8007ab0:	7dbb      	ldrb	r3, [r7, #22]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d101      	bne.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	e000      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	58024400 	.word	0x58024400

08007ac8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007acc:	f7ff f860 	bl	8006b90 <HAL_RCC_GetHCLKFreq>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	4b06      	ldr	r3, [pc, #24]	; (8007aec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	091b      	lsrs	r3, r3, #4
 8007ad8:	f003 0307 	and.w	r3, r3, #7
 8007adc:	4904      	ldr	r1, [pc, #16]	; (8007af0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007ade:	5ccb      	ldrb	r3, [r1, r3]
 8007ae0:	f003 031f 	and.w	r3, r3, #31
 8007ae4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	58024400 	.word	0x58024400
 8007af0:	0800b114 	.word	0x0800b114

08007af4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b089      	sub	sp, #36	; 0x24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007afc:	4ba1      	ldr	r3, [pc, #644]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b00:	f003 0303 	and.w	r3, r3, #3
 8007b04:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007b06:	4b9f      	ldr	r3, [pc, #636]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0a:	0b1b      	lsrs	r3, r3, #12
 8007b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b10:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007b12:	4b9c      	ldr	r3, [pc, #624]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b16:	091b      	lsrs	r3, r3, #4
 8007b18:	f003 0301 	and.w	r3, r3, #1
 8007b1c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007b1e:	4b99      	ldr	r3, [pc, #612]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b22:	08db      	lsrs	r3, r3, #3
 8007b24:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	fb02 f303 	mul.w	r3, r2, r3
 8007b2e:	ee07 3a90 	vmov	s15, r3
 8007b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b36:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 8111 	beq.w	8007d64 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	f000 8083 	beq.w	8007c50 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	f200 80a1 	bhi.w	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d003      	beq.n	8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d056      	beq.n	8007c0c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007b5e:	e099      	b.n	8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b60:	4b88      	ldr	r3, [pc, #544]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 0320 	and.w	r3, r3, #32
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d02d      	beq.n	8007bc8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b6c:	4b85      	ldr	r3, [pc, #532]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	08db      	lsrs	r3, r3, #3
 8007b72:	f003 0303 	and.w	r3, r3, #3
 8007b76:	4a84      	ldr	r2, [pc, #528]	; (8007d88 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007b78:	fa22 f303 	lsr.w	r3, r2, r3
 8007b7c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	ee07 3a90 	vmov	s15, r3
 8007b84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	ee07 3a90 	vmov	s15, r3
 8007b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b96:	4b7b      	ldr	r3, [pc, #492]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b9e:	ee07 3a90 	vmov	s15, r3
 8007ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007baa:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bc2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007bc6:	e087      	b.n	8007cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	ee07 3a90 	vmov	s15, r3
 8007bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bd2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007d90 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007bd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bda:	4b6a      	ldr	r3, [pc, #424]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007be2:	ee07 3a90 	vmov	s15, r3
 8007be6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bea:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bee:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c06:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c0a:	e065      	b.n	8007cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	ee07 3a90 	vmov	s15, r3
 8007c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c16:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c1e:	4b59      	ldr	r3, [pc, #356]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c26:	ee07 3a90 	vmov	s15, r3
 8007c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c32:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c4a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c4e:	e043      	b.n	8007cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	ee07 3a90 	vmov	s15, r3
 8007c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c5a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007d98 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c62:	4b48      	ldr	r3, [pc, #288]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c6a:	ee07 3a90 	vmov	s15, r3
 8007c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c72:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c76:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c8e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c92:	e021      	b.n	8007cd8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	ee07 3a90 	vmov	s15, r3
 8007c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c9e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007d94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007ca2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ca6:	4b37      	ldr	r3, [pc, #220]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007caa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cae:	ee07 3a90 	vmov	s15, r3
 8007cb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cba:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007d8c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007cbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cd2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cd6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007cd8:	4b2a      	ldr	r3, [pc, #168]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cdc:	0a5b      	lsrs	r3, r3, #9
 8007cde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ce2:	ee07 3a90 	vmov	s15, r3
 8007ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007cee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007cf2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cfe:	ee17 2a90 	vmov	r2, s15
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007d06:	4b1f      	ldr	r3, [pc, #124]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d0a:	0c1b      	lsrs	r3, r3, #16
 8007d0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d10:	ee07 3a90 	vmov	s15, r3
 8007d14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d1c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d20:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d2c:	ee17 2a90 	vmov	r2, s15
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007d34:	4b13      	ldr	r3, [pc, #76]	; (8007d84 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d38:	0e1b      	lsrs	r3, r3, #24
 8007d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d3e:	ee07 3a90 	vmov	s15, r3
 8007d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d46:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d4a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d4e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d5a:	ee17 2a90 	vmov	r2, s15
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007d62:	e008      	b.n	8007d76 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	609a      	str	r2, [r3, #8]
}
 8007d76:	bf00      	nop
 8007d78:	3724      	adds	r7, #36	; 0x24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	58024400 	.word	0x58024400
 8007d88:	03d09000 	.word	0x03d09000
 8007d8c:	46000000 	.word	0x46000000
 8007d90:	4c742400 	.word	0x4c742400
 8007d94:	4a742400 	.word	0x4a742400
 8007d98:	4af42400 	.word	0x4af42400

08007d9c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b089      	sub	sp, #36	; 0x24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007da4:	4ba1      	ldr	r3, [pc, #644]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da8:	f003 0303 	and.w	r3, r3, #3
 8007dac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007dae:	4b9f      	ldr	r3, [pc, #636]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db2:	0d1b      	lsrs	r3, r3, #20
 8007db4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007db8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007dba:	4b9c      	ldr	r3, [pc, #624]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dbe:	0a1b      	lsrs	r3, r3, #8
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007dc6:	4b99      	ldr	r3, [pc, #612]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dca:	08db      	lsrs	r3, r3, #3
 8007dcc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007dd0:	693a      	ldr	r2, [r7, #16]
 8007dd2:	fb02 f303 	mul.w	r3, r2, r3
 8007dd6:	ee07 3a90 	vmov	s15, r3
 8007dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dde:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 8111 	beq.w	800800c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	2b02      	cmp	r3, #2
 8007dee:	f000 8083 	beq.w	8007ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	f200 80a1 	bhi.w	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d003      	beq.n	8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d056      	beq.n	8007eb4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007e06:	e099      	b.n	8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e08:	4b88      	ldr	r3, [pc, #544]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f003 0320 	and.w	r3, r3, #32
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d02d      	beq.n	8007e70 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e14:	4b85      	ldr	r3, [pc, #532]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	08db      	lsrs	r3, r3, #3
 8007e1a:	f003 0303 	and.w	r3, r3, #3
 8007e1e:	4a84      	ldr	r2, [pc, #528]	; (8008030 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007e20:	fa22 f303 	lsr.w	r3, r2, r3
 8007e24:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	ee07 3a90 	vmov	s15, r3
 8007e2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	ee07 3a90 	vmov	s15, r3
 8007e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e3e:	4b7b      	ldr	r3, [pc, #492]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e46:	ee07 3a90 	vmov	s15, r3
 8007e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e4e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e52:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e6a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007e6e:	e087      	b.n	8007f80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	ee07 3a90 	vmov	s15, r3
 8007e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e7a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008038 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e82:	4b6a      	ldr	r3, [pc, #424]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e8a:	ee07 3a90 	vmov	s15, r3
 8007e8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e92:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e96:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ea2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ea6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007eae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007eb2:	e065      	b.n	8007f80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	ee07 3a90 	vmov	s15, r3
 8007eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ebe:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800803c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007ec2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ec6:	4b59      	ldr	r3, [pc, #356]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ece:	ee07 3a90 	vmov	s15, r3
 8007ed2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ed6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007eda:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007ede:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ee2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ee6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007eea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007eee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ef2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ef6:	e043      	b.n	8007f80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	ee07 3a90 	vmov	s15, r3
 8007efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f02:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008040 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007f06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f0a:	4b48      	ldr	r3, [pc, #288]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f12:	ee07 3a90 	vmov	s15, r3
 8007f16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f1a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f1e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f36:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f3a:	e021      	b.n	8007f80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	ee07 3a90 	vmov	s15, r3
 8007f42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f46:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800803c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007f4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f4e:	4b37      	ldr	r3, [pc, #220]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f56:	ee07 3a90 	vmov	s15, r3
 8007f5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f62:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008034 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007f66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f7a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f7e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007f80:	4b2a      	ldr	r3, [pc, #168]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f84:	0a5b      	lsrs	r3, r3, #9
 8007f86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f8a:	ee07 3a90 	vmov	s15, r3
 8007f8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f92:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007f96:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f9a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fa6:	ee17 2a90 	vmov	r2, s15
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007fae:	4b1f      	ldr	r3, [pc, #124]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	0c1b      	lsrs	r3, r3, #16
 8007fb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fb8:	ee07 3a90 	vmov	s15, r3
 8007fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007fc4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007fc8:	edd7 6a07 	vldr	s13, [r7, #28]
 8007fcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007fd4:	ee17 2a90 	vmov	r2, s15
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007fdc:	4b13      	ldr	r3, [pc, #76]	; (800802c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe0:	0e1b      	lsrs	r3, r3, #24
 8007fe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007fe6:	ee07 3a90 	vmov	s15, r3
 8007fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fee:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ff2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ff6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ffe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008002:	ee17 2a90 	vmov	r2, s15
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800800a:	e008      	b.n	800801e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2200      	movs	r2, #0
 8008010:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	609a      	str	r2, [r3, #8]
}
 800801e:	bf00      	nop
 8008020:	3724      	adds	r7, #36	; 0x24
 8008022:	46bd      	mov	sp, r7
 8008024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008028:	4770      	bx	lr
 800802a:	bf00      	nop
 800802c:	58024400 	.word	0x58024400
 8008030:	03d09000 	.word	0x03d09000
 8008034:	46000000 	.word	0x46000000
 8008038:	4c742400 	.word	0x4c742400
 800803c:	4a742400 	.word	0x4a742400
 8008040:	4af42400 	.word	0x4af42400

08008044 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008052:	4b53      	ldr	r3, [pc, #332]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008054:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008056:	f003 0303 	and.w	r3, r3, #3
 800805a:	2b03      	cmp	r3, #3
 800805c:	d101      	bne.n	8008062 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e099      	b.n	8008196 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008062:	4b4f      	ldr	r3, [pc, #316]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a4e      	ldr	r2, [pc, #312]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008068:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800806c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800806e:	f7fa fdf5 	bl	8002c5c <HAL_GetTick>
 8008072:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008074:	e008      	b.n	8008088 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008076:	f7fa fdf1 	bl	8002c5c <HAL_GetTick>
 800807a:	4602      	mov	r2, r0
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	2b02      	cmp	r3, #2
 8008082:	d901      	bls.n	8008088 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e086      	b.n	8008196 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008088:	4b45      	ldr	r3, [pc, #276]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1f0      	bne.n	8008076 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008094:	4b42      	ldr	r3, [pc, #264]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008098:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	031b      	lsls	r3, r3, #12
 80080a2:	493f      	ldr	r1, [pc, #252]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	628b      	str	r3, [r1, #40]	; 0x28
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	3b01      	subs	r3, #1
 80080ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	3b01      	subs	r3, #1
 80080b8:	025b      	lsls	r3, r3, #9
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	431a      	orrs	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	3b01      	subs	r3, #1
 80080c4:	041b      	lsls	r3, r3, #16
 80080c6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80080ca:	431a      	orrs	r2, r3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	691b      	ldr	r3, [r3, #16]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	061b      	lsls	r3, r3, #24
 80080d4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80080d8:	4931      	ldr	r1, [pc, #196]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080da:	4313      	orrs	r3, r2
 80080dc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80080de:	4b30      	ldr	r3, [pc, #192]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	492d      	ldr	r1, [pc, #180]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080ec:	4313      	orrs	r3, r2
 80080ee:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80080f0:	4b2b      	ldr	r3, [pc, #172]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f4:	f023 0220 	bic.w	r2, r3, #32
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	4928      	ldr	r1, [pc, #160]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 80080fe:	4313      	orrs	r3, r2
 8008100:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008102:	4b27      	ldr	r3, [pc, #156]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008106:	4a26      	ldr	r2, [pc, #152]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008108:	f023 0310 	bic.w	r3, r3, #16
 800810c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800810e:	4b24      	ldr	r3, [pc, #144]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008110:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008112:	4b24      	ldr	r3, [pc, #144]	; (80081a4 <RCCEx_PLL2_Config+0x160>)
 8008114:	4013      	ands	r3, r2
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	69d2      	ldr	r2, [r2, #28]
 800811a:	00d2      	lsls	r2, r2, #3
 800811c:	4920      	ldr	r1, [pc, #128]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800811e:	4313      	orrs	r3, r2
 8008120:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008122:	4b1f      	ldr	r3, [pc, #124]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008126:	4a1e      	ldr	r2, [pc, #120]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008128:	f043 0310 	orr.w	r3, r3, #16
 800812c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d106      	bne.n	8008142 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008134:	4b1a      	ldr	r3, [pc, #104]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008138:	4a19      	ldr	r2, [pc, #100]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800813a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800813e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008140:	e00f      	b.n	8008162 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d106      	bne.n	8008156 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008148:	4b15      	ldr	r3, [pc, #84]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800814a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800814c:	4a14      	ldr	r2, [pc, #80]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800814e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008152:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008154:	e005      	b.n	8008162 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008156:	4b12      	ldr	r3, [pc, #72]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800815a:	4a11      	ldr	r2, [pc, #68]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800815c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008160:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008162:	4b0f      	ldr	r3, [pc, #60]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a0e      	ldr	r2, [pc, #56]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 8008168:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800816c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800816e:	f7fa fd75 	bl	8002c5c <HAL_GetTick>
 8008172:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008174:	e008      	b.n	8008188 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008176:	f7fa fd71 	bl	8002c5c <HAL_GetTick>
 800817a:	4602      	mov	r2, r0
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	1ad3      	subs	r3, r2, r3
 8008180:	2b02      	cmp	r3, #2
 8008182:	d901      	bls.n	8008188 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008184:	2303      	movs	r3, #3
 8008186:	e006      	b.n	8008196 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008188:	4b05      	ldr	r3, [pc, #20]	; (80081a0 <RCCEx_PLL2_Config+0x15c>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008190:	2b00      	cmp	r3, #0
 8008192:	d0f0      	beq.n	8008176 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008194:	7bfb      	ldrb	r3, [r7, #15]
}
 8008196:	4618      	mov	r0, r3
 8008198:	3710      	adds	r7, #16
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	58024400 	.word	0x58024400
 80081a4:	ffff0007 	.word	0xffff0007

080081a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
 80081b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081b2:	2300      	movs	r3, #0
 80081b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081b6:	4b53      	ldr	r3, [pc, #332]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80081b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ba:	f003 0303 	and.w	r3, r3, #3
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d101      	bne.n	80081c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e099      	b.n	80082fa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081c6:	4b4f      	ldr	r3, [pc, #316]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a4e      	ldr	r2, [pc, #312]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081d2:	f7fa fd43 	bl	8002c5c <HAL_GetTick>
 80081d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081d8:	e008      	b.n	80081ec <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80081da:	f7fa fd3f 	bl	8002c5c <HAL_GetTick>
 80081de:	4602      	mov	r2, r0
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	d901      	bls.n	80081ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081e8:	2303      	movs	r3, #3
 80081ea:	e086      	b.n	80082fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081ec:	4b45      	ldr	r3, [pc, #276]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d1f0      	bne.n	80081da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80081f8:	4b42      	ldr	r3, [pc, #264]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80081fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	051b      	lsls	r3, r3, #20
 8008206:	493f      	ldr	r1, [pc, #252]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008208:	4313      	orrs	r3, r2
 800820a:	628b      	str	r3, [r1, #40]	; 0x28
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	3b01      	subs	r3, #1
 8008212:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	3b01      	subs	r3, #1
 800821c:	025b      	lsls	r3, r3, #9
 800821e:	b29b      	uxth	r3, r3
 8008220:	431a      	orrs	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	3b01      	subs	r3, #1
 8008228:	041b      	lsls	r3, r3, #16
 800822a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800822e:	431a      	orrs	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	691b      	ldr	r3, [r3, #16]
 8008234:	3b01      	subs	r3, #1
 8008236:	061b      	lsls	r3, r3, #24
 8008238:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800823c:	4931      	ldr	r1, [pc, #196]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 800823e:	4313      	orrs	r3, r2
 8008240:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008242:	4b30      	ldr	r3, [pc, #192]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008246:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	492d      	ldr	r1, [pc, #180]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008250:	4313      	orrs	r3, r2
 8008252:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008254:	4b2b      	ldr	r3, [pc, #172]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008258:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	699b      	ldr	r3, [r3, #24]
 8008260:	4928      	ldr	r1, [pc, #160]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008262:	4313      	orrs	r3, r2
 8008264:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008266:	4b27      	ldr	r3, [pc, #156]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800826a:	4a26      	ldr	r2, [pc, #152]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 800826c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008270:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008272:	4b24      	ldr	r3, [pc, #144]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008274:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008276:	4b24      	ldr	r3, [pc, #144]	; (8008308 <RCCEx_PLL3_Config+0x160>)
 8008278:	4013      	ands	r3, r2
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	69d2      	ldr	r2, [r2, #28]
 800827e:	00d2      	lsls	r2, r2, #3
 8008280:	4920      	ldr	r1, [pc, #128]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008282:	4313      	orrs	r3, r2
 8008284:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008286:	4b1f      	ldr	r3, [pc, #124]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	4a1e      	ldr	r2, [pc, #120]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 800828c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008290:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d106      	bne.n	80082a6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008298:	4b1a      	ldr	r3, [pc, #104]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 800829a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800829c:	4a19      	ldr	r2, [pc, #100]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 800829e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80082a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80082a4:	e00f      	b.n	80082c6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d106      	bne.n	80082ba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80082ac:	4b15      	ldr	r3, [pc, #84]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082b0:	4a14      	ldr	r2, [pc, #80]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082b2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80082b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80082b8:	e005      	b.n	80082c6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082ba:	4b12      	ldr	r3, [pc, #72]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082be:	4a11      	ldr	r2, [pc, #68]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80082c4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082c6:	4b0f      	ldr	r3, [pc, #60]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a0e      	ldr	r2, [pc, #56]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082d2:	f7fa fcc3 	bl	8002c5c <HAL_GetTick>
 80082d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082d8:	e008      	b.n	80082ec <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80082da:	f7fa fcbf 	bl	8002c5c <HAL_GetTick>
 80082de:	4602      	mov	r2, r0
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	1ad3      	subs	r3, r2, r3
 80082e4:	2b02      	cmp	r3, #2
 80082e6:	d901      	bls.n	80082ec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082e8:	2303      	movs	r3, #3
 80082ea:	e006      	b.n	80082fa <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082ec:	4b05      	ldr	r3, [pc, #20]	; (8008304 <RCCEx_PLL3_Config+0x15c>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d0f0      	beq.n	80082da <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80082f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3710      	adds	r7, #16
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	58024400 	.word	0x58024400
 8008308:	ffff0007 	.word	0xffff0007

0800830c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b084      	sub	sp, #16
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d101      	bne.n	800831e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800831a:	2301      	movs	r3, #1
 800831c:	e0f1      	b.n	8008502 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4a78      	ldr	r2, [pc, #480]	; (800850c <HAL_SPI_Init+0x200>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d00f      	beq.n	800834e <HAL_SPI_Init+0x42>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4a77      	ldr	r2, [pc, #476]	; (8008510 <HAL_SPI_Init+0x204>)
 8008334:	4293      	cmp	r3, r2
 8008336:	d00a      	beq.n	800834e <HAL_SPI_Init+0x42>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	4a75      	ldr	r2, [pc, #468]	; (8008514 <HAL_SPI_Init+0x208>)
 800833e:	4293      	cmp	r3, r2
 8008340:	d005      	beq.n	800834e <HAL_SPI_Init+0x42>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	2b0f      	cmp	r3, #15
 8008348:	d901      	bls.n	800834e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e0d9      	b.n	8008502 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f001 faa2 	bl	8009898 <SPI_GetPacketSize>
 8008354:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a6c      	ldr	r2, [pc, #432]	; (800850c <HAL_SPI_Init+0x200>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d00c      	beq.n	800837a <HAL_SPI_Init+0x6e>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a6a      	ldr	r2, [pc, #424]	; (8008510 <HAL_SPI_Init+0x204>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d007      	beq.n	800837a <HAL_SPI_Init+0x6e>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a69      	ldr	r2, [pc, #420]	; (8008514 <HAL_SPI_Init+0x208>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d002      	beq.n	800837a <HAL_SPI_Init+0x6e>
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b08      	cmp	r3, #8
 8008378:	d811      	bhi.n	800839e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800837e:	4a63      	ldr	r2, [pc, #396]	; (800850c <HAL_SPI_Init+0x200>)
 8008380:	4293      	cmp	r3, r2
 8008382:	d009      	beq.n	8008398 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4a61      	ldr	r2, [pc, #388]	; (8008510 <HAL_SPI_Init+0x204>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d004      	beq.n	8008398 <HAL_SPI_Init+0x8c>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a60      	ldr	r2, [pc, #384]	; (8008514 <HAL_SPI_Init+0x208>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d104      	bne.n	80083a2 <HAL_SPI_Init+0x96>
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b10      	cmp	r3, #16
 800839c:	d901      	bls.n	80083a2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e0af      	b.n	8008502 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80083a8:	b2db      	uxtb	r3, r3
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d106      	bne.n	80083bc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f7fa f8b2 	bl	8002520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2202      	movs	r2, #2
 80083c0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f022 0201 	bic.w	r2, r2, #1
 80083d2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 80083de:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80083e8:	d119      	bne.n	800841e <HAL_SPI_Init+0x112>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083f2:	d103      	bne.n	80083fc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d008      	beq.n	800840e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008400:	2b00      	cmp	r3, #0
 8008402:	d10c      	bne.n	800841e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008408:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800840c:	d107      	bne.n	800841e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	681a      	ldr	r2, [r3, #0]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800841c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69da      	ldr	r2, [r3, #28]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008426:	431a      	orrs	r2, r3
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	431a      	orrs	r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008430:	ea42 0103 	orr.w	r1, r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68da      	ldr	r2, [r3, #12]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	430a      	orrs	r2, r1
 800843e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008448:	431a      	orrs	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800844e:	431a      	orrs	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	431a      	orrs	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	431a      	orrs	r2, r3
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	695b      	ldr	r3, [r3, #20]
 8008460:	431a      	orrs	r2, r3
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a1b      	ldr	r3, [r3, #32]
 8008466:	431a      	orrs	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	431a      	orrs	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008472:	431a      	orrs	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	431a      	orrs	r2, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800847e:	ea42 0103 	orr.w	r1, r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	430a      	orrs	r2, r1
 800848c:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d113      	bne.n	80084be <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084a8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80084bc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f022 0201 	bic.w	r2, r2, #1
 80084cc:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00a      	beq.n	80084f0 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	430a      	orrs	r2, r1
 80084ee:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	3710      	adds	r7, #16
 8008506:	46bd      	mov	sp, r7
 8008508:	bd80      	pop	{r7, pc}
 800850a:	bf00      	nop
 800850c:	40013000 	.word	0x40013000
 8008510:	40003800 	.word	0x40003800
 8008514:	40003c00 	.word	0x40003c00

08008518 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b08a      	sub	sp, #40	; 0x28
 800851c:	af02      	add	r7, sp, #8
 800851e:	60f8      	str	r0, [r7, #12]
 8008520:	60b9      	str	r1, [r7, #8]
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	4613      	mov	r3, r2
 8008526:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3320      	adds	r3, #32
 800852e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008530:	2300      	movs	r3, #0
 8008532:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800853a:	2b01      	cmp	r3, #1
 800853c:	d101      	bne.n	8008542 <HAL_SPI_Transmit+0x2a>
 800853e:	2302      	movs	r3, #2
 8008540:	e1d7      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2201      	movs	r2, #1
 8008546:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800854a:	f7fa fb87 	bl	8002c5c <HAL_GetTick>
 800854e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008556:	b2db      	uxtb	r3, r3
 8008558:	2b01      	cmp	r3, #1
 800855a:	d007      	beq.n	800856c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800855c:	2302      	movs	r3, #2
 800855e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008568:	7efb      	ldrb	r3, [r7, #27]
 800856a:	e1c2      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d002      	beq.n	8008578 <HAL_SPI_Transmit+0x60>
 8008572:	88fb      	ldrh	r3, [r7, #6]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d107      	bne.n	8008588 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2200      	movs	r2, #0
 8008580:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008584:	7efb      	ldrb	r3, [r7, #27]
 8008586:	e1b4      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2203      	movs	r2, #3
 800858c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	68ba      	ldr	r2, [r7, #8]
 800859c:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	88fa      	ldrh	r2, [r7, #6]
 80085a2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	88fa      	ldrh	r2, [r7, #6]
 80085aa:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80085d8:	d107      	bne.n	80085ea <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685a      	ldr	r2, [r3, #4]
 80085f0:	4b96      	ldr	r3, [pc, #600]	; (800884c <HAL_SPI_Transmit+0x334>)
 80085f2:	4013      	ands	r3, r2
 80085f4:	88f9      	ldrh	r1, [r7, #6]
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	6812      	ldr	r2, [r2, #0]
 80085fa:	430b      	orrs	r3, r1
 80085fc:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f042 0201 	orr.w	r2, r2, #1
 800860c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008616:	d107      	bne.n	8008628 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008626:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	2b0f      	cmp	r3, #15
 800862e:	d947      	bls.n	80086c0 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008630:	e03f      	b.n	80086b2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	695b      	ldr	r3, [r3, #20]
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	2b02      	cmp	r3, #2
 800863e:	d114      	bne.n	800866a <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6812      	ldr	r2, [r2, #0]
 800864a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008650:	1d1a      	adds	r2, r3, #4
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	b29a      	uxth	r2, r3
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008668:	e023      	b.n	80086b2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800866a:	f7fa faf7 	bl	8002c5c <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	683a      	ldr	r2, [r7, #0]
 8008676:	429a      	cmp	r2, r3
 8008678:	d803      	bhi.n	8008682 <HAL_SPI_Transmit+0x16a>
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008680:	d102      	bne.n	8008688 <HAL_SPI_Transmit+0x170>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d114      	bne.n	80086b2 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008688:	68f8      	ldr	r0, [r7, #12]
 800868a:	f001 f837 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800869c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2201      	movs	r2, #1
 80086aa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 80086ae:	2303      	movs	r3, #3
 80086b0:	e11f      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d1b9      	bne.n	8008632 <HAL_SPI_Transmit+0x11a>
 80086be:	e0f2      	b.n	80088a6 <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	2b07      	cmp	r3, #7
 80086c6:	f240 80e7 	bls.w	8008898 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80086ca:	e05d      	b.n	8008788 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b02      	cmp	r3, #2
 80086d8:	d132      	bne.n	8008740 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d918      	bls.n	8008718 <HAL_SPI_Transmit+0x200>
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d014      	beq.n	8008718 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	6812      	ldr	r2, [r2, #0]
 80086f8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086fe:	1d1a      	adds	r2, r3, #4
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800870a:	b29b      	uxth	r3, r3
 800870c:	3b02      	subs	r3, #2
 800870e:	b29a      	uxth	r2, r3
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008716:	e037      	b.n	8008788 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800871c:	881a      	ldrh	r2, [r3, #0]
 800871e:	69fb      	ldr	r3, [r7, #28]
 8008720:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008726:	1c9a      	adds	r2, r3, #2
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008732:	b29b      	uxth	r3, r3
 8008734:	3b01      	subs	r3, #1
 8008736:	b29a      	uxth	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800873e:	e023      	b.n	8008788 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008740:	f7fa fa8c 	bl	8002c5c <HAL_GetTick>
 8008744:	4602      	mov	r2, r0
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	1ad3      	subs	r3, r2, r3
 800874a:	683a      	ldr	r2, [r7, #0]
 800874c:	429a      	cmp	r2, r3
 800874e:	d803      	bhi.n	8008758 <HAL_SPI_Transmit+0x240>
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008756:	d102      	bne.n	800875e <HAL_SPI_Transmit+0x246>
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d114      	bne.n	8008788 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800875e:	68f8      	ldr	r0, [r7, #12]
 8008760:	f000 ffcc 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2200      	movs	r2, #0
 8008768:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008772:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e0b4      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800878e:	b29b      	uxth	r3, r3
 8008790:	2b00      	cmp	r3, #0
 8008792:	d19b      	bne.n	80086cc <HAL_SPI_Transmit+0x1b4>
 8008794:	e087      	b.n	80088a6 <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	695b      	ldr	r3, [r3, #20]
 800879c:	f003 0302 	and.w	r3, r3, #2
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d155      	bne.n	8008850 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	2b03      	cmp	r3, #3
 80087ae:	d918      	bls.n	80087e2 <HAL_SPI_Transmit+0x2ca>
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087b4:	2b40      	cmp	r3, #64	; 0x40
 80087b6:	d914      	bls.n	80087e2 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	6812      	ldr	r2, [r2, #0]
 80087c2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087c8:	1d1a      	adds	r2, r3, #4
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087d4:	b29b      	uxth	r3, r3
 80087d6:	3b04      	subs	r3, #4
 80087d8:	b29a      	uxth	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80087e0:	e05a      	b.n	8008898 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d917      	bls.n	800881e <HAL_SPI_Transmit+0x306>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d013      	beq.n	800881e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087fa:	881a      	ldrh	r2, [r3, #0]
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008804:	1c9a      	adds	r2, r3, #2
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008810:	b29b      	uxth	r3, r3
 8008812:	3b02      	subs	r3, #2
 8008814:	b29a      	uxth	r2, r3
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800881c:	e03c      	b.n	8008898 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	3320      	adds	r3, #32
 8008828:	7812      	ldrb	r2, [r2, #0]
 800882a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008830:	1c5a      	adds	r2, r3, #1
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800883c:	b29b      	uxth	r3, r3
 800883e:	3b01      	subs	r3, #1
 8008840:	b29a      	uxth	r2, r3
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008848:	e026      	b.n	8008898 <HAL_SPI_Transmit+0x380>
 800884a:	bf00      	nop
 800884c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008850:	f7fa fa04 	bl	8002c5c <HAL_GetTick>
 8008854:	4602      	mov	r2, r0
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	1ad3      	subs	r3, r2, r3
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	429a      	cmp	r2, r3
 800885e:	d803      	bhi.n	8008868 <HAL_SPI_Transmit+0x350>
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008866:	d102      	bne.n	800886e <HAL_SPI_Transmit+0x356>
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d114      	bne.n	8008898 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 ff44 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008882:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008894:	2303      	movs	r3, #3
 8008896:	e02c      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800889e:	b29b      	uxth	r3, r3
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f47f af78 	bne.w	8008796 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	9300      	str	r3, [sp, #0]
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	2200      	movs	r2, #0
 80088ae:	2108      	movs	r1, #8
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f000 ffc3 	bl	800983c <SPI_WaitOnFlagUntilTimeout>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d007      	beq.n	80088cc <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088c2:	f043 0220 	orr.w	r2, r3, #32
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80088cc:	68f8      	ldr	r0, [r7, #12]
 80088ce:	f000 ff15 	bl	80096fc <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e000      	b.n	80088f2 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80088f0:	7efb      	ldrb	r3, [r7, #27]
}
 80088f2:	4618      	mov	r0, r3
 80088f4:	3720      	adds	r7, #32
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop

080088fc <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b08a      	sub	sp, #40	; 0x28
 8008900:	af02      	add	r7, sp, #8
 8008902:	60f8      	str	r0, [r7, #12]
 8008904:	60b9      	str	r1, [r7, #8]
 8008906:	603b      	str	r3, [r7, #0]
 8008908:	4613      	mov	r3, r2
 800890a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800890c:	2300      	movs	r3, #0
 800890e:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	3330      	adds	r3, #48	; 0x30
 8008916:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008920:	d112      	bne.n	8008948 <HAL_SPI_Receive+0x4c>
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	689b      	ldr	r3, [r3, #8]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d10e      	bne.n	8008948 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	2204      	movs	r2, #4
 800892e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008932:	88fa      	ldrh	r2, [r7, #6]
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	9300      	str	r3, [sp, #0]
 8008938:	4613      	mov	r3, r2
 800893a:	68ba      	ldr	r2, [r7, #8]
 800893c:	68b9      	ldr	r1, [r7, #8]
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f000 f9ce 	bl	8008ce0 <HAL_SPI_TransmitReceive>
 8008944:	4603      	mov	r3, r0
 8008946:	e1c7      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800894e:	2b01      	cmp	r3, #1
 8008950:	d101      	bne.n	8008956 <HAL_SPI_Receive+0x5a>
 8008952:	2302      	movs	r3, #2
 8008954:	e1c0      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2201      	movs	r2, #1
 800895a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800895e:	f7fa f97d 	bl	8002c5c <HAL_GetTick>
 8008962:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800896a:	b2db      	uxtb	r3, r3
 800896c:	2b01      	cmp	r3, #1
 800896e:	d007      	beq.n	8008980 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 8008970:	2302      	movs	r3, #2
 8008972:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800897c:	7ffb      	ldrb	r3, [r7, #31]
 800897e:	e1ab      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <HAL_SPI_Receive+0x90>
 8008986:	88fb      	ldrh	r3, [r7, #6]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d107      	bne.n	800899c <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008998:	7ffb      	ldrb	r3, [r7, #31]
 800899a:	e19d      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2204      	movs	r2, #4
 80089a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	2200      	movs	r2, #0
 80089a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	88fa      	ldrh	r2, [r7, #6]
 80089b6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	88fa      	ldrh	r2, [r7, #6]
 80089be:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2200      	movs	r2, #0
 80089c6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2200      	movs	r2, #0
 80089dc:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2200      	movs	r2, #0
 80089e2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	689b      	ldr	r3, [r3, #8]
 80089e8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80089ec:	d107      	bne.n	80089fe <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089fc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	685a      	ldr	r2, [r3, #4]
 8008a04:	4b94      	ldr	r3, [pc, #592]	; (8008c58 <HAL_SPI_Receive+0x35c>)
 8008a06:	4013      	ands	r3, r2
 8008a08:	88f9      	ldrh	r1, [r7, #6]
 8008a0a:	68fa      	ldr	r2, [r7, #12]
 8008a0c:	6812      	ldr	r2, [r2, #0]
 8008a0e:	430b      	orrs	r3, r1
 8008a10:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	681a      	ldr	r2, [r3, #0]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f042 0201 	orr.w	r2, r2, #1
 8008a20:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a2a:	d107      	bne.n	8008a3c <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	681a      	ldr	r2, [r3, #0]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a3a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	2b0f      	cmp	r3, #15
 8008a42:	d948      	bls.n	8008ad6 <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008a44:	e040      	b.n	8008ac8 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	695a      	ldr	r2, [r3, #20]
 8008a4c:	f248 0308 	movw	r3, #32776	; 0x8008
 8008a50:	4013      	ands	r3, r2
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d014      	beq.n	8008a80 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a5e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008a60:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008a66:	1d1a      	adds	r2, r3, #4
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	3b01      	subs	r3, #1
 8008a76:	b29a      	uxth	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008a7e:	e023      	b.n	8008ac8 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a80:	f7fa f8ec 	bl	8002c5c <HAL_GetTick>
 8008a84:	4602      	mov	r2, r0
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	1ad3      	subs	r3, r2, r3
 8008a8a:	683a      	ldr	r2, [r7, #0]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d803      	bhi.n	8008a98 <HAL_SPI_Receive+0x19c>
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a96:	d102      	bne.n	8008a9e <HAL_SPI_Receive+0x1a2>
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d114      	bne.n	8008ac8 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008a9e:	68f8      	ldr	r0, [r7, #12]
 8008aa0:	f000 fe2c 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ab2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008ac4:	2303      	movs	r3, #3
 8008ac6:	e107      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1b8      	bne.n	8008a46 <HAL_SPI_Receive+0x14a>
 8008ad4:	e0ed      	b.n	8008cb2 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	68db      	ldr	r3, [r3, #12]
 8008ada:	2b07      	cmp	r3, #7
 8008adc:	f240 80e2 	bls.w	8008ca4 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8008ae0:	e05b      	b.n	8008b9a <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	695b      	ldr	r3, [r3, #20]
 8008ae8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d030      	beq.n	8008b52 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	695b      	ldr	r3, [r3, #20]
 8008af6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d014      	beq.n	8008b28 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b06:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b08:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b0e:	1d1a      	adds	r2, r3, #4
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	3b02      	subs	r3, #2
 8008b1e:	b29a      	uxth	r2, r3
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008b26:	e038      	b.n	8008b9a <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b2c:	69ba      	ldr	r2, [r7, #24]
 8008b2e:	8812      	ldrh	r2, [r2, #0]
 8008b30:	b292      	uxth	r2, r2
 8008b32:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008b38:	1c9a      	adds	r2, r3, #2
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008b44:	b29b      	uxth	r3, r3
 8008b46:	3b01      	subs	r3, #1
 8008b48:	b29a      	uxth	r2, r3
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008b50:	e023      	b.n	8008b9a <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b52:	f7fa f883 	bl	8002c5c <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	683a      	ldr	r2, [r7, #0]
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d803      	bhi.n	8008b6a <HAL_SPI_Receive+0x26e>
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b68:	d102      	bne.n	8008b70 <HAL_SPI_Receive+0x274>
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d114      	bne.n	8008b9a <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008b70:	68f8      	ldr	r0, [r7, #12]
 8008b72:	f000 fdc3 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b84:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008b96:	2303      	movs	r3, #3
 8008b98:	e09e      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008ba0:	b29b      	uxth	r3, r3
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d19d      	bne.n	8008ae2 <HAL_SPI_Receive+0x1e6>
 8008ba6:	e084      	b.n	8008cb2 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	695b      	ldr	r3, [r3, #20]
 8008bae:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d052      	beq.n	8008c5c <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	695b      	ldr	r3, [r3, #20]
 8008bbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d014      	beq.n	8008bee <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681a      	ldr	r2, [r3, #0]
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bcc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008bce:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bd4:	1d1a      	adds	r2, r3, #4
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008be0:	b29b      	uxth	r3, r3
 8008be2:	3b04      	subs	r3, #4
 8008be4:	b29a      	uxth	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008bec:	e05a      	b.n	8008ca4 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 8008bf8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bfc:	d914      	bls.n	8008c28 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c02:	69ba      	ldr	r2, [r7, #24]
 8008c04:	8812      	ldrh	r2, [r2, #0]
 8008c06:	b292      	uxth	r2, r2
 8008c08:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c0e:	1c9a      	adds	r2, r3, #2
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	3b02      	subs	r3, #2
 8008c1e:	b29a      	uxth	r2, r3
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008c26:	e03d      	b.n	8008ca4 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c34:	7812      	ldrb	r2, [r2, #0]
 8008c36:	b2d2      	uxtb	r2, r2
 8008c38:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c3e:	1c5a      	adds	r2, r3, #1
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	b29a      	uxth	r2, r3
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8008c56:	e025      	b.n	8008ca4 <HAL_SPI_Receive+0x3a8>
 8008c58:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c5c:	f7f9 fffe 	bl	8002c5c <HAL_GetTick>
 8008c60:	4602      	mov	r2, r0
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	1ad3      	subs	r3, r2, r3
 8008c66:	683a      	ldr	r2, [r7, #0]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d803      	bhi.n	8008c74 <HAL_SPI_Receive+0x378>
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c72:	d102      	bne.n	8008c7a <HAL_SPI_Receive+0x37e>
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d114      	bne.n	8008ca4 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f000 fd3e 	bl	80096fc <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c8e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e019      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f47f af7b 	bne.w	8008ba8 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f000 fd22 	bl	80096fc <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d001      	beq.n	8008cd6 <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e000      	b.n	8008cd8 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 8008cd6:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3720      	adds	r7, #32
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b08e      	sub	sp, #56	; 0x38
 8008ce4:	af02      	add	r7, sp, #8
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
 8008cec:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	3320      	adds	r3, #32
 8008cfa:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	3330      	adds	r3, #48	; 0x30
 8008d02:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d101      	bne.n	8008d12 <HAL_SPI_TransmitReceive+0x32>
 8008d0e:	2302      	movs	r3, #2
 8008d10:	e2ce      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2201      	movs	r2, #1
 8008d16:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d1a:	f7f9 ff9f 	bl	8002c5c <HAL_GetTick>
 8008d1e:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8008d20:	887b      	ldrh	r3, [r7, #2]
 8008d22:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8008d24:	887b      	ldrh	r3, [r7, #2]
 8008d26:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008d2e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d36:	7efb      	ldrb	r3, [r7, #27]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d014      	beq.n	8008d66 <HAL_SPI_TransmitReceive+0x86>
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008d42:	d106      	bne.n	8008d52 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d102      	bne.n	8008d52 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8008d4c:	7efb      	ldrb	r3, [r7, #27]
 8008d4e:	2b04      	cmp	r3, #4
 8008d50:	d009      	beq.n	8008d66 <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8008d52:	2302      	movs	r3, #2
 8008d54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008d60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d64:	e2a4      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d005      	beq.n	8008d78 <HAL_SPI_TransmitReceive+0x98>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d002      	beq.n	8008d78 <HAL_SPI_TransmitReceive+0x98>
 8008d72:	887b      	ldrh	r3, [r7, #2]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d109      	bne.n	8008d8c <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008d86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d8a:	e291      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	d003      	beq.n	8008da0 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	2205      	movs	r2, #5
 8008d9c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2200      	movs	r2, #0
 8008da4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	887a      	ldrh	r2, [r7, #2]
 8008db2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	887a      	ldrh	r2, [r7, #2]
 8008dba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	887a      	ldrh	r2, [r7, #2]
 8008dc8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	887a      	ldrh	r2, [r7, #2]
 8008dd0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	685a      	ldr	r2, [r3, #4]
 8008de6:	4b9f      	ldr	r3, [pc, #636]	; (8009064 <HAL_SPI_TransmitReceive+0x384>)
 8008de8:	4013      	ands	r3, r2
 8008dea:	8879      	ldrh	r1, [r7, #2]
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	6812      	ldr	r2, [r2, #0]
 8008df0:	430b      	orrs	r3, r1
 8008df2:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f042 0201 	orr.w	r2, r2, #1
 8008e02:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e0c:	d107      	bne.n	8008e1e <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e1c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	2b0f      	cmp	r3, #15
 8008e24:	d970      	bls.n	8008f08 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008e26:	e068      	b.n	8008efa <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	695b      	ldr	r3, [r3, #20]
 8008e2e:	f003 0302 	and.w	r3, r3, #2
 8008e32:	2b02      	cmp	r3, #2
 8008e34:	d11a      	bne.n	8008e6c <HAL_SPI_TransmitReceive+0x18c>
 8008e36:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d017      	beq.n	8008e6c <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	6812      	ldr	r2, [r2, #0]
 8008e46:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e4c:	1d1a      	adds	r2, r3, #4
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008e6a:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	695a      	ldr	r2, [r3, #20]
 8008e72:	f248 0308 	movw	r3, #32776	; 0x8008
 8008e76:	4013      	ands	r3, r2
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d01a      	beq.n	8008eb2 <HAL_SPI_TransmitReceive+0x1d2>
 8008e7c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d017      	beq.n	8008eb2 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e8a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008e8c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e92:	1d1a      	adds	r2, r3, #4
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008eb0:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eb2:	f7f9 fed3 	bl	8002c5c <HAL_GetTick>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	69fb      	ldr	r3, [r7, #28]
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d803      	bhi.n	8008eca <HAL_SPI_TransmitReceive+0x1ea>
 8008ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec8:	d102      	bne.n	8008ed0 <HAL_SPI_TransmitReceive+0x1f0>
 8008eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d114      	bne.n	8008efa <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f000 fc13 	bl	80096fc <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ee4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e1da      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008efa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d193      	bne.n	8008e28 <HAL_SPI_TransmitReceive+0x148>
 8008f00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d190      	bne.n	8008e28 <HAL_SPI_TransmitReceive+0x148>
 8008f06:	e1ac      	b.n	8009262 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	2b07      	cmp	r3, #7
 8008f0e:	f240 81a0 	bls.w	8009252 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008f12:	e0a9      	b.n	8009068 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	695b      	ldr	r3, [r3, #20]
 8008f1a:	f003 0302 	and.w	r3, r3, #2
 8008f1e:	2b02      	cmp	r3, #2
 8008f20:	d139      	bne.n	8008f96 <HAL_SPI_TransmitReceive+0x2b6>
 8008f22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d036      	beq.n	8008f96 <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008f28:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d91c      	bls.n	8008f68 <HAL_SPI_TransmitReceive+0x288>
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d018      	beq.n	8008f68 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	6812      	ldr	r2, [r2, #0]
 8008f40:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f46:	1d1a      	adds	r2, r3, #4
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	3b02      	subs	r3, #2
 8008f56:	b29a      	uxth	r2, r3
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f64:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008f66:	e016      	b.n	8008f96 <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f6c:	881a      	ldrh	r2, [r3, #0]
 8008f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f70:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f76:	1c9a      	adds	r2, r3, #2
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f82:	b29b      	uxth	r3, r3
 8008f84:	3b01      	subs	r3, #1
 8008f86:	b29a      	uxth	r2, r3
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008f94:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d03a      	beq.n	800901a <HAL_SPI_TransmitReceive+0x33a>
 8008fa4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d037      	beq.n	800901a <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d018      	beq.n	8008fea <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fc0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008fc2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fc8:	1d1a      	adds	r2, r3, #4
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	3b02      	subs	r3, #2
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008fe6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008fe8:	e017      	b.n	800901a <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fee:	6a3a      	ldr	r2, [r7, #32]
 8008ff0:	8812      	ldrh	r2, [r2, #0]
 8008ff2:	b292      	uxth	r2, r2
 8008ff4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008ffa:	1c9a      	adds	r2, r3, #2
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009006:	b29b      	uxth	r3, r3
 8009008:	3b01      	subs	r3, #1
 800900a:	b29a      	uxth	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009018:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800901a:	f7f9 fe1f 	bl	8002c5c <HAL_GetTick>
 800901e:	4602      	mov	r2, r0
 8009020:	69fb      	ldr	r3, [r7, #28]
 8009022:	1ad3      	subs	r3, r2, r3
 8009024:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009026:	429a      	cmp	r2, r3
 8009028:	d803      	bhi.n	8009032 <HAL_SPI_TransmitReceive+0x352>
 800902a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800902c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009030:	d102      	bne.n	8009038 <HAL_SPI_TransmitReceive+0x358>
 8009032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009034:	2b00      	cmp	r3, #0
 8009036:	d117      	bne.n	8009068 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f000 fb5f 	bl	80096fc <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800904c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800905e:	2303      	movs	r3, #3
 8009060:	e126      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
 8009062:	bf00      	nop
 8009064:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009068:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800906a:	2b00      	cmp	r3, #0
 800906c:	f47f af52 	bne.w	8008f14 <HAL_SPI_TransmitReceive+0x234>
 8009070:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009072:	2b00      	cmp	r3, #0
 8009074:	f47f af4e 	bne.w	8008f14 <HAL_SPI_TransmitReceive+0x234>
 8009078:	e0f3      	b.n	8009262 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	695b      	ldr	r3, [r3, #20]
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b02      	cmp	r3, #2
 8009086:	d15a      	bne.n	800913e <HAL_SPI_TransmitReceive+0x45e>
 8009088:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800908a:	2b00      	cmp	r3, #0
 800908c:	d057      	beq.n	800913e <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800908e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009090:	2b03      	cmp	r3, #3
 8009092:	d91c      	bls.n	80090ce <HAL_SPI_TransmitReceive+0x3ee>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009098:	2b40      	cmp	r3, #64	; 0x40
 800909a:	d918      	bls.n	80090ce <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	6812      	ldr	r2, [r2, #0]
 80090a6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090ac:	1d1a      	adds	r2, r3, #4
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090b8:	b29b      	uxth	r3, r3
 80090ba:	3b04      	subs	r3, #4
 80090bc:	b29a      	uxth	r2, r3
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80090cc:	e037      	b.n	800913e <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80090ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d91b      	bls.n	800910c <HAL_SPI_TransmitReceive+0x42c>
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d017      	beq.n	800910c <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090e0:	881a      	ldrh	r2, [r3, #0]
 80090e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090ea:	1c9a      	adds	r2, r3, #2
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	3b02      	subs	r3, #2
 80090fa:	b29a      	uxth	r2, r3
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8009108:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800910a:	e018      	b.n	800913e <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3320      	adds	r3, #32
 8009116:	7812      	ldrb	r2, [r2, #0]
 8009118:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800911e:	1c5a      	adds	r2, r3, #1
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800912a:	b29b      	uxth	r3, r3
 800912c:	3b01      	subs	r3, #1
 800912e:	b29a      	uxth	r2, r3
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800913c:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	695b      	ldr	r3, [r3, #20]
 8009144:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009148:	2b00      	cmp	r3, #0
 800914a:	d05e      	beq.n	800920a <HAL_SPI_TransmitReceive+0x52a>
 800914c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800914e:	2b00      	cmp	r3, #0
 8009150:	d05b      	beq.n	800920a <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	695b      	ldr	r3, [r3, #20]
 8009158:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800915c:	2b00      	cmp	r3, #0
 800915e:	d018      	beq.n	8009192 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009168:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800916a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009170:	1d1a      	adds	r2, r3, #4
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800917c:	b29b      	uxth	r3, r3
 800917e:	3b04      	subs	r3, #4
 8009180:	b29a      	uxth	r2, r3
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800918e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009190:	e03b      	b.n	800920a <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800919c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80091a0:	d918      	bls.n	80091d4 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091a6:	6a3a      	ldr	r2, [r7, #32]
 80091a8:	8812      	ldrh	r2, [r2, #0]
 80091aa:	b292      	uxth	r2, r2
 80091ac:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b2:	1c9a      	adds	r2, r3, #2
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80091be:	b29b      	uxth	r3, r3
 80091c0:	3b02      	subs	r3, #2
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80091d0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80091d2:	e01a      	b.n	800920a <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091e0:	7812      	ldrb	r2, [r2, #0]
 80091e2:	b2d2      	uxtb	r2, r2
 80091e4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091ea:	1c5a      	adds	r2, r3, #1
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	3b01      	subs	r3, #1
 80091fa:	b29a      	uxth	r2, r3
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8009208:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800920a:	f7f9 fd27 	bl	8002c5c <HAL_GetTick>
 800920e:	4602      	mov	r2, r0
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009216:	429a      	cmp	r2, r3
 8009218:	d803      	bhi.n	8009222 <HAL_SPI_TransmitReceive+0x542>
 800921a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009220:	d102      	bne.n	8009228 <HAL_SPI_TransmitReceive+0x548>
 8009222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009224:	2b00      	cmp	r3, #0
 8009226:	d114      	bne.n	8009252 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8009228:	68f8      	ldr	r0, [r7, #12]
 800922a:	f000 fa67 	bl	80096fc <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800923c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2201      	movs	r2, #1
 800924a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800924e:	2303      	movs	r3, #3
 8009250:	e02e      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009252:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009254:	2b00      	cmp	r3, #0
 8009256:	f47f af10 	bne.w	800907a <HAL_SPI_TransmitReceive+0x39a>
 800925a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800925c:	2b00      	cmp	r3, #0
 800925e:	f47f af0c 	bne.w	800907a <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8009262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009264:	9300      	str	r3, [sp, #0]
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	2200      	movs	r2, #0
 800926a:	2108      	movs	r1, #8
 800926c:	68f8      	ldr	r0, [r7, #12]
 800926e:	f000 fae5 	bl	800983c <SPI_WaitOnFlagUntilTimeout>
 8009272:	4603      	mov	r3, r0
 8009274:	2b00      	cmp	r3, #0
 8009276:	d007      	beq.n	8009288 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800927e:	f043 0220 	orr.w	r2, r3, #32
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009288:	68f8      	ldr	r0, [r7, #12]
 800928a:	f000 fa37 	bl	80096fc <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2200      	movs	r2, #0
 8009292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2201      	movs	r2, #1
 800929a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d001      	beq.n	80092ac <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 80092a8:	2301      	movs	r3, #1
 80092aa:	e001      	b.n	80092b0 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 80092ac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80092b0:	4618      	mov	r0, r3
 80092b2:	3730      	adds	r7, #48	; 0x30
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b08a      	sub	sp, #40	; 0x28
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80092d0:	6a3a      	ldr	r2, [r7, #32]
 80092d2:	69fb      	ldr	r3, [r7, #28]
 80092d4:	4013      	ands	r3, r2
 80092d6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80092e0:	2300      	movs	r3, #0
 80092e2:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80092ea:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	3330      	adds	r3, #48	; 0x30
 80092f2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80092f4:	69bb      	ldr	r3, [r7, #24]
 80092f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d113      	bne.n	8009326 <HAL_SPI_IRQHandler+0x6e>
 80092fe:	69bb      	ldr	r3, [r7, #24]
 8009300:	f003 0320 	and.w	r3, r3, #32
 8009304:	2b00      	cmp	r3, #0
 8009306:	d10e      	bne.n	8009326 <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800930e:	2b00      	cmp	r3, #0
 8009310:	d009      	beq.n	8009326 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	4798      	blx	r3
    hspi->RxISR(hspi);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	4798      	blx	r3
    handled = 1UL;
 8009322:	2301      	movs	r3, #1
 8009324:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10f      	bne.n	8009350 <HAL_SPI_IRQHandler+0x98>
 8009330:	69bb      	ldr	r3, [r7, #24]
 8009332:	f003 0301 	and.w	r3, r3, #1
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00a      	beq.n	8009350 <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8009340:	2b00      	cmp	r3, #0
 8009342:	d105      	bne.n	8009350 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	4798      	blx	r3
    handled = 1UL;
 800934c:	2301      	movs	r3, #1
 800934e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	f003 0320 	and.w	r3, r3, #32
 8009356:	2b00      	cmp	r3, #0
 8009358:	d10f      	bne.n	800937a <HAL_SPI_IRQHandler+0xc2>
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	f003 0302 	and.w	r3, r3, #2
 8009360:	2b00      	cmp	r3, #0
 8009362:	d00a      	beq.n	800937a <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800936a:	2b00      	cmp	r3, #0
 800936c:	d105      	bne.n	800937a <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	4798      	blx	r3
    handled = 1UL;
 8009376:	2301      	movs	r3, #1
 8009378:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800937a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937c:	2b00      	cmp	r3, #0
 800937e:	f040 816f 	bne.w	8009660 <HAL_SPI_IRQHandler+0x3a8>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	f003 0308 	and.w	r3, r3, #8
 8009388:	2b00      	cmp	r3, #0
 800938a:	f000 80a0 	beq.w	80094ce <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	699a      	ldr	r2, [r3, #24]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f042 0208 	orr.w	r2, r2, #8
 800939c:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	699a      	ldr	r2, [r3, #24]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f042 0210 	orr.w	r2, r2, #16
 80093ac:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	699a      	ldr	r2, [r3, #24]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093bc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	691a      	ldr	r2, [r3, #16]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f022 0208 	bic.w	r2, r2, #8
 80093cc:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d00f      	beq.n	80093f8 <HAL_SPI_IRQHandler+0x140>
 80093d8:	7cfb      	ldrb	r3, [r7, #19]
 80093da:	2b04      	cmp	r3, #4
 80093dc:	d004      	beq.n	80093e8 <HAL_SPI_IRQHandler+0x130>
        ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80093e2:	69db      	ldr	r3, [r3, #28]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d007      	beq.n	80093f8 <HAL_SPI_IRQHandler+0x140>
 80093e8:	7cfb      	ldrb	r3, [r7, #19]
 80093ea:	2b03      	cmp	r3, #3
 80093ec:	d059      	beq.n	80094a2 <HAL_SPI_IRQHandler+0x1ea>
        ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80093f2:	69db      	ldr	r3, [r3, #28]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d154      	bne.n	80094a2 <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009402:	2b00      	cmp	r3, #0
 8009404:	d13d      	bne.n	8009482 <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8009406:	e036      	b.n	8009476 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	2b0f      	cmp	r3, #15
 800940e:	d90b      	bls.n	8009428 <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009418:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800941a:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009420:	1d1a      	adds	r2, r3, #4
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	665a      	str	r2, [r3, #100]	; 0x64
 8009426:	e01d      	b.n	8009464 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	2b07      	cmp	r3, #7
 800942e:	d90b      	bls.n	8009448 <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	8812      	ldrh	r2, [r2, #0]
 8009438:	b292      	uxth	r2, r2
 800943a:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009440:	1c9a      	adds	r2, r3, #2
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	665a      	str	r2, [r3, #100]	; 0x64
 8009446:	e00d      	b.n	8009464 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009454:	7812      	ldrb	r2, [r2, #0]
 8009456:	b2d2      	uxtb	r2, r2
 8009458:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800945e:	1c5a      	adds	r2, r3, #1
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800946a:	b29b      	uxth	r3, r3
 800946c:	3b01      	subs	r3, #1
 800946e:	b29a      	uxth	r2, r3
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800947c:	b29b      	uxth	r3, r3
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1c2      	bne.n	8009408 <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f000 f93a 	bl	80096fc <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f90a 	bl	80096b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 80094a0:	e0e3      	b.n	800966a <HAL_SPI_IRQHandler+0x3b2>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80094a2:	7cfb      	ldrb	r3, [r7, #19]
 80094a4:	2b05      	cmp	r3, #5
 80094a6:	d103      	bne.n	80094b0 <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f8f9 	bl	80096a0 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80094ae:	e0d9      	b.n	8009664 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80094b0:	7cfb      	ldrb	r3, [r7, #19]
 80094b2:	2b04      	cmp	r3, #4
 80094b4:	d103      	bne.n	80094be <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f8e8 	bl	800968c <HAL_SPI_RxCpltCallback>
    return;
 80094bc:	e0d2      	b.n	8009664 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80094be:	7cfb      	ldrb	r3, [r7, #19]
 80094c0:	2b03      	cmp	r3, #3
 80094c2:	f040 80cf 	bne.w	8009664 <HAL_SPI_IRQHandler+0x3ac>
      HAL_SPI_TxCpltCallback(hspi);
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 f8d6 	bl	8009678 <HAL_SPI_TxCpltCallback>
    return;
 80094cc:	e0ca      	b.n	8009664 <HAL_SPI_IRQHandler+0x3ac>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 80094ce:	69fb      	ldr	r3, [r7, #28]
 80094d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00d      	beq.n	80094f4 <HAL_SPI_IRQHandler+0x23c>
 80094d8:	6a3b      	ldr	r3, [r7, #32]
 80094da:	f003 0308 	and.w	r3, r3, #8
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d008      	beq.n	80094f4 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	699a      	ldr	r2, [r3, #24]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094f0:	619a      	str	r2, [r3, #24]

    return;
 80094f2:	e0ba      	b.n	800966a <HAL_SPI_IRQHandler+0x3b2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	f403 7358 	and.w	r3, r3, #864	; 0x360
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f000 80b5 	beq.w	800966a <HAL_SPI_IRQHandler+0x3b2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00f      	beq.n	800952a <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009510:	f043 0204 	orr.w	r2, r3, #4
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	699a      	ldr	r2, [r3, #24]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009528:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00f      	beq.n	8009554 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800953a:	f043 0201 	orr.w	r2, r3, #1
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	699a      	ldr	r2, [r3, #24]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009552:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00f      	beq.n	800957e <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009564:	f043 0208 	orr.w	r2, r3, #8
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	699a      	ldr	r2, [r3, #24]
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800957c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	f003 0320 	and.w	r3, r3, #32
 8009584:	2b00      	cmp	r3, #0
 8009586:	d00f      	beq.n	80095a8 <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800958e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	699a      	ldr	r2, [r3, #24]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0220 	orr.w	r2, r2, #32
 80095a6:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d05a      	beq.n	8009668 <HAL_SPI_IRQHandler+0x3b0>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0201 	bic.w	r2, r2, #1
 80095c0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	6919      	ldr	r1, [r3, #16]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	4b28      	ldr	r3, [pc, #160]	; (8009670 <HAL_SPI_IRQHandler+0x3b8>)
 80095ce:	400b      	ands	r3, r1
 80095d0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80095d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80095dc:	d138      	bne.n	8009650 <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	689a      	ldr	r2, [r3, #8]
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80095ec:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d013      	beq.n	800961e <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095fa:	4a1e      	ldr	r2, [pc, #120]	; (8009674 <HAL_SPI_IRQHandler+0x3bc>)
 80095fc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009602:	4618      	mov	r0, r3
 8009604:	f7f9 ffe6 	bl	80035d4 <HAL_DMA_Abort_IT>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d007      	beq.n	800961e <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009614:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009622:	2b00      	cmp	r3, #0
 8009624:	d020      	beq.n	8009668 <HAL_SPI_IRQHandler+0x3b0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800962a:	4a12      	ldr	r2, [pc, #72]	; (8009674 <HAL_SPI_IRQHandler+0x3bc>)
 800962c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009632:	4618      	mov	r0, r3
 8009634:	f7f9 ffce 	bl	80035d4 <HAL_DMA_Abort_IT>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d014      	beq.n	8009668 <HAL_SPI_IRQHandler+0x3b0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009644:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800964e:	e00b      	b.n	8009668 <HAL_SPI_IRQHandler+0x3b0>
        hspi->State = HAL_SPI_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2201      	movs	r2, #1
 8009654:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f000 f82b 	bl	80096b4 <HAL_SPI_ErrorCallback>
    return;
 800965e:	e003      	b.n	8009668 <HAL_SPI_IRQHandler+0x3b0>
    return;
 8009660:	bf00      	nop
 8009662:	e002      	b.n	800966a <HAL_SPI_IRQHandler+0x3b2>
    return;
 8009664:	bf00      	nop
 8009666:	e000      	b.n	800966a <HAL_SPI_IRQHandler+0x3b2>
    return;
 8009668:	bf00      	nop
  }
}
 800966a:	3728      	adds	r7, #40	; 0x28
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	fffffc94 	.word	0xfffffc94
 8009674:	080096c9 	.word	0x080096c9

08009678 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009678:	b480      	push	{r7}
 800967a:	b083      	sub	sp, #12
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009680:	bf00      	nop
 8009682:	370c      	adds	r7, #12
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009694:	bf00      	nop
 8009696:	370c      	adds	r7, #12
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80096a8:	bf00      	nop
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80096bc:	bf00      	nop
 80096be:	370c      	adds	r7, #12
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2201      	movs	r2, #1
 80096ea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80096ee:	68f8      	ldr	r0, [r7, #12]
 80096f0:	f7ff ffe0 	bl	80096b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80096f4:	bf00      	nop
 80096f6:	3710      	adds	r7, #16
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	699a      	ldr	r2, [r3, #24]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f042 0208 	orr.w	r2, r2, #8
 800971a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	699a      	ldr	r2, [r3, #24]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f042 0210 	orr.w	r2, r2, #16
 800972a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f022 0201 	bic.w	r2, r2, #1
 800973a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	6919      	ldr	r1, [r3, #16]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	4b3c      	ldr	r3, [pc, #240]	; (8009838 <SPI_CloseTransfer+0x13c>)
 8009748:	400b      	ands	r3, r1
 800974a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	689a      	ldr	r2, [r3, #8]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800975a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009762:	b2db      	uxtb	r3, r3
 8009764:	2b04      	cmp	r3, #4
 8009766:	d014      	beq.n	8009792 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f003 0320 	and.w	r3, r3, #32
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00f      	beq.n	8009792 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009778:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	699a      	ldr	r2, [r3, #24]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f042 0220 	orr.w	r2, r2, #32
 8009790:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009798:	b2db      	uxtb	r3, r3
 800979a:	2b03      	cmp	r3, #3
 800979c:	d014      	beq.n	80097c8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00f      	beq.n	80097c8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097ae:	f043 0204 	orr.w	r2, r3, #4
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	699a      	ldr	r2, [r3, #24]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097c6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d00f      	beq.n	80097f2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097d8:	f043 0201 	orr.w	r2, r3, #1
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	699a      	ldr	r2, [r3, #24]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097f0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d00f      	beq.n	800981c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009802:	f043 0208 	orr.w	r2, r3, #8
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	699a      	ldr	r2, [r3, #24]
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800981a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	2200      	movs	r2, #0
 8009820:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800982c:	bf00      	nop
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr
 8009838:	fffffc90 	.word	0xfffffc90

0800983c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	60f8      	str	r0, [r7, #12]
 8009844:	60b9      	str	r1, [r7, #8]
 8009846:	603b      	str	r3, [r7, #0]
 8009848:	4613      	mov	r3, r2
 800984a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800984c:	e010      	b.n	8009870 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800984e:	f7f9 fa05 	bl	8002c5c <HAL_GetTick>
 8009852:	4602      	mov	r2, r0
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	1ad3      	subs	r3, r2, r3
 8009858:	69ba      	ldr	r2, [r7, #24]
 800985a:	429a      	cmp	r2, r3
 800985c:	d803      	bhi.n	8009866 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009864:	d102      	bne.n	800986c <SPI_WaitOnFlagUntilTimeout+0x30>
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d101      	bne.n	8009870 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800986c:	2303      	movs	r3, #3
 800986e:	e00f      	b.n	8009890 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	695a      	ldr	r2, [r3, #20]
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	4013      	ands	r3, r2
 800987a:	68ba      	ldr	r2, [r7, #8]
 800987c:	429a      	cmp	r2, r3
 800987e:	bf0c      	ite	eq
 8009880:	2301      	moveq	r3, #1
 8009882:	2300      	movne	r3, #0
 8009884:	b2db      	uxtb	r3, r3
 8009886:	461a      	mov	r2, r3
 8009888:	79fb      	ldrb	r3, [r7, #7]
 800988a:	429a      	cmp	r2, r3
 800988c:	d0df      	beq.n	800984e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098a4:	095b      	lsrs	r3, r3, #5
 80098a6:	3301      	adds	r3, #1
 80098a8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	68db      	ldr	r3, [r3, #12]
 80098ae:	3301      	adds	r3, #1
 80098b0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	3307      	adds	r3, #7
 80098b6:	08db      	lsrs	r3, r3, #3
 80098b8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	68fa      	ldr	r2, [r7, #12]
 80098be:	fb02 f303 	mul.w	r3, r2, r3
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3714      	adds	r7, #20
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr

080098ce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098ce:	b580      	push	{r7, lr}
 80098d0:	b082      	sub	sp, #8
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d101      	bne.n	80098e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e042      	b.n	8009966 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d106      	bne.n	80098f8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f7f8 ffb8 	bl	8002868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2224      	movs	r2, #36	; 0x24
 80098fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f022 0201 	bic.w	r2, r2, #1
 800990e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 f82d 	bl	8009970 <UART_SetConfig>
 8009916:	4603      	mov	r3, r0
 8009918:	2b01      	cmp	r3, #1
 800991a:	d101      	bne.n	8009920 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e022      	b.n	8009966 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009924:	2b00      	cmp	r3, #0
 8009926:	d002      	beq.n	800992e <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fd81 	bl	800a430 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	685a      	ldr	r2, [r3, #4]
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800993c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	689a      	ldr	r2, [r3, #8]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800994c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	681a      	ldr	r2, [r3, #0]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	f042 0201 	orr.w	r2, r2, #1
 800995c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f000 fe08 	bl	800a574 <UART_CheckIdleState>
 8009964:	4603      	mov	r3, r0
}
 8009966:	4618      	mov	r0, r3
 8009968:	3708      	adds	r7, #8
 800996a:	46bd      	mov	sp, r7
 800996c:	bd80      	pop	{r7, pc}
	...

08009970 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009970:	b5b0      	push	{r4, r5, r7, lr}
 8009972:	b08e      	sub	sp, #56	; 0x38
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009978:	2300      	movs	r3, #0
 800997a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	689a      	ldr	r2, [r3, #8]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	691b      	ldr	r3, [r3, #16]
 8009986:	431a      	orrs	r2, r3
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	695b      	ldr	r3, [r3, #20]
 800998c:	431a      	orrs	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	69db      	ldr	r3, [r3, #28]
 8009992:	4313      	orrs	r3, r2
 8009994:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	4bbf      	ldr	r3, [pc, #764]	; (8009c9c <UART_SetConfig+0x32c>)
 800999e:	4013      	ands	r3, r2
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	6812      	ldr	r2, [r2, #0]
 80099a4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80099a6:	430b      	orrs	r3, r1
 80099a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	68da      	ldr	r2, [r3, #12]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	430a      	orrs	r2, r1
 80099be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	699b      	ldr	r3, [r3, #24]
 80099c4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4ab5      	ldr	r2, [pc, #724]	; (8009ca0 <UART_SetConfig+0x330>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d004      	beq.n	80099da <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6a1b      	ldr	r3, [r3, #32]
 80099d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80099d6:	4313      	orrs	r3, r2
 80099d8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	689a      	ldr	r2, [r3, #8]
 80099e0:	4bb0      	ldr	r3, [pc, #704]	; (8009ca4 <UART_SetConfig+0x334>)
 80099e2:	4013      	ands	r3, r2
 80099e4:	687a      	ldr	r2, [r7, #4]
 80099e6:	6812      	ldr	r2, [r2, #0]
 80099e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80099ea:	430b      	orrs	r3, r1
 80099ec:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099f4:	f023 010f 	bic.w	r1, r3, #15
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	430a      	orrs	r2, r1
 8009a02:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	4aa7      	ldr	r2, [pc, #668]	; (8009ca8 <UART_SetConfig+0x338>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d176      	bne.n	8009afc <UART_SetConfig+0x18c>
 8009a0e:	4ba7      	ldr	r3, [pc, #668]	; (8009cac <UART_SetConfig+0x33c>)
 8009a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a16:	2b28      	cmp	r3, #40	; 0x28
 8009a18:	d86c      	bhi.n	8009af4 <UART_SetConfig+0x184>
 8009a1a:	a201      	add	r2, pc, #4	; (adr r2, 8009a20 <UART_SetConfig+0xb0>)
 8009a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a20:	08009ac5 	.word	0x08009ac5
 8009a24:	08009af5 	.word	0x08009af5
 8009a28:	08009af5 	.word	0x08009af5
 8009a2c:	08009af5 	.word	0x08009af5
 8009a30:	08009af5 	.word	0x08009af5
 8009a34:	08009af5 	.word	0x08009af5
 8009a38:	08009af5 	.word	0x08009af5
 8009a3c:	08009af5 	.word	0x08009af5
 8009a40:	08009acd 	.word	0x08009acd
 8009a44:	08009af5 	.word	0x08009af5
 8009a48:	08009af5 	.word	0x08009af5
 8009a4c:	08009af5 	.word	0x08009af5
 8009a50:	08009af5 	.word	0x08009af5
 8009a54:	08009af5 	.word	0x08009af5
 8009a58:	08009af5 	.word	0x08009af5
 8009a5c:	08009af5 	.word	0x08009af5
 8009a60:	08009ad5 	.word	0x08009ad5
 8009a64:	08009af5 	.word	0x08009af5
 8009a68:	08009af5 	.word	0x08009af5
 8009a6c:	08009af5 	.word	0x08009af5
 8009a70:	08009af5 	.word	0x08009af5
 8009a74:	08009af5 	.word	0x08009af5
 8009a78:	08009af5 	.word	0x08009af5
 8009a7c:	08009af5 	.word	0x08009af5
 8009a80:	08009add 	.word	0x08009add
 8009a84:	08009af5 	.word	0x08009af5
 8009a88:	08009af5 	.word	0x08009af5
 8009a8c:	08009af5 	.word	0x08009af5
 8009a90:	08009af5 	.word	0x08009af5
 8009a94:	08009af5 	.word	0x08009af5
 8009a98:	08009af5 	.word	0x08009af5
 8009a9c:	08009af5 	.word	0x08009af5
 8009aa0:	08009ae5 	.word	0x08009ae5
 8009aa4:	08009af5 	.word	0x08009af5
 8009aa8:	08009af5 	.word	0x08009af5
 8009aac:	08009af5 	.word	0x08009af5
 8009ab0:	08009af5 	.word	0x08009af5
 8009ab4:	08009af5 	.word	0x08009af5
 8009ab8:	08009af5 	.word	0x08009af5
 8009abc:	08009af5 	.word	0x08009af5
 8009ac0:	08009aed 	.word	0x08009aed
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aca:	e222      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009acc:	2304      	movs	r3, #4
 8009ace:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ad2:	e21e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ad4:	2308      	movs	r3, #8
 8009ad6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ada:	e21a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009adc:	2310      	movs	r3, #16
 8009ade:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ae2:	e216      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ae4:	2320      	movs	r3, #32
 8009ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009aea:	e212      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009aec:	2340      	movs	r3, #64	; 0x40
 8009aee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009af2:	e20e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009af4:	2380      	movs	r3, #128	; 0x80
 8009af6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009afa:	e20a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	4a6b      	ldr	r2, [pc, #428]	; (8009cb0 <UART_SetConfig+0x340>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d130      	bne.n	8009b68 <UART_SetConfig+0x1f8>
 8009b06:	4b69      	ldr	r3, [pc, #420]	; (8009cac <UART_SetConfig+0x33c>)
 8009b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b0a:	f003 0307 	and.w	r3, r3, #7
 8009b0e:	2b05      	cmp	r3, #5
 8009b10:	d826      	bhi.n	8009b60 <UART_SetConfig+0x1f0>
 8009b12:	a201      	add	r2, pc, #4	; (adr r2, 8009b18 <UART_SetConfig+0x1a8>)
 8009b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b18:	08009b31 	.word	0x08009b31
 8009b1c:	08009b39 	.word	0x08009b39
 8009b20:	08009b41 	.word	0x08009b41
 8009b24:	08009b49 	.word	0x08009b49
 8009b28:	08009b51 	.word	0x08009b51
 8009b2c:	08009b59 	.word	0x08009b59
 8009b30:	2300      	movs	r3, #0
 8009b32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b36:	e1ec      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b38:	2304      	movs	r3, #4
 8009b3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b3e:	e1e8      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b40:	2308      	movs	r3, #8
 8009b42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b46:	e1e4      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b48:	2310      	movs	r3, #16
 8009b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b4e:	e1e0      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b50:	2320      	movs	r3, #32
 8009b52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b56:	e1dc      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b58:	2340      	movs	r3, #64	; 0x40
 8009b5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b5e:	e1d8      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b60:	2380      	movs	r3, #128	; 0x80
 8009b62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009b66:	e1d4      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a51      	ldr	r2, [pc, #324]	; (8009cb4 <UART_SetConfig+0x344>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d130      	bne.n	8009bd4 <UART_SetConfig+0x264>
 8009b72:	4b4e      	ldr	r3, [pc, #312]	; (8009cac <UART_SetConfig+0x33c>)
 8009b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b76:	f003 0307 	and.w	r3, r3, #7
 8009b7a:	2b05      	cmp	r3, #5
 8009b7c:	d826      	bhi.n	8009bcc <UART_SetConfig+0x25c>
 8009b7e:	a201      	add	r2, pc, #4	; (adr r2, 8009b84 <UART_SetConfig+0x214>)
 8009b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b84:	08009b9d 	.word	0x08009b9d
 8009b88:	08009ba5 	.word	0x08009ba5
 8009b8c:	08009bad 	.word	0x08009bad
 8009b90:	08009bb5 	.word	0x08009bb5
 8009b94:	08009bbd 	.word	0x08009bbd
 8009b98:	08009bc5 	.word	0x08009bc5
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ba2:	e1b6      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ba4:	2304      	movs	r3, #4
 8009ba6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009baa:	e1b2      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bac:	2308      	movs	r3, #8
 8009bae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bb2:	e1ae      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bb4:	2310      	movs	r3, #16
 8009bb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bba:	e1aa      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bbc:	2320      	movs	r3, #32
 8009bbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bc2:	e1a6      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bc4:	2340      	movs	r3, #64	; 0x40
 8009bc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bca:	e1a2      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bcc:	2380      	movs	r3, #128	; 0x80
 8009bce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009bd2:	e19e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a37      	ldr	r2, [pc, #220]	; (8009cb8 <UART_SetConfig+0x348>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d130      	bne.n	8009c40 <UART_SetConfig+0x2d0>
 8009bde:	4b33      	ldr	r3, [pc, #204]	; (8009cac <UART_SetConfig+0x33c>)
 8009be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009be2:	f003 0307 	and.w	r3, r3, #7
 8009be6:	2b05      	cmp	r3, #5
 8009be8:	d826      	bhi.n	8009c38 <UART_SetConfig+0x2c8>
 8009bea:	a201      	add	r2, pc, #4	; (adr r2, 8009bf0 <UART_SetConfig+0x280>)
 8009bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf0:	08009c09 	.word	0x08009c09
 8009bf4:	08009c11 	.word	0x08009c11
 8009bf8:	08009c19 	.word	0x08009c19
 8009bfc:	08009c21 	.word	0x08009c21
 8009c00:	08009c29 	.word	0x08009c29
 8009c04:	08009c31 	.word	0x08009c31
 8009c08:	2300      	movs	r3, #0
 8009c0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c0e:	e180      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c10:	2304      	movs	r3, #4
 8009c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c16:	e17c      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c18:	2308      	movs	r3, #8
 8009c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c1e:	e178      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c20:	2310      	movs	r3, #16
 8009c22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c26:	e174      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c28:	2320      	movs	r3, #32
 8009c2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c2e:	e170      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c30:	2340      	movs	r3, #64	; 0x40
 8009c32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c36:	e16c      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c38:	2380      	movs	r3, #128	; 0x80
 8009c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c3e:	e168      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a1d      	ldr	r2, [pc, #116]	; (8009cbc <UART_SetConfig+0x34c>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d142      	bne.n	8009cd0 <UART_SetConfig+0x360>
 8009c4a:	4b18      	ldr	r3, [pc, #96]	; (8009cac <UART_SetConfig+0x33c>)
 8009c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c4e:	f003 0307 	and.w	r3, r3, #7
 8009c52:	2b05      	cmp	r3, #5
 8009c54:	d838      	bhi.n	8009cc8 <UART_SetConfig+0x358>
 8009c56:	a201      	add	r2, pc, #4	; (adr r2, 8009c5c <UART_SetConfig+0x2ec>)
 8009c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c5c:	08009c75 	.word	0x08009c75
 8009c60:	08009c7d 	.word	0x08009c7d
 8009c64:	08009c85 	.word	0x08009c85
 8009c68:	08009c8d 	.word	0x08009c8d
 8009c6c:	08009c95 	.word	0x08009c95
 8009c70:	08009cc1 	.word	0x08009cc1
 8009c74:	2300      	movs	r3, #0
 8009c76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c7a:	e14a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c7c:	2304      	movs	r3, #4
 8009c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c82:	e146      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c84:	2308      	movs	r3, #8
 8009c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c8a:	e142      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c8c:	2310      	movs	r3, #16
 8009c8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c92:	e13e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c94:	2320      	movs	r3, #32
 8009c96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009c9a:	e13a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009c9c:	cfff69f3 	.word	0xcfff69f3
 8009ca0:	58000c00 	.word	0x58000c00
 8009ca4:	11fff4ff 	.word	0x11fff4ff
 8009ca8:	40011000 	.word	0x40011000
 8009cac:	58024400 	.word	0x58024400
 8009cb0:	40004400 	.word	0x40004400
 8009cb4:	40004800 	.word	0x40004800
 8009cb8:	40004c00 	.word	0x40004c00
 8009cbc:	40005000 	.word	0x40005000
 8009cc0:	2340      	movs	r3, #64	; 0x40
 8009cc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cc6:	e124      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009cc8:	2380      	movs	r3, #128	; 0x80
 8009cca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009cce:	e120      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4acc      	ldr	r2, [pc, #816]	; (800a008 <UART_SetConfig+0x698>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d176      	bne.n	8009dc8 <UART_SetConfig+0x458>
 8009cda:	4bcc      	ldr	r3, [pc, #816]	; (800a00c <UART_SetConfig+0x69c>)
 8009cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cde:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ce2:	2b28      	cmp	r3, #40	; 0x28
 8009ce4:	d86c      	bhi.n	8009dc0 <UART_SetConfig+0x450>
 8009ce6:	a201      	add	r2, pc, #4	; (adr r2, 8009cec <UART_SetConfig+0x37c>)
 8009ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cec:	08009d91 	.word	0x08009d91
 8009cf0:	08009dc1 	.word	0x08009dc1
 8009cf4:	08009dc1 	.word	0x08009dc1
 8009cf8:	08009dc1 	.word	0x08009dc1
 8009cfc:	08009dc1 	.word	0x08009dc1
 8009d00:	08009dc1 	.word	0x08009dc1
 8009d04:	08009dc1 	.word	0x08009dc1
 8009d08:	08009dc1 	.word	0x08009dc1
 8009d0c:	08009d99 	.word	0x08009d99
 8009d10:	08009dc1 	.word	0x08009dc1
 8009d14:	08009dc1 	.word	0x08009dc1
 8009d18:	08009dc1 	.word	0x08009dc1
 8009d1c:	08009dc1 	.word	0x08009dc1
 8009d20:	08009dc1 	.word	0x08009dc1
 8009d24:	08009dc1 	.word	0x08009dc1
 8009d28:	08009dc1 	.word	0x08009dc1
 8009d2c:	08009da1 	.word	0x08009da1
 8009d30:	08009dc1 	.word	0x08009dc1
 8009d34:	08009dc1 	.word	0x08009dc1
 8009d38:	08009dc1 	.word	0x08009dc1
 8009d3c:	08009dc1 	.word	0x08009dc1
 8009d40:	08009dc1 	.word	0x08009dc1
 8009d44:	08009dc1 	.word	0x08009dc1
 8009d48:	08009dc1 	.word	0x08009dc1
 8009d4c:	08009da9 	.word	0x08009da9
 8009d50:	08009dc1 	.word	0x08009dc1
 8009d54:	08009dc1 	.word	0x08009dc1
 8009d58:	08009dc1 	.word	0x08009dc1
 8009d5c:	08009dc1 	.word	0x08009dc1
 8009d60:	08009dc1 	.word	0x08009dc1
 8009d64:	08009dc1 	.word	0x08009dc1
 8009d68:	08009dc1 	.word	0x08009dc1
 8009d6c:	08009db1 	.word	0x08009db1
 8009d70:	08009dc1 	.word	0x08009dc1
 8009d74:	08009dc1 	.word	0x08009dc1
 8009d78:	08009dc1 	.word	0x08009dc1
 8009d7c:	08009dc1 	.word	0x08009dc1
 8009d80:	08009dc1 	.word	0x08009dc1
 8009d84:	08009dc1 	.word	0x08009dc1
 8009d88:	08009dc1 	.word	0x08009dc1
 8009d8c:	08009db9 	.word	0x08009db9
 8009d90:	2301      	movs	r3, #1
 8009d92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d96:	e0bc      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009d98:	2304      	movs	r3, #4
 8009d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009d9e:	e0b8      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009da0:	2308      	movs	r3, #8
 8009da2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009da6:	e0b4      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009da8:	2310      	movs	r3, #16
 8009daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dae:	e0b0      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009db0:	2320      	movs	r3, #32
 8009db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009db6:	e0ac      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009db8:	2340      	movs	r3, #64	; 0x40
 8009dba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dbe:	e0a8      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009dc0:	2380      	movs	r3, #128	; 0x80
 8009dc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009dc6:	e0a4      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a90      	ldr	r2, [pc, #576]	; (800a010 <UART_SetConfig+0x6a0>)
 8009dce:	4293      	cmp	r3, r2
 8009dd0:	d130      	bne.n	8009e34 <UART_SetConfig+0x4c4>
 8009dd2:	4b8e      	ldr	r3, [pc, #568]	; (800a00c <UART_SetConfig+0x69c>)
 8009dd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dd6:	f003 0307 	and.w	r3, r3, #7
 8009dda:	2b05      	cmp	r3, #5
 8009ddc:	d826      	bhi.n	8009e2c <UART_SetConfig+0x4bc>
 8009dde:	a201      	add	r2, pc, #4	; (adr r2, 8009de4 <UART_SetConfig+0x474>)
 8009de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de4:	08009dfd 	.word	0x08009dfd
 8009de8:	08009e05 	.word	0x08009e05
 8009dec:	08009e0d 	.word	0x08009e0d
 8009df0:	08009e15 	.word	0x08009e15
 8009df4:	08009e1d 	.word	0x08009e1d
 8009df8:	08009e25 	.word	0x08009e25
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e02:	e086      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e04:	2304      	movs	r3, #4
 8009e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e0a:	e082      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e0c:	2308      	movs	r3, #8
 8009e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e12:	e07e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e14:	2310      	movs	r3, #16
 8009e16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e1a:	e07a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e1c:	2320      	movs	r3, #32
 8009e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e22:	e076      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e24:	2340      	movs	r3, #64	; 0x40
 8009e26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e2a:	e072      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e2c:	2380      	movs	r3, #128	; 0x80
 8009e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e32:	e06e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	4a76      	ldr	r2, [pc, #472]	; (800a014 <UART_SetConfig+0x6a4>)
 8009e3a:	4293      	cmp	r3, r2
 8009e3c:	d130      	bne.n	8009ea0 <UART_SetConfig+0x530>
 8009e3e:	4b73      	ldr	r3, [pc, #460]	; (800a00c <UART_SetConfig+0x69c>)
 8009e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e42:	f003 0307 	and.w	r3, r3, #7
 8009e46:	2b05      	cmp	r3, #5
 8009e48:	d826      	bhi.n	8009e98 <UART_SetConfig+0x528>
 8009e4a:	a201      	add	r2, pc, #4	; (adr r2, 8009e50 <UART_SetConfig+0x4e0>)
 8009e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e50:	08009e69 	.word	0x08009e69
 8009e54:	08009e71 	.word	0x08009e71
 8009e58:	08009e79 	.word	0x08009e79
 8009e5c:	08009e81 	.word	0x08009e81
 8009e60:	08009e89 	.word	0x08009e89
 8009e64:	08009e91 	.word	0x08009e91
 8009e68:	2300      	movs	r3, #0
 8009e6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e6e:	e050      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e70:	2304      	movs	r3, #4
 8009e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e76:	e04c      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e78:	2308      	movs	r3, #8
 8009e7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e7e:	e048      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e80:	2310      	movs	r3, #16
 8009e82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e86:	e044      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e88:	2320      	movs	r3, #32
 8009e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e8e:	e040      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e90:	2340      	movs	r3, #64	; 0x40
 8009e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e96:	e03c      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009e98:	2380      	movs	r3, #128	; 0x80
 8009e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009e9e:	e038      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a5c      	ldr	r2, [pc, #368]	; (800a018 <UART_SetConfig+0x6a8>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d130      	bne.n	8009f0c <UART_SetConfig+0x59c>
 8009eaa:	4b58      	ldr	r3, [pc, #352]	; (800a00c <UART_SetConfig+0x69c>)
 8009eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009eae:	f003 0307 	and.w	r3, r3, #7
 8009eb2:	2b05      	cmp	r3, #5
 8009eb4:	d826      	bhi.n	8009f04 <UART_SetConfig+0x594>
 8009eb6:	a201      	add	r2, pc, #4	; (adr r2, 8009ebc <UART_SetConfig+0x54c>)
 8009eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebc:	08009ed5 	.word	0x08009ed5
 8009ec0:	08009edd 	.word	0x08009edd
 8009ec4:	08009ee5 	.word	0x08009ee5
 8009ec8:	08009eed 	.word	0x08009eed
 8009ecc:	08009ef5 	.word	0x08009ef5
 8009ed0:	08009efd 	.word	0x08009efd
 8009ed4:	2302      	movs	r3, #2
 8009ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eda:	e01a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009edc:	2304      	movs	r3, #4
 8009ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ee2:	e016      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ee4:	2308      	movs	r3, #8
 8009ee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009eea:	e012      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009eec:	2310      	movs	r3, #16
 8009eee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009ef2:	e00e      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009ef4:	2320      	movs	r3, #32
 8009ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009efa:	e00a      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009efc:	2340      	movs	r3, #64	; 0x40
 8009efe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f02:	e006      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009f04:	2380      	movs	r3, #128	; 0x80
 8009f06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009f0a:	e002      	b.n	8009f12 <UART_SetConfig+0x5a2>
 8009f0c:	2380      	movs	r3, #128	; 0x80
 8009f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a40      	ldr	r2, [pc, #256]	; (800a018 <UART_SetConfig+0x6a8>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	f040 80ef 	bne.w	800a0fc <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f1e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009f22:	2b20      	cmp	r3, #32
 8009f24:	dc46      	bgt.n	8009fb4 <UART_SetConfig+0x644>
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	f2c0 8081 	blt.w	800a02e <UART_SetConfig+0x6be>
 8009f2c:	3b02      	subs	r3, #2
 8009f2e:	2b1e      	cmp	r3, #30
 8009f30:	d87d      	bhi.n	800a02e <UART_SetConfig+0x6be>
 8009f32:	a201      	add	r2, pc, #4	; (adr r2, 8009f38 <UART_SetConfig+0x5c8>)
 8009f34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f38:	08009fbb 	.word	0x08009fbb
 8009f3c:	0800a02f 	.word	0x0800a02f
 8009f40:	08009fc3 	.word	0x08009fc3
 8009f44:	0800a02f 	.word	0x0800a02f
 8009f48:	0800a02f 	.word	0x0800a02f
 8009f4c:	0800a02f 	.word	0x0800a02f
 8009f50:	08009fd3 	.word	0x08009fd3
 8009f54:	0800a02f 	.word	0x0800a02f
 8009f58:	0800a02f 	.word	0x0800a02f
 8009f5c:	0800a02f 	.word	0x0800a02f
 8009f60:	0800a02f 	.word	0x0800a02f
 8009f64:	0800a02f 	.word	0x0800a02f
 8009f68:	0800a02f 	.word	0x0800a02f
 8009f6c:	0800a02f 	.word	0x0800a02f
 8009f70:	08009fe3 	.word	0x08009fe3
 8009f74:	0800a02f 	.word	0x0800a02f
 8009f78:	0800a02f 	.word	0x0800a02f
 8009f7c:	0800a02f 	.word	0x0800a02f
 8009f80:	0800a02f 	.word	0x0800a02f
 8009f84:	0800a02f 	.word	0x0800a02f
 8009f88:	0800a02f 	.word	0x0800a02f
 8009f8c:	0800a02f 	.word	0x0800a02f
 8009f90:	0800a02f 	.word	0x0800a02f
 8009f94:	0800a02f 	.word	0x0800a02f
 8009f98:	0800a02f 	.word	0x0800a02f
 8009f9c:	0800a02f 	.word	0x0800a02f
 8009fa0:	0800a02f 	.word	0x0800a02f
 8009fa4:	0800a02f 	.word	0x0800a02f
 8009fa8:	0800a02f 	.word	0x0800a02f
 8009fac:	0800a02f 	.word	0x0800a02f
 8009fb0:	0800a021 	.word	0x0800a021
 8009fb4:	2b40      	cmp	r3, #64	; 0x40
 8009fb6:	d036      	beq.n	800a026 <UART_SetConfig+0x6b6>
 8009fb8:	e039      	b.n	800a02e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009fba:	f7fd fd85 	bl	8007ac8 <HAL_RCCEx_GetD3PCLK1Freq>
 8009fbe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009fc0:	e03b      	b.n	800a03a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fc2:	f107 0314 	add.w	r3, r7, #20
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fd fd94 	bl	8007af4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009fcc:	69bb      	ldr	r3, [r7, #24]
 8009fce:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fd0:	e033      	b.n	800a03a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009fd2:	f107 0308 	add.w	r3, r7, #8
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f7fd fee0 	bl	8007d9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009fe0:	e02b      	b.n	800a03a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fe2:	4b0a      	ldr	r3, [pc, #40]	; (800a00c <UART_SetConfig+0x69c>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 0320 	and.w	r3, r3, #32
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d009      	beq.n	800a002 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009fee:	4b07      	ldr	r3, [pc, #28]	; (800a00c <UART_SetConfig+0x69c>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	08db      	lsrs	r3, r3, #3
 8009ff4:	f003 0303 	and.w	r3, r3, #3
 8009ff8:	4a08      	ldr	r2, [pc, #32]	; (800a01c <UART_SetConfig+0x6ac>)
 8009ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8009ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a000:	e01b      	b.n	800a03a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a002:	4b06      	ldr	r3, [pc, #24]	; (800a01c <UART_SetConfig+0x6ac>)
 800a004:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a006:	e018      	b.n	800a03a <UART_SetConfig+0x6ca>
 800a008:	40011400 	.word	0x40011400
 800a00c:	58024400 	.word	0x58024400
 800a010:	40007800 	.word	0x40007800
 800a014:	40007c00 	.word	0x40007c00
 800a018:	58000c00 	.word	0x58000c00
 800a01c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a020:	4bc4      	ldr	r3, [pc, #784]	; (800a334 <UART_SetConfig+0x9c4>)
 800a022:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a024:	e009      	b.n	800a03a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a026:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a02a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a02c:	e005      	b.n	800a03a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a02e:	2300      	movs	r3, #0
 800a030:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a032:	2301      	movs	r3, #1
 800a034:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a038:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a03a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	f000 81da 	beq.w	800a3f6 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a046:	4abc      	ldr	r2, [pc, #752]	; (800a338 <UART_SetConfig+0x9c8>)
 800a048:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a04c:	461a      	mov	r2, r3
 800a04e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a050:	fbb3 f3f2 	udiv	r3, r3, r2
 800a054:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	685a      	ldr	r2, [r3, #4]
 800a05a:	4613      	mov	r3, r2
 800a05c:	005b      	lsls	r3, r3, #1
 800a05e:	4413      	add	r3, r2
 800a060:	6a3a      	ldr	r2, [r7, #32]
 800a062:	429a      	cmp	r2, r3
 800a064:	d305      	bcc.n	800a072 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a06c:	6a3a      	ldr	r2, [r7, #32]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d903      	bls.n	800a07a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a078:	e1bd      	b.n	800a3f6 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a07c:	4618      	mov	r0, r3
 800a07e:	f04f 0100 	mov.w	r1, #0
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a086:	4aac      	ldr	r2, [pc, #688]	; (800a338 <UART_SetConfig+0x9c8>)
 800a088:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a08c:	b29a      	uxth	r2, r3
 800a08e:	f04f 0300 	mov.w	r3, #0
 800a092:	f7f6 f921 	bl	80002d8 <__aeabi_uldivmod>
 800a096:	4602      	mov	r2, r0
 800a098:	460b      	mov	r3, r1
 800a09a:	4610      	mov	r0, r2
 800a09c:	4619      	mov	r1, r3
 800a09e:	f04f 0200 	mov.w	r2, #0
 800a0a2:	f04f 0300 	mov.w	r3, #0
 800a0a6:	020b      	lsls	r3, r1, #8
 800a0a8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a0ac:	0202      	lsls	r2, r0, #8
 800a0ae:	6879      	ldr	r1, [r7, #4]
 800a0b0:	6849      	ldr	r1, [r1, #4]
 800a0b2:	0849      	lsrs	r1, r1, #1
 800a0b4:	4608      	mov	r0, r1
 800a0b6:	f04f 0100 	mov.w	r1, #0
 800a0ba:	1814      	adds	r4, r2, r0
 800a0bc:	eb43 0501 	adc.w	r5, r3, r1
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	f04f 0300 	mov.w	r3, #0
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	4629      	mov	r1, r5
 800a0ce:	f7f6 f903 	bl	80002d8 <__aeabi_uldivmod>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a0da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a0e0:	d308      	bcc.n	800a0f4 <UART_SetConfig+0x784>
 800a0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0e8:	d204      	bcs.n	800a0f4 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0f0:	60da      	str	r2, [r3, #12]
 800a0f2:	e180      	b.n	800a3f6 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a0fa:	e17c      	b.n	800a3f6 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	69db      	ldr	r3, [r3, #28]
 800a100:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a104:	f040 80be 	bne.w	800a284 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 800a108:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a10c:	2b20      	cmp	r3, #32
 800a10e:	dc49      	bgt.n	800a1a4 <UART_SetConfig+0x834>
 800a110:	2b00      	cmp	r3, #0
 800a112:	db7c      	blt.n	800a20e <UART_SetConfig+0x89e>
 800a114:	2b20      	cmp	r3, #32
 800a116:	d87a      	bhi.n	800a20e <UART_SetConfig+0x89e>
 800a118:	a201      	add	r2, pc, #4	; (adr r2, 800a120 <UART_SetConfig+0x7b0>)
 800a11a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11e:	bf00      	nop
 800a120:	0800a1ab 	.word	0x0800a1ab
 800a124:	0800a1b3 	.word	0x0800a1b3
 800a128:	0800a20f 	.word	0x0800a20f
 800a12c:	0800a20f 	.word	0x0800a20f
 800a130:	0800a1bb 	.word	0x0800a1bb
 800a134:	0800a20f 	.word	0x0800a20f
 800a138:	0800a20f 	.word	0x0800a20f
 800a13c:	0800a20f 	.word	0x0800a20f
 800a140:	0800a1cb 	.word	0x0800a1cb
 800a144:	0800a20f 	.word	0x0800a20f
 800a148:	0800a20f 	.word	0x0800a20f
 800a14c:	0800a20f 	.word	0x0800a20f
 800a150:	0800a20f 	.word	0x0800a20f
 800a154:	0800a20f 	.word	0x0800a20f
 800a158:	0800a20f 	.word	0x0800a20f
 800a15c:	0800a20f 	.word	0x0800a20f
 800a160:	0800a1db 	.word	0x0800a1db
 800a164:	0800a20f 	.word	0x0800a20f
 800a168:	0800a20f 	.word	0x0800a20f
 800a16c:	0800a20f 	.word	0x0800a20f
 800a170:	0800a20f 	.word	0x0800a20f
 800a174:	0800a20f 	.word	0x0800a20f
 800a178:	0800a20f 	.word	0x0800a20f
 800a17c:	0800a20f 	.word	0x0800a20f
 800a180:	0800a20f 	.word	0x0800a20f
 800a184:	0800a20f 	.word	0x0800a20f
 800a188:	0800a20f 	.word	0x0800a20f
 800a18c:	0800a20f 	.word	0x0800a20f
 800a190:	0800a20f 	.word	0x0800a20f
 800a194:	0800a20f 	.word	0x0800a20f
 800a198:	0800a20f 	.word	0x0800a20f
 800a19c:	0800a20f 	.word	0x0800a20f
 800a1a0:	0800a201 	.word	0x0800a201
 800a1a4:	2b40      	cmp	r3, #64	; 0x40
 800a1a6:	d02e      	beq.n	800a206 <UART_SetConfig+0x896>
 800a1a8:	e031      	b.n	800a20e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a1aa:	f7fc fd21 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 800a1ae:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a1b0:	e033      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1b2:	f7fc fd33 	bl	8006c1c <HAL_RCC_GetPCLK2Freq>
 800a1b6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a1b8:	e02f      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1ba:	f107 0314 	add.w	r3, r7, #20
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f7fd fc98 	bl	8007af4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1c8:	e027      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1ca:	f107 0308 	add.w	r3, r7, #8
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7fd fde4 	bl	8007d9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1d8:	e01f      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a1da:	4b58      	ldr	r3, [pc, #352]	; (800a33c <UART_SetConfig+0x9cc>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 0320 	and.w	r3, r3, #32
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d009      	beq.n	800a1fa <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a1e6:	4b55      	ldr	r3, [pc, #340]	; (800a33c <UART_SetConfig+0x9cc>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	08db      	lsrs	r3, r3, #3
 800a1ec:	f003 0303 	and.w	r3, r3, #3
 800a1f0:	4a53      	ldr	r2, [pc, #332]	; (800a340 <UART_SetConfig+0x9d0>)
 800a1f2:	fa22 f303 	lsr.w	r3, r2, r3
 800a1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a1f8:	e00f      	b.n	800a21a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800a1fa:	4b51      	ldr	r3, [pc, #324]	; (800a340 <UART_SetConfig+0x9d0>)
 800a1fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a1fe:	e00c      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a200:	4b4c      	ldr	r3, [pc, #304]	; (800a334 <UART_SetConfig+0x9c4>)
 800a202:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a204:	e009      	b.n	800a21a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a20a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a20c:	e005      	b.n	800a21a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800a20e:	2300      	movs	r3, #0
 800a210:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a218:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a21a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	f000 80ea 	beq.w	800a3f6 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a226:	4a44      	ldr	r2, [pc, #272]	; (800a338 <UART_SetConfig+0x9c8>)
 800a228:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a22c:	461a      	mov	r2, r3
 800a22e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a230:	fbb3 f3f2 	udiv	r3, r3, r2
 800a234:	005a      	lsls	r2, r3, #1
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	085b      	lsrs	r3, r3, #1
 800a23c:	441a      	add	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	685b      	ldr	r3, [r3, #4]
 800a242:	fbb2 f3f3 	udiv	r3, r2, r3
 800a246:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24a:	2b0f      	cmp	r3, #15
 800a24c:	d916      	bls.n	800a27c <UART_SetConfig+0x90c>
 800a24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a254:	d212      	bcs.n	800a27c <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a258:	b29b      	uxth	r3, r3
 800a25a:	f023 030f 	bic.w	r3, r3, #15
 800a25e:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a262:	085b      	lsrs	r3, r3, #1
 800a264:	b29b      	uxth	r3, r3
 800a266:	f003 0307 	and.w	r3, r3, #7
 800a26a:	b29a      	uxth	r2, r3
 800a26c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a26e:	4313      	orrs	r3, r2
 800a270:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a278:	60da      	str	r2, [r3, #12]
 800a27a:	e0bc      	b.n	800a3f6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a27c:	2301      	movs	r3, #1
 800a27e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a282:	e0b8      	b.n	800a3f6 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a284:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a288:	2b20      	cmp	r3, #32
 800a28a:	dc4b      	bgt.n	800a324 <UART_SetConfig+0x9b4>
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f2c0 8087 	blt.w	800a3a0 <UART_SetConfig+0xa30>
 800a292:	2b20      	cmp	r3, #32
 800a294:	f200 8084 	bhi.w	800a3a0 <UART_SetConfig+0xa30>
 800a298:	a201      	add	r2, pc, #4	; (adr r2, 800a2a0 <UART_SetConfig+0x930>)
 800a29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a29e:	bf00      	nop
 800a2a0:	0800a32b 	.word	0x0800a32b
 800a2a4:	0800a345 	.word	0x0800a345
 800a2a8:	0800a3a1 	.word	0x0800a3a1
 800a2ac:	0800a3a1 	.word	0x0800a3a1
 800a2b0:	0800a34d 	.word	0x0800a34d
 800a2b4:	0800a3a1 	.word	0x0800a3a1
 800a2b8:	0800a3a1 	.word	0x0800a3a1
 800a2bc:	0800a3a1 	.word	0x0800a3a1
 800a2c0:	0800a35d 	.word	0x0800a35d
 800a2c4:	0800a3a1 	.word	0x0800a3a1
 800a2c8:	0800a3a1 	.word	0x0800a3a1
 800a2cc:	0800a3a1 	.word	0x0800a3a1
 800a2d0:	0800a3a1 	.word	0x0800a3a1
 800a2d4:	0800a3a1 	.word	0x0800a3a1
 800a2d8:	0800a3a1 	.word	0x0800a3a1
 800a2dc:	0800a3a1 	.word	0x0800a3a1
 800a2e0:	0800a36d 	.word	0x0800a36d
 800a2e4:	0800a3a1 	.word	0x0800a3a1
 800a2e8:	0800a3a1 	.word	0x0800a3a1
 800a2ec:	0800a3a1 	.word	0x0800a3a1
 800a2f0:	0800a3a1 	.word	0x0800a3a1
 800a2f4:	0800a3a1 	.word	0x0800a3a1
 800a2f8:	0800a3a1 	.word	0x0800a3a1
 800a2fc:	0800a3a1 	.word	0x0800a3a1
 800a300:	0800a3a1 	.word	0x0800a3a1
 800a304:	0800a3a1 	.word	0x0800a3a1
 800a308:	0800a3a1 	.word	0x0800a3a1
 800a30c:	0800a3a1 	.word	0x0800a3a1
 800a310:	0800a3a1 	.word	0x0800a3a1
 800a314:	0800a3a1 	.word	0x0800a3a1
 800a318:	0800a3a1 	.word	0x0800a3a1
 800a31c:	0800a3a1 	.word	0x0800a3a1
 800a320:	0800a393 	.word	0x0800a393
 800a324:	2b40      	cmp	r3, #64	; 0x40
 800a326:	d037      	beq.n	800a398 <UART_SetConfig+0xa28>
 800a328:	e03a      	b.n	800a3a0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a32a:	f7fc fc61 	bl	8006bf0 <HAL_RCC_GetPCLK1Freq>
 800a32e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a330:	e03c      	b.n	800a3ac <UART_SetConfig+0xa3c>
 800a332:	bf00      	nop
 800a334:	003d0900 	.word	0x003d0900
 800a338:	0800cc58 	.word	0x0800cc58
 800a33c:	58024400 	.word	0x58024400
 800a340:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a344:	f7fc fc6a 	bl	8006c1c <HAL_RCC_GetPCLK2Freq>
 800a348:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a34a:	e02f      	b.n	800a3ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a34c:	f107 0314 	add.w	r3, r7, #20
 800a350:	4618      	mov	r0, r3
 800a352:	f7fd fbcf 	bl	8007af4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a356:	69bb      	ldr	r3, [r7, #24]
 800a358:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a35a:	e027      	b.n	800a3ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a35c:	f107 0308 	add.w	r3, r7, #8
 800a360:	4618      	mov	r0, r3
 800a362:	f7fd fd1b 	bl	8007d9c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a36a:	e01f      	b.n	800a3ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a36c:	4b2c      	ldr	r3, [pc, #176]	; (800a420 <UART_SetConfig+0xab0>)
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	f003 0320 	and.w	r3, r3, #32
 800a374:	2b00      	cmp	r3, #0
 800a376:	d009      	beq.n	800a38c <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a378:	4b29      	ldr	r3, [pc, #164]	; (800a420 <UART_SetConfig+0xab0>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	08db      	lsrs	r3, r3, #3
 800a37e:	f003 0303 	and.w	r3, r3, #3
 800a382:	4a28      	ldr	r2, [pc, #160]	; (800a424 <UART_SetConfig+0xab4>)
 800a384:	fa22 f303 	lsr.w	r3, r2, r3
 800a388:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a38a:	e00f      	b.n	800a3ac <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800a38c:	4b25      	ldr	r3, [pc, #148]	; (800a424 <UART_SetConfig+0xab4>)
 800a38e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a390:	e00c      	b.n	800a3ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a392:	4b25      	ldr	r3, [pc, #148]	; (800a428 <UART_SetConfig+0xab8>)
 800a394:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a396:	e009      	b.n	800a3ac <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a398:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a39c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a39e:	e005      	b.n	800a3ac <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a3aa:	bf00      	nop
    }

    if (pclk != 0U)
 800a3ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d021      	beq.n	800a3f6 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3b6:	4a1d      	ldr	r2, [pc, #116]	; (800a42c <UART_SetConfig+0xabc>)
 800a3b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a3bc:	461a      	mov	r2, r3
 800a3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3c0:	fbb3 f2f2 	udiv	r2, r3, r2
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	085b      	lsrs	r3, r3, #1
 800a3ca:	441a      	add	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3d8:	2b0f      	cmp	r3, #15
 800a3da:	d909      	bls.n	800a3f0 <UART_SetConfig+0xa80>
 800a3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a3e2:	d205      	bcs.n	800a3f0 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3e6:	b29a      	uxth	r2, r3
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	60da      	str	r2, [r3, #12]
 800a3ee:	e002      	b.n	800a3f6 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2201      	movs	r2, #1
 800a402:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2200      	movs	r2, #0
 800a40a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2200      	movs	r2, #0
 800a410:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a412:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800a416:	4618      	mov	r0, r3
 800a418:	3738      	adds	r7, #56	; 0x38
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bdb0      	pop	{r4, r5, r7, pc}
 800a41e:	bf00      	nop
 800a420:	58024400 	.word	0x58024400
 800a424:	03d09000 	.word	0x03d09000
 800a428:	003d0900 	.word	0x003d0900
 800a42c:	0800cc58 	.word	0x0800cc58

0800a430 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a43c:	f003 0301 	and.w	r3, r3, #1
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00a      	beq.n	800a45a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	430a      	orrs	r2, r1
 800a458:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a45e:	f003 0302 	and.w	r3, r3, #2
 800a462:	2b00      	cmp	r3, #0
 800a464:	d00a      	beq.n	800a47c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	430a      	orrs	r2, r1
 800a47a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a480:	f003 0304 	and.w	r3, r3, #4
 800a484:	2b00      	cmp	r3, #0
 800a486:	d00a      	beq.n	800a49e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	430a      	orrs	r2, r1
 800a49c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4a2:	f003 0308 	and.w	r3, r3, #8
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d00a      	beq.n	800a4c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	430a      	orrs	r2, r1
 800a4be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4c4:	f003 0310 	and.w	r3, r3, #16
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d00a      	beq.n	800a4e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d00a      	beq.n	800a504 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	430a      	orrs	r2, r1
 800a502:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d01a      	beq.n	800a546 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	685b      	ldr	r3, [r3, #4]
 800a516:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	430a      	orrs	r2, r1
 800a524:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a52e:	d10a      	bne.n	800a546 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	685b      	ldr	r3, [r3, #4]
 800a536:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	430a      	orrs	r2, r1
 800a544:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a54a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d00a      	beq.n	800a568 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	685b      	ldr	r3, [r3, #4]
 800a558:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	430a      	orrs	r2, r1
 800a566:	605a      	str	r2, [r3, #4]
  }
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b086      	sub	sp, #24
 800a578:	af02      	add	r7, sp, #8
 800a57a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2200      	movs	r2, #0
 800a580:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a584:	f7f8 fb6a 	bl	8002c5c <HAL_GetTick>
 800a588:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f003 0308 	and.w	r3, r3, #8
 800a594:	2b08      	cmp	r3, #8
 800a596:	d10e      	bne.n	800a5b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a598:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	f000 f82f 	bl	800a60a <UART_WaitOnFlagUntilTimeout>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d001      	beq.n	800a5b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5b2:	2303      	movs	r3, #3
 800a5b4:	e025      	b.n	800a602 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f003 0304 	and.w	r3, r3, #4
 800a5c0:	2b04      	cmp	r3, #4
 800a5c2:	d10e      	bne.n	800a5e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a5c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a5c8:	9300      	str	r3, [sp, #0]
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f819 	bl	800a60a <UART_WaitOnFlagUntilTimeout>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d001      	beq.n	800a5e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	e00f      	b.n	800a602 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2220      	movs	r2, #32
 800a5e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2220      	movs	r2, #32
 800a5ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a600:	2300      	movs	r3, #0
}
 800a602:	4618      	mov	r0, r3
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b09c      	sub	sp, #112	; 0x70
 800a60e:	af00      	add	r7, sp, #0
 800a610:	60f8      	str	r0, [r7, #12]
 800a612:	60b9      	str	r1, [r7, #8]
 800a614:	603b      	str	r3, [r7, #0]
 800a616:	4613      	mov	r3, r2
 800a618:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a61a:	e0a9      	b.n	800a770 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a61c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a61e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a622:	f000 80a5 	beq.w	800a770 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a626:	f7f8 fb19 	bl	8002c5c <HAL_GetTick>
 800a62a:	4602      	mov	r2, r0
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	1ad3      	subs	r3, r2, r3
 800a630:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a632:	429a      	cmp	r2, r3
 800a634:	d302      	bcc.n	800a63c <UART_WaitOnFlagUntilTimeout+0x32>
 800a636:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d140      	bne.n	800a6be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a644:	e853 3f00 	ldrex	r3, [r3]
 800a648:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a64a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a64c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a650:	667b      	str	r3, [r7, #100]	; 0x64
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	461a      	mov	r2, r3
 800a658:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a65a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a65c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a65e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a660:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a662:	e841 2300 	strex	r3, r2, [r1]
 800a666:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a668:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d1e6      	bne.n	800a63c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	3308      	adds	r3, #8
 800a674:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a678:	e853 3f00 	ldrex	r3, [r3]
 800a67c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a67e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a680:	f023 0301 	bic.w	r3, r3, #1
 800a684:	663b      	str	r3, [r7, #96]	; 0x60
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	3308      	adds	r3, #8
 800a68c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a68e:	64ba      	str	r2, [r7, #72]	; 0x48
 800a690:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a692:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a694:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a696:	e841 2300 	strex	r3, r2, [r1]
 800a69a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a69c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1e5      	bne.n	800a66e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2220      	movs	r2, #32
 800a6a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a6ba:	2303      	movs	r3, #3
 800a6bc:	e069      	b.n	800a792 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 0304 	and.w	r3, r3, #4
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d051      	beq.n	800a770 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	69db      	ldr	r3, [r3, #28]
 800a6d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6da:	d149      	bne.n	800a770 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ee:	e853 3f00 	ldrex	r3, [r3]
 800a6f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a6fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	461a      	mov	r2, r3
 800a702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a704:	637b      	str	r3, [r7, #52]	; 0x34
 800a706:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a708:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a70a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a70c:	e841 2300 	strex	r3, r2, [r1]
 800a710:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a714:	2b00      	cmp	r3, #0
 800a716:	d1e6      	bne.n	800a6e6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	3308      	adds	r3, #8
 800a71e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a720:	697b      	ldr	r3, [r7, #20]
 800a722:	e853 3f00 	ldrex	r3, [r3]
 800a726:	613b      	str	r3, [r7, #16]
   return(result);
 800a728:	693b      	ldr	r3, [r7, #16]
 800a72a:	f023 0301 	bic.w	r3, r3, #1
 800a72e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	3308      	adds	r3, #8
 800a736:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a738:	623a      	str	r2, [r7, #32]
 800a73a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73c:	69f9      	ldr	r1, [r7, #28]
 800a73e:	6a3a      	ldr	r2, [r7, #32]
 800a740:	e841 2300 	strex	r3, r2, [r1]
 800a744:	61bb      	str	r3, [r7, #24]
   return(result);
 800a746:	69bb      	ldr	r3, [r7, #24]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d1e5      	bne.n	800a718 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2220      	movs	r2, #32
 800a750:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	2220      	movs	r2, #32
 800a758:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	2220      	movs	r2, #32
 800a760:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a76c:	2303      	movs	r3, #3
 800a76e:	e010      	b.n	800a792 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	69da      	ldr	r2, [r3, #28]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	4013      	ands	r3, r2
 800a77a:	68ba      	ldr	r2, [r7, #8]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	bf0c      	ite	eq
 800a780:	2301      	moveq	r3, #1
 800a782:	2300      	movne	r3, #0
 800a784:	b2db      	uxtb	r3, r3
 800a786:	461a      	mov	r2, r3
 800a788:	79fb      	ldrb	r3, [r7, #7]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	f43f af46 	beq.w	800a61c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3770      	adds	r7, #112	; 0x70
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a79a:	b480      	push	{r7}
 800a79c:	b085      	sub	sp, #20
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d101      	bne.n	800a7b0 <HAL_UARTEx_DisableFifoMode+0x16>
 800a7ac:	2302      	movs	r3, #2
 800a7ae:	e027      	b.n	800a800 <HAL_UARTEx_DisableFifoMode+0x66>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2224      	movs	r2, #36	; 0x24
 800a7bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	681a      	ldr	r2, [r3, #0]
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f022 0201 	bic.w	r2, r2, #1
 800a7d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a7de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	68fa      	ldr	r2, [r7, #12]
 800a7ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2220      	movs	r2, #32
 800a7f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2200      	movs	r2, #0
 800a7fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a7fe:	2300      	movs	r3, #0
}
 800a800:	4618      	mov	r0, r3
 800a802:	3714      	adds	r7, #20
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	d101      	bne.n	800a824 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a820:	2302      	movs	r3, #2
 800a822:	e02d      	b.n	800a880 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2224      	movs	r2, #36	; 0x24
 800a830:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f022 0201 	bic.w	r2, r2, #1
 800a84a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	430a      	orrs	r2, r1
 800a85e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f84f 	bl	800a904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2220      	movs	r2, #32
 800a872:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3710      	adds	r7, #16
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a898:	2b01      	cmp	r3, #1
 800a89a:	d101      	bne.n	800a8a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a89c:	2302      	movs	r3, #2
 800a89e:	e02d      	b.n	800a8fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2224      	movs	r2, #36	; 0x24
 800a8ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f022 0201 	bic.w	r2, r2, #1
 800a8c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	683a      	ldr	r2, [r7, #0]
 800a8d8:	430a      	orrs	r2, r1
 800a8da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a8dc:	6878      	ldr	r0, [r7, #4]
 800a8de:	f000 f811 	bl	800a904 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2220      	movs	r2, #32
 800a8ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a8fa:	2300      	movs	r3, #0
}
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	3710      	adds	r7, #16
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a904:	b480      	push	{r7}
 800a906:	b085      	sub	sp, #20
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a910:	2b00      	cmp	r3, #0
 800a912:	d108      	bne.n	800a926 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2201      	movs	r2, #1
 800a920:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a924:	e031      	b.n	800a98a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a926:	2310      	movs	r3, #16
 800a928:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a92a:	2310      	movs	r3, #16
 800a92c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	689b      	ldr	r3, [r3, #8]
 800a934:	0e5b      	lsrs	r3, r3, #25
 800a936:	b2db      	uxtb	r3, r3
 800a938:	f003 0307 	and.w	r3, r3, #7
 800a93c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	0f5b      	lsrs	r3, r3, #29
 800a946:	b2db      	uxtb	r3, r3
 800a948:	f003 0307 	and.w	r3, r3, #7
 800a94c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a94e:	7bbb      	ldrb	r3, [r7, #14]
 800a950:	7b3a      	ldrb	r2, [r7, #12]
 800a952:	4911      	ldr	r1, [pc, #68]	; (800a998 <UARTEx_SetNbDataToProcess+0x94>)
 800a954:	5c8a      	ldrb	r2, [r1, r2]
 800a956:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a95a:	7b3a      	ldrb	r2, [r7, #12]
 800a95c:	490f      	ldr	r1, [pc, #60]	; (800a99c <UARTEx_SetNbDataToProcess+0x98>)
 800a95e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a960:	fb93 f3f2 	sdiv	r3, r3, r2
 800a964:	b29a      	uxth	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
 800a96e:	7b7a      	ldrb	r2, [r7, #13]
 800a970:	4909      	ldr	r1, [pc, #36]	; (800a998 <UARTEx_SetNbDataToProcess+0x94>)
 800a972:	5c8a      	ldrb	r2, [r1, r2]
 800a974:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a978:	7b7a      	ldrb	r2, [r7, #13]
 800a97a:	4908      	ldr	r1, [pc, #32]	; (800a99c <UARTEx_SetNbDataToProcess+0x98>)
 800a97c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a97e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a982:	b29a      	uxth	r2, r3
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a98a:	bf00      	nop
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
 800a996:	bf00      	nop
 800a998:	0800cc70 	.word	0x0800cc70
 800a99c:	0800cc78 	.word	0x0800cc78

0800a9a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b084      	sub	sp, #16
 800a9a6:	af00      	add	r7, sp, #0
 800a9a8:	6078      	str	r0, [r7, #4]
 800a9aa:	f107 001c 	add.w	r0, r7, #28
 800a9ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a9b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d120      	bne.n	800a9fa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	68da      	ldr	r2, [r3, #12]
 800a9c8:	4b2a      	ldr	r3, [pc, #168]	; (800aa74 <USB_CoreInit+0xd4>)
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	687a      	ldr	r2, [r7, #4]
 800a9ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a9dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9de:	2b01      	cmp	r3, #1
 800a9e0:	d105      	bne.n	800a9ee <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f000 faa8 	bl	800af44 <USB_CoreReset>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	73fb      	strb	r3, [r7, #15]
 800a9f8:	e01a      	b.n	800aa30 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	68db      	ldr	r3, [r3, #12]
 800a9fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 fa9c 	bl	800af44 <USB_CoreReset>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800aa10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d106      	bne.n	800aa24 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa1a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	639a      	str	r2, [r3, #56]	; 0x38
 800aa22:	e005      	b.n	800aa30 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800aa30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d116      	bne.n	800aa64 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa3a:	b29a      	uxth	r2, r3
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800aa44:	4b0c      	ldr	r3, [pc, #48]	; (800aa78 <USB_CoreInit+0xd8>)
 800aa46:	4313      	orrs	r3, r2
 800aa48:	687a      	ldr	r2, [r7, #4]
 800aa4a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	f043 0206 	orr.w	r2, r3, #6
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	f043 0220 	orr.w	r2, r3, #32
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800aa64:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3710      	adds	r7, #16
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa70:	b004      	add	sp, #16
 800aa72:	4770      	bx	lr
 800aa74:	ffbdffbf 	.word	0xffbdffbf
 800aa78:	03ee0000 	.word	0x03ee0000

0800aa7c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	689b      	ldr	r3, [r3, #8]
 800aa88:	f023 0201 	bic.w	r2, r3, #1
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aa90:	2300      	movs	r3, #0
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	370c      	adds	r7, #12
 800aa96:	46bd      	mov	sp, r7
 800aa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9c:	4770      	bx	lr

0800aa9e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b084      	sub	sp, #16
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800aaaa:	2300      	movs	r3, #0
 800aaac:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	68db      	ldr	r3, [r3, #12]
 800aab2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800aaba:	78fb      	ldrb	r3, [r7, #3]
 800aabc:	2b01      	cmp	r3, #1
 800aabe:	d115      	bne.n	800aaec <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800aacc:	2001      	movs	r0, #1
 800aace:	f7f8 f8d1 	bl	8002c74 <HAL_Delay>
      ms++;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	3301      	adds	r3, #1
 800aad6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 fa25 	bl	800af28 <USB_GetMode>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d01e      	beq.n	800ab22 <USB_SetCurrentMode+0x84>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2b31      	cmp	r3, #49	; 0x31
 800aae8:	d9f0      	bls.n	800aacc <USB_SetCurrentMode+0x2e>
 800aaea:	e01a      	b.n	800ab22 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800aaec:	78fb      	ldrb	r3, [r7, #3]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d115      	bne.n	800ab1e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800aafe:	2001      	movs	r0, #1
 800ab00:	f7f8 f8b8 	bl	8002c74 <HAL_Delay>
      ms++;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	3301      	adds	r3, #1
 800ab08:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fa0c 	bl	800af28 <USB_GetMode>
 800ab10:	4603      	mov	r3, r0
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d005      	beq.n	800ab22 <USB_SetCurrentMode+0x84>
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2b31      	cmp	r3, #49	; 0x31
 800ab1a:	d9f0      	bls.n	800aafe <USB_SetCurrentMode+0x60>
 800ab1c:	e001      	b.n	800ab22 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e005      	b.n	800ab2e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2b32      	cmp	r3, #50	; 0x32
 800ab26:	d101      	bne.n	800ab2c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e000      	b.n	800ab2e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ab2c:	2300      	movs	r3, #0
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3710      	adds	r7, #16
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
	...

0800ab38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ab38:	b084      	sub	sp, #16
 800ab3a:	b580      	push	{r7, lr}
 800ab3c:	b086      	sub	sp, #24
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]
 800ab42:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ab46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ab52:	2300      	movs	r3, #0
 800ab54:	613b      	str	r3, [r7, #16]
 800ab56:	e009      	b.n	800ab6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	693b      	ldr	r3, [r7, #16]
 800ab5c:	3340      	adds	r3, #64	; 0x40
 800ab5e:	009b      	lsls	r3, r3, #2
 800ab60:	4413      	add	r3, r2
 800ab62:	2200      	movs	r2, #0
 800ab64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	3301      	adds	r3, #1
 800ab6a:	613b      	str	r3, [r7, #16]
 800ab6c:	693b      	ldr	r3, [r7, #16]
 800ab6e:	2b0e      	cmp	r3, #14
 800ab70:	d9f2      	bls.n	800ab58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ab72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d11c      	bne.n	800abb2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	68fa      	ldr	r2, [r7, #12]
 800ab82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ab86:	f043 0302 	orr.w	r3, r3, #2
 800ab8a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab90:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	601a      	str	r2, [r3, #0]
 800abb0:	e005      	b.n	800abbe <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800abc4:	461a      	mov	r2, r3
 800abc6:	2300      	movs	r3, #0
 800abc8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abd0:	4619      	mov	r1, r3
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abd8:	461a      	mov	r2, r3
 800abda:	680b      	ldr	r3, [r1, #0]
 800abdc:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800abde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d10c      	bne.n	800abfe <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800abe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d104      	bne.n	800abf4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800abea:	2100      	movs	r1, #0
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 f961 	bl	800aeb4 <USB_SetDevSpeed>
 800abf2:	e008      	b.n	800ac06 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800abf4:	2101      	movs	r1, #1
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f000 f95c 	bl	800aeb4 <USB_SetDevSpeed>
 800abfc:	e003      	b.n	800ac06 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800abfe:	2103      	movs	r1, #3
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 f957 	bl	800aeb4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ac06:	2110      	movs	r1, #16
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 f8f3 	bl	800adf4 <USB_FlushTxFifo>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d001      	beq.n	800ac18 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800ac14:	2301      	movs	r3, #1
 800ac16:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ac18:	6878      	ldr	r0, [r7, #4]
 800ac1a:	f000 f91d 	bl	800ae58 <USB_FlushRxFifo>
 800ac1e:	4603      	mov	r3, r0
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d001      	beq.n	800ac28 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800ac24:	2301      	movs	r3, #1
 800ac26:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac2e:	461a      	mov	r2, r3
 800ac30:	2300      	movs	r3, #0
 800ac32:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac3a:	461a      	mov	r2, r3
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac46:	461a      	mov	r2, r3
 800ac48:	2300      	movs	r3, #0
 800ac4a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	613b      	str	r3, [r7, #16]
 800ac50:	e043      	b.n	800acda <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	015a      	lsls	r2, r3, #5
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	4413      	add	r3, r2
 800ac5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ac64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ac68:	d118      	bne.n	800ac9c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d10a      	bne.n	800ac86 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	015a      	lsls	r2, r3, #5
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	4413      	add	r3, r2
 800ac78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ac82:	6013      	str	r3, [r2, #0]
 800ac84:	e013      	b.n	800acae <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	015a      	lsls	r2, r3, #5
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	4413      	add	r3, r2
 800ac8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac92:	461a      	mov	r2, r3
 800ac94:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ac98:	6013      	str	r3, [r2, #0]
 800ac9a:	e008      	b.n	800acae <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	015a      	lsls	r2, r3, #5
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	4413      	add	r3, r2
 800aca4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aca8:	461a      	mov	r2, r3
 800acaa:	2300      	movs	r3, #0
 800acac:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800acae:	693b      	ldr	r3, [r7, #16]
 800acb0:	015a      	lsls	r2, r3, #5
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	4413      	add	r3, r2
 800acb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acba:	461a      	mov	r2, r3
 800acbc:	2300      	movs	r3, #0
 800acbe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	015a      	lsls	r2, r3, #5
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	4413      	add	r3, r2
 800acc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800accc:	461a      	mov	r2, r3
 800acce:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800acd2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	3301      	adds	r3, #1
 800acd8:	613b      	str	r3, [r7, #16]
 800acda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acdc:	693a      	ldr	r2, [r7, #16]
 800acde:	429a      	cmp	r2, r3
 800ace0:	d3b7      	bcc.n	800ac52 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ace2:	2300      	movs	r3, #0
 800ace4:	613b      	str	r3, [r7, #16]
 800ace6:	e043      	b.n	800ad70 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ace8:	693b      	ldr	r3, [r7, #16]
 800acea:	015a      	lsls	r2, r3, #5
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	4413      	add	r3, r2
 800acf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800acfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800acfe:	d118      	bne.n	800ad32 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d10a      	bne.n	800ad1c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	015a      	lsls	r2, r3, #5
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	4413      	add	r3, r2
 800ad0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad12:	461a      	mov	r2, r3
 800ad14:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ad18:	6013      	str	r3, [r2, #0]
 800ad1a:	e013      	b.n	800ad44 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	015a      	lsls	r2, r3, #5
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	4413      	add	r3, r2
 800ad24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad28:	461a      	mov	r2, r3
 800ad2a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ad2e:	6013      	str	r3, [r2, #0]
 800ad30:	e008      	b.n	800ad44 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ad32:	693b      	ldr	r3, [r7, #16]
 800ad34:	015a      	lsls	r2, r3, #5
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	4413      	add	r3, r2
 800ad3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad3e:	461a      	mov	r2, r3
 800ad40:	2300      	movs	r3, #0
 800ad42:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	015a      	lsls	r2, r3, #5
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad50:	461a      	mov	r2, r3
 800ad52:	2300      	movs	r3, #0
 800ad54:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	015a      	lsls	r2, r3, #5
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	4413      	add	r3, r2
 800ad5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad62:	461a      	mov	r2, r3
 800ad64:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ad68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad6a:	693b      	ldr	r3, [r7, #16]
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	613b      	str	r3, [r7, #16]
 800ad70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad72:	693a      	ldr	r2, [r7, #16]
 800ad74:	429a      	cmp	r2, r3
 800ad76:	d3b7      	bcc.n	800ace8 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad7e:	691b      	ldr	r3, [r3, #16]
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad8a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ad98:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ad9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d105      	bne.n	800adac <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	699b      	ldr	r3, [r3, #24]
 800ada4:	f043 0210 	orr.w	r2, r3, #16
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	699a      	ldr	r2, [r3, #24]
 800adb0:	4b0e      	ldr	r3, [pc, #56]	; (800adec <USB_DevInit+0x2b4>)
 800adb2:	4313      	orrs	r3, r2
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800adb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adba:	2b00      	cmp	r3, #0
 800adbc:	d005      	beq.n	800adca <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	699b      	ldr	r3, [r3, #24]
 800adc2:	f043 0208 	orr.w	r2, r3, #8
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800adca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d105      	bne.n	800addc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	699a      	ldr	r2, [r3, #24]
 800add4:	4b06      	ldr	r3, [pc, #24]	; (800adf0 <USB_DevInit+0x2b8>)
 800add6:	4313      	orrs	r3, r2
 800add8:	687a      	ldr	r2, [r7, #4]
 800adda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800addc:	7dfb      	ldrb	r3, [r7, #23]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3718      	adds	r7, #24
 800ade2:	46bd      	mov	sp, r7
 800ade4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ade8:	b004      	add	sp, #16
 800adea:	4770      	bx	lr
 800adec:	803c3800 	.word	0x803c3800
 800adf0:	40000004 	.word	0x40000004

0800adf4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800adf4:	b480      	push	{r7}
 800adf6:	b085      	sub	sp, #20
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800adfe:	2300      	movs	r3, #0
 800ae00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	3301      	adds	r3, #1
 800ae06:	60fb      	str	r3, [r7, #12]
 800ae08:	4a12      	ldr	r2, [pc, #72]	; (800ae54 <USB_FlushTxFifo+0x60>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d901      	bls.n	800ae12 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ae0e:	2303      	movs	r3, #3
 800ae10:	e01a      	b.n	800ae48 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	691b      	ldr	r3, [r3, #16]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	daf3      	bge.n	800ae02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	019b      	lsls	r3, r3, #6
 800ae22:	f043 0220 	orr.w	r2, r3, #32
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	60fb      	str	r3, [r7, #12]
 800ae30:	4a08      	ldr	r2, [pc, #32]	; (800ae54 <USB_FlushTxFifo+0x60>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d901      	bls.n	800ae3a <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 800ae36:	2303      	movs	r3, #3
 800ae38:	e006      	b.n	800ae48 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	691b      	ldr	r3, [r3, #16]
 800ae3e:	f003 0320 	and.w	r3, r3, #32
 800ae42:	2b20      	cmp	r3, #32
 800ae44:	d0f1      	beq.n	800ae2a <USB_FlushTxFifo+0x36>

  return HAL_OK;
 800ae46:	2300      	movs	r3, #0
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3714      	adds	r7, #20
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr
 800ae54:	00030d40 	.word	0x00030d40

0800ae58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b085      	sub	sp, #20
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ae60:	2300      	movs	r3, #0
 800ae62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	3301      	adds	r3, #1
 800ae68:	60fb      	str	r3, [r7, #12]
 800ae6a:	4a11      	ldr	r2, [pc, #68]	; (800aeb0 <USB_FlushRxFifo+0x58>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d901      	bls.n	800ae74 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 800ae70:	2303      	movs	r3, #3
 800ae72:	e017      	b.n	800aea4 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	691b      	ldr	r3, [r3, #16]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	daf3      	bge.n	800ae64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2210      	movs	r2, #16
 800ae84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	3301      	adds	r3, #1
 800ae8a:	60fb      	str	r3, [r7, #12]
 800ae8c:	4a08      	ldr	r2, [pc, #32]	; (800aeb0 <USB_FlushRxFifo+0x58>)
 800ae8e:	4293      	cmp	r3, r2
 800ae90:	d901      	bls.n	800ae96 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800ae92:	2303      	movs	r3, #3
 800ae94:	e006      	b.n	800aea4 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	691b      	ldr	r3, [r3, #16]
 800ae9a:	f003 0310 	and.w	r3, r3, #16
 800ae9e:	2b10      	cmp	r3, #16
 800aea0:	d0f1      	beq.n	800ae86 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800aea2:	2300      	movs	r3, #0
}
 800aea4:	4618      	mov	r0, r3
 800aea6:	3714      	adds	r7, #20
 800aea8:	46bd      	mov	sp, r7
 800aeaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeae:	4770      	bx	lr
 800aeb0:	00030d40 	.word	0x00030d40

0800aeb4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	460b      	mov	r3, r1
 800aebe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	78fb      	ldrb	r3, [r7, #3]
 800aece:	68f9      	ldr	r1, [r7, #12]
 800aed0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aed4:	4313      	orrs	r3, r2
 800aed6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800aed8:	2300      	movs	r3, #0
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3714      	adds	r7, #20
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr

0800aee6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800aee6:	b480      	push	{r7}
 800aee8:	b085      	sub	sp, #20
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	68fa      	ldr	r2, [r7, #12]
 800aefc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800af00:	f023 0303 	bic.w	r3, r3, #3
 800af04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af0c:	685b      	ldr	r3, [r3, #4]
 800af0e:	68fa      	ldr	r2, [r7, #12]
 800af10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800af14:	f043 0302 	orr.w	r3, r3, #2
 800af18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800af1a:	2300      	movs	r3, #0
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3714      	adds	r7, #20
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	695b      	ldr	r3, [r3, #20]
 800af34:	f003 0301 	and.w	r3, r3, #1
}
 800af38:	4618      	mov	r0, r3
 800af3a:	370c      	adds	r7, #12
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800af44:	b480      	push	{r7}
 800af46:	b085      	sub	sp, #20
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800af4c:	2300      	movs	r3, #0
 800af4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	3301      	adds	r3, #1
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	4a13      	ldr	r2, [pc, #76]	; (800afa4 <USB_CoreReset+0x60>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d901      	bls.n	800af60 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800af5c:	2303      	movs	r3, #3
 800af5e:	e01a      	b.n	800af96 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	691b      	ldr	r3, [r3, #16]
 800af64:	2b00      	cmp	r3, #0
 800af66:	daf3      	bge.n	800af50 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800af68:	2300      	movs	r3, #0
 800af6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	f043 0201 	orr.w	r2, r3, #1
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	3301      	adds	r3, #1
 800af7c:	60fb      	str	r3, [r7, #12]
 800af7e:	4a09      	ldr	r2, [pc, #36]	; (800afa4 <USB_CoreReset+0x60>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d901      	bls.n	800af88 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800af84:	2303      	movs	r3, #3
 800af86:	e006      	b.n	800af96 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	691b      	ldr	r3, [r3, #16]
 800af8c:	f003 0301 	and.w	r3, r3, #1
 800af90:	2b01      	cmp	r3, #1
 800af92:	d0f1      	beq.n	800af78 <USB_CoreReset+0x34>

  return HAL_OK;
 800af94:	2300      	movs	r3, #0
}
 800af96:	4618      	mov	r0, r3
 800af98:	3714      	adds	r7, #20
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr
 800afa2:	bf00      	nop
 800afa4:	00030d40 	.word	0x00030d40

0800afa8 <__libc_init_array>:
 800afa8:	b570      	push	{r4, r5, r6, lr}
 800afaa:	4d0d      	ldr	r5, [pc, #52]	; (800afe0 <__libc_init_array+0x38>)
 800afac:	4c0d      	ldr	r4, [pc, #52]	; (800afe4 <__libc_init_array+0x3c>)
 800afae:	1b64      	subs	r4, r4, r5
 800afb0:	10a4      	asrs	r4, r4, #2
 800afb2:	2600      	movs	r6, #0
 800afb4:	42a6      	cmp	r6, r4
 800afb6:	d109      	bne.n	800afcc <__libc_init_array+0x24>
 800afb8:	4d0b      	ldr	r5, [pc, #44]	; (800afe8 <__libc_init_array+0x40>)
 800afba:	4c0c      	ldr	r4, [pc, #48]	; (800afec <__libc_init_array+0x44>)
 800afbc:	f000 f820 	bl	800b000 <_init>
 800afc0:	1b64      	subs	r4, r4, r5
 800afc2:	10a4      	asrs	r4, r4, #2
 800afc4:	2600      	movs	r6, #0
 800afc6:	42a6      	cmp	r6, r4
 800afc8:	d105      	bne.n	800afd6 <__libc_init_array+0x2e>
 800afca:	bd70      	pop	{r4, r5, r6, pc}
 800afcc:	f855 3b04 	ldr.w	r3, [r5], #4
 800afd0:	4798      	blx	r3
 800afd2:	3601      	adds	r6, #1
 800afd4:	e7ee      	b.n	800afb4 <__libc_init_array+0xc>
 800afd6:	f855 3b04 	ldr.w	r3, [r5], #4
 800afda:	4798      	blx	r3
 800afdc:	3601      	adds	r6, #1
 800afde:	e7f2      	b.n	800afc6 <__libc_init_array+0x1e>
 800afe0:	0800cc88 	.word	0x0800cc88
 800afe4:	0800cc88 	.word	0x0800cc88
 800afe8:	0800cc88 	.word	0x0800cc88
 800afec:	0800cc8c 	.word	0x0800cc8c

0800aff0 <memset>:
 800aff0:	4402      	add	r2, r0
 800aff2:	4603      	mov	r3, r0
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d100      	bne.n	800affa <memset+0xa>
 800aff8:	4770      	bx	lr
 800affa:	f803 1b01 	strb.w	r1, [r3], #1
 800affe:	e7f9      	b.n	800aff4 <memset+0x4>

0800b000 <_init>:
 800b000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b002:	bf00      	nop
 800b004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b006:	bc08      	pop	{r3}
 800b008:	469e      	mov	lr, r3
 800b00a:	4770      	bx	lr

0800b00c <_fini>:
 800b00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00e:	bf00      	nop
 800b010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b012:	bc08      	pop	{r3}
 800b014:	469e      	mov	lr, r3
 800b016:	4770      	bx	lr
