vhdl xil_defaultlib  \
"../../../../Lab3.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd" \

nosort
