{
	"author": [
		"Scott Cromar",
		"Jaeho Lee",
		"Deming Chen"
	],
	"booktitle": "Proceedings of the 46th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2009",
	"dblpkey": "conf/dac/CromarLC09",
	"doi": "10.1145/1629911.1630125",
	"ee": "http://doi.acm.org/10.1145/1629911.1630125",
	"pages": "838-843",
	"publisher": "ACM",
	"stemmed": [
		"fpga",
		"target",
		"high",
		"level",
		"bind",
		"algorithm",
		"for",
		"power",
		"and",
		"area",
		"reduct",
		"with",
		"glitch",
		"estim"
	],
	"tag": [
		"algorithm",
		"reduction"
	],
	"title": "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2009
}