<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3398" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3398{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3398{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3398{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3398{left:234px;bottom:1088px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#t5_3398{left:344px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t6_3398{left:344px;bottom:1071px;letter-spacing:-0.12px;}
#t7_3398{left:234px;bottom:1046px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t8_3398{left:344px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-1.36px;}
#t9_3398{left:344px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#ta_3398{left:344px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#tb_3398{left:344px;bottom:996px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#tc_3398{left:344px;bottom:979px;letter-spacing:-0.36px;}
#td_3398{left:234px;bottom:955px;letter-spacing:-0.19px;}
#te_3398{left:344px;bottom:955px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tf_3398{left:234px;bottom:930px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tg_3398{left:344px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_3398{left:344px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#ti_3398{left:344px;bottom:897px;letter-spacing:-0.18px;word-spacing:-0.85px;}
#tj_3398{left:344px;bottom:880px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#tk_3398{left:344px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3398{left:344px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_3398{left:344px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3398{left:344px;bottom:813px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#to_3398{left:344px;bottom:796px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#tp_3398{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3398{left:209px;bottom:758px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tr_3398{left:234px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#ts_3398{left:344px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_3398{left:344px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tu_3398{left:234px;bottom:692px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_3398{left:344px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_3398{left:344px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_3398{left:344px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ty_3398{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3398{left:209px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3398{left:69px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_3398{left:209px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3398{left:209px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t13_3398{left:209px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3398{left:69px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t15_3398{left:210px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3398{left:209px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_3398{left:209px;bottom:477px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t18_3398{left:209px;bottom:460px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_3398{left:209px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_3398{left:210px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3398{left:209px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3398{left:209px;bottom:388px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_3398{left:210px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3398{left:209px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_3398{left:69px;bottom:328px;letter-spacing:-0.19px;}
#t1g_3398{left:210px;bottom:328px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_3398{left:209px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1i_3398{left:209px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t1j_3398{left:209px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3398{left:69px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1l_3398{left:210px;bottom:257px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1m_3398{left:210px;bottom:235px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1n_3398{left:210px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_3398{left:210px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1p_3398{left:209px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1q_3398{left:210px;bottom:154px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_3398{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3398{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3398{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s4_3398{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3398" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3398Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3398" style="-webkit-user-select: none;"><object width="935" height="1210" data="3398/3398.svg" type="image/svg+xml" id="pdf3398" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3398" class="t s1_3398">11-14 </span><span id="t2_3398" class="t s1_3398">Vol. 3A </span>
<span id="t3_3398" class="t s2_3398">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3398" class="t s3_3398">100 (NMI) </span><span id="t5_3398" class="t s4_3398">Delivers an NMI interrupt to the processor. The vector information is ig- </span>
<span id="t6_3398" class="t s4_3398">nored. </span>
<span id="t7_3398" class="t s3_3398">101 (INIT) </span><span id="t8_3398" class="t s4_3398">Delivers an INIT request to the processor core, which causes the processor </span>
<span id="t9_3398" class="t s4_3398">to perform an INIT. When using this delivery mode, the vector field should </span>
<span id="ta_3398" class="t s4_3398">be set to 00H for future compatibility. Not supported for the LVT CMCI reg- </span>
<span id="tb_3398" class="t s4_3398">ister, the LVT thermal monitor register, or the LVT performance counter </span>
<span id="tc_3398" class="t s4_3398">register. </span>
<span id="td_3398" class="t s3_3398">110 </span><span id="te_3398" class="t s4_3398">Reserved; not supported for any LVT register. </span>
<span id="tf_3398" class="t s3_3398">111 (ExtINT) </span><span id="tg_3398" class="t s4_3398">Causes the processor to respond to the interrupt as if the interrupt origi- </span>
<span id="th_3398" class="t s4_3398">nated in an externally connected (8259A-compatible) interrupt controller. </span>
<span id="ti_3398" class="t s4_3398">A special INTA bus cycle corresponding to ExtINT, is routed to the external </span>
<span id="tj_3398" class="t s4_3398">controller. The external controller is expected to supply the vector informa- </span>
<span id="tk_3398" class="t s4_3398">tion. The APIC architecture supports only one ExtINT source in a system, </span>
<span id="tl_3398" class="t s4_3398">usually contained in the compatibility bridge. Only one processor in the </span>
<span id="tm_3398" class="t s4_3398">system should have an LVT entry configured to use the ExtINT delivery </span>
<span id="tn_3398" class="t s4_3398">mode. Not supported for the LVT CMCI register, the LVT thermal monitor </span>
<span id="to_3398" class="t s4_3398">register, or the LVT performance counter register. </span>
<span id="tp_3398" class="t s3_3398">Delivery Status (Read Only) </span>
<span id="tq_3398" class="t s4_3398">Indicates the interrupt delivery status, as follows: </span>
<span id="tr_3398" class="t s3_3398">0 (Idle) </span><span id="ts_3398" class="t s4_3398">There is currently no activity for this interrupt source, or the previous in- </span>
<span id="tt_3398" class="t s4_3398">terrupt from this source was delivered to the processor core and accepted. </span>
<span id="tu_3398" class="t s3_3398">1 (Send Pending) </span>
<span id="tv_3398" class="t s4_3398">Indicates that an interrupt from this source has been delivered to the pro- </span>
<span id="tw_3398" class="t s4_3398">cessor core but has not yet been accepted (see Section 11.5.5, “Local In- </span>
<span id="tx_3398" class="t s4_3398">terrupt Acceptance”). </span>
<span id="ty_3398" class="t s3_3398">Interrupt Input Pin Polarity </span>
<span id="tz_3398" class="t s4_3398">Specifies the polarity of the corresponding interrupt pin: (0) active high or (1) active low. </span>
<span id="t10_3398" class="t s3_3398">Remote IRR Flag (Read Only) </span>
<span id="t11_3398" class="t s4_3398">For fixed mode, level-triggered interrupts; this flag is set when the local APIC accepts the </span>
<span id="t12_3398" class="t s4_3398">interrupt for servicing and is reset when an EOI command is received from the processor. The </span>
<span id="t13_3398" class="t s4_3398">meaning of this flag is undefined for edge-triggered interrupts and other delivery modes. </span>
<span id="t14_3398" class="t s3_3398">Trigger Mode </span><span id="t15_3398" class="t s4_3398">Selects the trigger mode for the local LINT0 and LINT1 pins: (0) edge sensitive and (1) level </span>
<span id="t16_3398" class="t s4_3398">sensitive. This flag is only used when the delivery mode is Fixed. When the delivery mode is </span>
<span id="t17_3398" class="t s4_3398">NMI, SMI, or INIT, the trigger mode is always edge sensitive. When the delivery mode is </span>
<span id="t18_3398" class="t s4_3398">ExtINT, the trigger mode is always level sensitive. The timer and error interrupts are always </span>
<span id="t19_3398" class="t s4_3398">treated as edge sensitive. </span>
<span id="t1a_3398" class="t s4_3398">If the local APIC is not used in conjunction with an I/O APIC and fixed delivery mode is </span>
<span id="t1b_3398" class="t s4_3398">selected; the Pentium 4, Intel Xeon, and P6 family processors will always use level-sensitive </span>
<span id="t1c_3398" class="t s4_3398">triggering, regardless if edge-sensitive triggering is selected. </span>
<span id="t1d_3398" class="t s4_3398">Software should always set the trigger mode in the LVT LINT1 register to 0 (edge sensitive). </span>
<span id="t1e_3398" class="t s4_3398">Level-sensitive interrupts are not supported for LINT1. </span>
<span id="t1f_3398" class="t s3_3398">Mask </span><span id="t1g_3398" class="t s4_3398">Interrupt mask: (0) enables reception of the interrupt and (1) inhibits reception of the inter- </span>
<span id="t1h_3398" class="t s4_3398">rupt. When the local APIC handles a performance-monitoring counters interrupt, it automati- </span>
<span id="t1i_3398" class="t s4_3398">cally sets the mask flag in the LVT performance counter register. This flag is set to 1 on reset. </span>
<span id="t1j_3398" class="t s4_3398">It can be cleared only by software. </span>
<span id="t1k_3398" class="t s3_3398">Timer Mode </span><span id="t1l_3398" class="t s4_3398">Bits 18:17 selects the timer mode (see Section 11.5.4): </span>
<span id="t1m_3398" class="t s4_3398">(00b) one-shot mode using a count-down value, </span>
<span id="t1n_3398" class="t s4_3398">(01b) periodic mode reloading a count-down value, </span>
<span id="t1o_3398" class="t s4_3398">(10b) TSC-Deadline mode using absolute target value in IA32_TSC_DEADLINE MSR (see </span>
<span id="t1p_3398" class="t s4_3398">Section 11.5.4.1), </span>
<span id="t1q_3398" class="t s4_3398">(11b) is reserved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
