// Seed: 1741546147
module module_0 (
    id_1
);
  output wire id_1;
  always_ff id_1 = id_2;
  assign id_2 = 1'h0;
  supply1 id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
);
  wire id_3, id_4;
  id_5(
      1 && id_4
  ); id_6(
      id_0
  ); id_7 :
  assert property (@(posedge 1) id_1 ? 1 : 1'b0 - 1 - id_7) $display;
  tri id_8, id_9;
  always id_3 = id_9;
  wand id_10, id_11;
  wire id_12;
  assign id_11 = 1;
  module_0 modCall_1 (id_10);
  assign modCall_1.type_4 = 0;
  supply0 id_13;
  initial begin : LABEL_0
    id_13 = (id_7 ? 1 : (1'b0));
    id_7 <= "";
  end
  assign id_11 = 1;
  wire id_14, id_15;
endmodule
