m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vflopren
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1652628856
!i10b 1
!s100 0RJ^ob27a3;S9cez58bQ?3
IoGOB4=J9hBg<1jODTbVe@2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 !s105 lab2_task1_sv_unit
S1
Z4 dZ:/Users/alenavorobej/liza/lab2_task1/ModelSim
Z5 w1652281189
Z6 8Z:/Users/alenavorobej/liza/lab2_task1/lab2_task1.sv
Z7 FZ:/Users/alenavorobej/liza/lab2_task1/lab2_task1.sv
L0 73
Z8 OV;L;10.5b;63
r1
!s85 0
31
Z9 !s108 1652628856.000000
Z10 !s107 Z:/Users/alenavorobej/liza/lab2_task1/lab2_task1.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|Z:/Users/alenavorobej/liza/lab2_task1/lab2_task1.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
vlab2_task1
R0
R1
!i10b 1
!s100 0UiQ9JblF@^Xbia=B6@NZ0
IYPz[L;LV77jU5J9E_6O4Y2
R2
R3
S1
R4
R5
R6
R7
L0 2
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vtestbench
R0
R1
!i10b 1
!s100 f0@RMZCY<R3NB2QZB@d1H1
ICjDXTG8kDBOnS_JSE4kGm2
R2
!s105 testbench_sv_unit
S1
R4
w1652280114
8Z:/Users/alenavorobej/liza/lab2_task1/testbench.sv
FZ:/Users/alenavorobej/liza/lab2_task1/testbench.sv
L0 1
R8
r1
!s85 0
31
R9
!s107 Z:/Users/alenavorobej/liza/lab2_task1/testbench.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|Z:/Users/alenavorobej/liza/lab2_task1/testbench.sv|
!i113 1
R12
R13
