INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/CNOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNOT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/FuncGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FuncGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/Toffoli_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Toffoli_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/alu4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/dxor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dxor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sources_1/new/mul4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bhavi/Bhavi/Rev_Gate/Rev_Gate/Rev_Gate.srcs/sim_1/new/mul4test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul4test
