
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 372.340 ; gain = 65.430
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado/provided/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Vivado/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Vivado/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30864
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1216.418 ; gain = 407.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_uartlite_0_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_uartlite_0_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_clk_wiz_1_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_clk_wiz_1_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_gpio_0_2' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_gpio_0_2' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_gpio_0_3' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_gpio_0_3' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_gpio_0_1' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_gpio_0_1' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_mdm_1_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_mdm_1_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_microblaze_0_1' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_microblaze_0_1' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_microblaze_0_axi_intc_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_microblaze_0_axi_intc_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_microblaze_0_axi_periph_0' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1602]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14RPV6X' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14RPV6X' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1WP45M7' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1WP45M7' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_OHFZQD' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_OHFZQD' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_H0SNAB' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_H0SNAB' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1P2OPRK' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1P2OPRK' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FGPF7A' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FGPF7A' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_6C0AGS' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_6C0AGS' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1USD2W8' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2926]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1USD2W8' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2926]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_xbar_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_xbar_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_block_1_xbar_0' is unconnected for instance 'xbar' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2651]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_block_1_xbar_0' is unconnected for instance 'xbar' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2651]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_block_1_xbar_0' has 40 connections declared, but only 38 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2651]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_microblaze_0_axi_periph_0' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1602]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1AE6CDF' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_dlmb_bram_if_cntlr_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_dlmb_bram_if_cntlr_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_dlmb_v10_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_dlmb_v10_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_1_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2838]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_block_1_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2838]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_ilmb_bram_if_cntlr_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_ilmb_bram_if_cntlr_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_ilmb_v10_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_ilmb_v10_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_block_1_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2884]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_block_1_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2884]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_lmb_bram_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_lmb_bram_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_block_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2909]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_block_1_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2909]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_block_1_lmb_bram_0' has 16 connections declared, but only 14 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2909]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1AE6CDF' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:2692]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_xlconcat_0_0' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_xlconcat_0_0/synth/mb_block_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_xlconcat_0_0' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_xlconcat_0_0/synth/mb_block_1_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_rst_clk_wiz_1_100M_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_rst_clk_wiz_1_100M_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_block_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1538]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_block_1_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1538]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_block_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1538]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_quad_spi_0_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_quad_spi_0_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_block_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_block_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_block_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_block_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_block_1_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_block_1_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1547]
INFO: [Synth 8-6157] synthesizing module 'mb_block_1_axi_timer_0_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1_axi_timer_0_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/mb_block_1_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_block_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1576]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_block_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1576]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_block_1_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1576]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_block_1_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_1' (0#1) [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/synth/mb_block_1.v:936]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:153]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:153]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Vivado/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-32556-DESKTOP-U81MQ65/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/ball.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/ball.sv:16]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/Color_Mapper.sv:13]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/lab7_2/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/lab7_2/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/Color_Mapper.sv:13]
INFO: [Synth 8-6157] synthesizing module 'tetrisTheme' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:21]
INFO: [Synth 8-6157] synthesizing module 'music_ROM2' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:125]
INFO: [Synth 8-226] default block is never used [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:131]
INFO: [Synth 8-6155] done synthesizing module 'music_ROM2' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:125]
INFO: [Synth 8-6157] synthesizing module 'divide_by12' [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'divide_by12' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'tetrisTheme' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/new/TetrisTheme.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-6014] Unused sequential element validToDrop_reg was removed.  [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/ball.sv:631]
WARNING: [Synth 8-7137] Register nx_reg in module ball has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/ball.sv:644]
WARNING: [Synth 8-7137] Register ny_reg in module ball has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/ball.sv:645]
WARNING: [Synth 8-3848] Net hex_segA in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:37]
WARNING: [Synth 8-3848] Net hex_gridA in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:38]
WARNING: [Synth 8-3848] Net hex_segB in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:39]
WARNING: [Synth 8-3848] Net hex_gridB in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:40]
WARNING: [Synth 8-3848] Net gameover_text[0] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[1] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[2] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[3] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[4] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[5] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[6] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_text[7] in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:62]
WARNING: [Synth 8-3848] Net gameover_indicator in module/entity mb_usb_hdmi_top does not have driver. [C:/Vivado/FinalProject/FinalProject.srcs/sources_1/imports/sources_1/imports/design_source/mb_usb_hdmi_top.sv:63]
WARNING: [Synth 8-7129] Port gameover_text[0][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[0][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[1][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[2][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[3][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[4][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[5][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[6][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][6] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][5] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][4] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_text[7][0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port gameover_indicator in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2413.457 ; gain = 1604.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 2413.457 ; gain = 1604.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:59 ; elapsed = 00:02:00 . Memory (MB): peak = 2413.457 ; gain = 1604.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2413.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_xbar_0/mb_block_1_xbar_0/mb_block_1_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_xbar_0/mb_block_1_xbar_0/mb_block_1_xbar_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_microblaze_0_axi_intc_0/mb_block_1_microblaze_0_axi_intc_0/mb_block_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_microblaze_0_axi_intc_0/mb_block_1_microblaze_0_axi_intc_0/mb_block_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_mdm_1_0/mb_block_1_mdm_1_0/mb_block_1_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_mdm_1_0/mb_block_1_mdm_1_0/mb_block_1_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_rst_clk_wiz_1_100M_0/mb_block_1_rst_clk_wiz_1_100M_0/mb_block_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_rst_clk_wiz_1_100M_0/mb_block_1_rst_clk_wiz_1_100M_0/mb_block_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_uartlite_0_0/mb_block_1_axi_uartlite_0_0/mb_block_1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_uartlite_0_0/mb_block_1_axi_uartlite_0_0/mb_block_1_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_1/mb_block_1_axi_gpio_0_1/mb_block_1_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_1/mb_block_1_axi_gpio_0_1/mb_block_1_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_2/mb_block_1_axi_gpio_0_2/mb_block_1_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_2/mb_block_1_axi_gpio_0_2/mb_block_1_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_3/mb_block_1_axi_gpio_0_3/mb_block_1_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_gpio_0_3/mb_block_1_axi_gpio_0_3/mb_block_1_axi_gpio_0_3_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_timer_0_0/mb_block_1_axi_timer_0_0/mb_block_1_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_timer_0_0/mb_block_1_axi_timer_0_0/mb_block_1_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_quad_spi_0_0/mb_block_1_axi_quad_spi_0_0/mb_block_1_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_axi_quad_spi_0_0/mb_block_1_axi_quad_spi_0_0/mb_block_1_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_microblaze_0_1/mb_block_1_microblaze_0_1/mb_block_1_microblaze_0_1_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_microblaze_0_1/mb_block_1_microblaze_0_1/mb_block_1_microblaze_0_1_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_dlmb_v10_0/mb_block_1_dlmb_v10_0/mb_block_1_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_dlmb_v10_0/mb_block_1_dlmb_v10_0/mb_block_1_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_ilmb_v10_0/mb_block_1_ilmb_v10_0/mb_block_1_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_ilmb_v10_0/mb_block_1_ilmb_v10_0/mb_block_1_dlmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_dlmb_bram_if_cntlr_0/mb_block_1_dlmb_bram_if_cntlr_0/mb_block_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_dlmb_bram_if_cntlr_0/mb_block_1_dlmb_bram_if_cntlr_0/mb_block_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_ilmb_bram_if_cntlr_0/mb_block_1_ilmb_bram_if_cntlr_0/mb_block_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_ilmb_bram_if_cntlr_0/mb_block_1_ilmb_bram_if_cntlr_0/mb_block_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_lmb_bram_0/mb_block_1_lmb_bram_0/mb_block_1_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_lmb_bram_0/mb_block_1_lmb_bram_0/mb_block_1_lmb_bram_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_0'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/bd/mb_block_1/ip/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0/mb_block_1_clk_wiz_1_0_in_context.xdc] for cell 'mb_block_i/clk_wiz_0'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Vivado/FinalProject/FinalProject.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Vivado/FinalProject/FinalProject.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Vivado/FinalProject/FinalProject.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Vivado/FinalProject/FinalProject.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado/FinalProject/FinalProject.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vivado/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vivado/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2477.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 2477.676 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:43 ; elapsed = 00:02:44 . Memory (MB): peak = 2477.973 ; gain = 1669.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:43 ; elapsed = 00:02:44 . Memory (MB): peak = 2477.973 ; gain = 1669.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:03:00 ; elapsed = 00:03:02 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
ball__GB8ball__GB7ball__GB6ball__GB5ball__GB4ball__GB3ball__GB2ball__GB1ball__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:03:06 ; elapsed = 00:03:08 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:18 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:03:22 ; elapsed = 00:03:24 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+------+----------------+------------+----------+----------+
|      |Changed Modules |Replication |Instances |Changed % |
+------+----------------+------------+----------+----------+
|1     |color_mapper    |           1|      3117|    1.1442|
+------+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 272428
   Resynthesis Design Size (number of cells) : 5974
   Resynth % : 2.1929,  Reuse % : 97.8071

3. Reference Checkpoint Information

+-------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Vivado/FinalProject/FinalProject.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp |
+-------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |mb_usb_hdmi_top__GC0 |           1|      5974|
|2     |ball__GB0_#REUSE#    |           1|         0|
|3     |ball__GB1_#REUSE#    |           1|         0|
|4     |ball__GB2_#REUSE#    |           1|         0|
|5     |ball__GB3_#REUSE#    |           1|         0|
|6     |ball__GB4_#REUSE#    |           1|         0|
|7     |ball__GB5_#REUSE#    |           1|         0|
|8     |ball__GB6_#REUSE#    |           1|         0|
|9     |ball__GB7_#REUSE#    |           1|         0|
|10    |ball__GB8_#REUSE#    |           1|         0|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:50 ; elapsed = 00:03:53 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-------------------------+---------------+----------------+
|Module Name     | RTL Object              | Depth x Width | Implemented As | 
+----------------+-------------------------+---------------+----------------+
|font_rom        | ROM                     | 2048x8        | LUT            | 
|font_rom        | ROM                     | 2048x8        | LUT            | 
|mb_usb_hdmi_top | music/tone_reg_rep_bsel | 256x5         | Block RAM      | 
+----------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:03:52 ; elapsed = 00:03:56 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
INFO: [Synth 8-7052] The timing for the instance i_0/music/tone_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:04:05 ; elapsed = 00:04:10 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance music/tone_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:24 ; elapsed = 00:04:29 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:24 ; elapsed = 00:04:29 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:25 ; elapsed = 00:04:30 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:25 ; elapsed = 00:04:30 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:33 ; elapsed = 00:04:38 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:33 ; elapsed = 00:04:38 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |mb_block_1_xbar_0                  |         1|
|2     |mb_block_1_axi_uartlite_0_0        |         1|
|3     |mb_block_1_clk_wiz_1_0             |         1|
|4     |mb_block_1_axi_gpio_0_2            |         1|
|5     |mb_block_1_axi_gpio_0_3            |         1|
|6     |mb_block_1_axi_gpio_0_1            |         1|
|7     |mb_block_1_mdm_1_0                 |         1|
|8     |mb_block_1_microblaze_0_1          |         1|
|9     |mb_block_1_microblaze_0_axi_intc_0 |         1|
|10    |mb_block_1_rst_clk_wiz_1_100M_0    |         1|
|11    |mb_block_1_axi_quad_spi_0_0        |         1|
|12    |mb_block_1_axi_timer_0_0           |         1|
|13    |mb_block_1_dlmb_bram_if_cntlr_0    |         1|
|14    |mb_block_1_dlmb_v10_0              |         1|
|15    |mb_block_1_ilmb_bram_if_cntlr_0    |         1|
|16    |mb_block_1_ilmb_v10_0              |         1|
|17    |mb_block_1_lmb_bram_0              |         1|
|18    |clk_wiz_0                          |         1|
|19    |hdmi_tx_0                          |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |clk_wiz                          |     1|
|2     |hdmi_tx                          |     1|
|3     |mb_block_1_axi_gpio_0            |     3|
|6     |mb_block_1_axi_quad_spi_0        |     1|
|7     |mb_block_1_axi_timer_0           |     1|
|8     |mb_block_1_axi_uartlite_0        |     1|
|9     |mb_block_1_clk_wiz_1             |     1|
|10    |mb_block_1_dlmb_bram_if_cntlr    |     1|
|11    |mb_block_1_dlmb_v10              |     1|
|12    |mb_block_1_ilmb_bram_if_cntlr    |     1|
|13    |mb_block_1_ilmb_v10              |     1|
|14    |mb_block_1_lmb_bram              |     1|
|15    |mb_block_1_mdm_1                 |     1|
|16    |mb_block_1_microblaze_0          |     1|
|17    |mb_block_1_microblaze_0_axi_intc |     1|
|18    |mb_block_1_rst_clk_wiz_1_100M    |     1|
|19    |mb_block_1_xbar                  |     1|
|20    |BUFG                             |     2|
|21    |CARRY4                           |    34|
|22    |LUT1                             |    13|
|23    |LUT2                             |  1138|
|24    |LUT3                             |  2230|
|25    |LUT4                             |  2014|
|26    |LUT5                             |  6869|
|27    |LUT6                             | 18486|
|28    |MUXF7                            |   115|
|29    |MUXF8                            |    13|
|30    |RAMB18E1                         |     1|
|31    |FDCE                             |   741|
|32    |FDPE                             |     7|
|33    |FDRE                             |   140|
|34    |IBUF                             |     4|
|35    |OBUF                             |     7|
|36    |OBUFT                            |    24|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:33 ; elapsed = 00:04:38 . Memory (MB): peak = 2800.699 ; gain = 1992.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:04:12 . Memory (MB): peak = 2800.699 ; gain = 1927.684
Synthesis Optimization Complete : Time (s): cpu = 00:04:34 ; elapsed = 00:04:39 . Memory (MB): peak = 2800.699 ; gain = 1992.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.486 . Memory (MB): peak = 2800.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mb_usb_hdmi_top' is not ideal for floorplanning, since the cellview 'ball' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2800.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 64da6916
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 150 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:46 ; elapsed = 00:04:52 . Memory (MB): peak = 2800.699 ; gain = 2368.180
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Vivado/FinalProject/FinalProject.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2800.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  9 02:55:24 2025...
