
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.32

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sine_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.67    0.01    0.08    0.08 v sine_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net31 (net)
                  0.01    0.00    0.08 v _521_/A1 (NAND2_X1)
     1    1.66    0.01    0.01    0.09 ^ _521_/ZN (NAND2_X1)
                                         _182_ (net)
                  0.01    0.00    0.09 ^ _527_/A1 (NAND2_X1)
     1    1.21    0.01    0.01    0.10 v _527_/ZN (NAND2_X1)
                                         _011_ (net)
                  0.01    0.00    0.10 v sine_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.14    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    8.83    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   18.22    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   12.75    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    8.94    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   19.21    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    8.46    0.02    0.07    0.45 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.45 v _419_/A4 (NOR4_X1)
     1    1.71    0.04    0.08    0.53 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.53 ^ _422_/A (AOI21_X1)
     1    1.85    0.02    0.02    0.55 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.02    0.00    0.55 v _425_/A2 (NAND3_X1)
     3    5.40    0.02    0.03    0.58 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.58 ^ _428_/C1 (OAI221_X1)
     1    2.16    0.02    0.03    0.61 v _428_/ZN (OAI221_X1)
                                         _099_ (net)
                  0.02    0.00    0.61 v _429_/B2 (AOI21_X1)
     1    1.32    0.02    0.03    0.64 ^ _429_/ZN (AOI21_X1)
                                         _002_ (net)
                  0.02    0.00    0.64 ^ cosine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ cosine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: phase_in[12] (input port clocked by core_clock)
Endpoint: cosine_out[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.14    0.00    0.00    0.20 ^ phase_in[12] (in)
                                         phase_in[12] (net)
                  0.00    0.00    0.20 ^ input4/A (BUF_X1)
     3    8.83    0.02    0.04    0.24 ^ input4/Z (BUF_X1)
                                         net4 (net)
                  0.02    0.00    0.24 ^ _323_/A (BUF_X2)
     7   18.22    0.02    0.04    0.28 ^ _323_/Z (BUF_X2)
                                         _261_ (net)
                  0.02    0.00    0.28 ^ _324_/A (INV_X2)
     4   12.75    0.01    0.02    0.30 v _324_/ZN (INV_X2)
                                         _309_ (net)
                  0.01    0.00    0.30 v _611_/A (HA_X1)
     3    8.94    0.01    0.04    0.34 v _611_/CO (HA_X1)
                                         _311_ (net)
                  0.01    0.00    0.34 v _341_/A (CLKBUF_X3)
    10   19.21    0.02    0.05    0.39 v _341_/Z (CLKBUF_X3)
                                         _277_ (net)
                  0.02    0.00    0.39 v _418_/A2 (OR2_X1)
     5    8.46    0.02    0.07    0.45 v _418_/ZN (OR2_X1)
                                         _089_ (net)
                  0.02    0.00    0.45 v _419_/A4 (NOR4_X1)
     1    1.71    0.04    0.08    0.53 ^ _419_/ZN (NOR4_X1)
                                         _090_ (net)
                  0.04    0.00    0.53 ^ _422_/A (AOI21_X1)
     1    1.85    0.02    0.02    0.55 v _422_/ZN (AOI21_X1)
                                         _093_ (net)
                  0.02    0.00    0.55 v _425_/A2 (NAND3_X1)
     3    5.40    0.02    0.03    0.58 ^ _425_/ZN (NAND3_X1)
                                         _096_ (net)
                  0.02    0.00    0.58 ^ _428_/C1 (OAI221_X1)
     1    2.16    0.02    0.03    0.61 v _428_/ZN (OAI221_X1)
                                         _099_ (net)
                  0.02    0.00    0.61 v _429_/B2 (AOI21_X1)
     1    1.32    0.02    0.03    0.64 ^ _429_/ZN (AOI21_X1)
                                         _002_ (net)
                  0.02    0.00    0.64 ^ cosine_out[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ cosine_out[11]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.14768826961517334

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7439

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
8.61284065246582

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8225

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ sine_out[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.02    0.14 v _590_/ZN (AOI221_X1)
   0.05    0.19 ^ _591_/ZN (NOR3_X1)
   0.00    0.19 ^ sine_out[2]$_SDFFE_PN0P_/D (DFF_X2)
           0.19   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ sine_out[2]$_SDFFE_PN0P_/CK (DFF_X2)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.78   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: sine_out[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: sine_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v sine_out[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.09 ^ _521_/ZN (NAND2_X1)
   0.01    0.10 v _527_/ZN (NAND2_X1)
   0.00    0.10 v sine_out[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ sine_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6442

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.3213

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
49.875815

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.44e-04   7.21e-06   1.84e-06   1.53e-04  41.5%
Combinational          1.03e-04   1.02e-04   1.07e-05   2.16e-04  58.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.47e-04   1.09e-04   1.26e-05   3.69e-04 100.0%
                          66.9%      29.7%       3.4%
