// SPDX-License-Identifier: GPL-2.0
/*
 *  Copyright (C) 2011 - 2014 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 */
/dts-v1/;
#include "zynq-7000.dtsi"

/ {
	model = "Avnet ZedBoard board";
	compatible = "avnet,zynq-zed", "xlnx,zynq-zed", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart1;
		mmc0 = &sdhci0;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};

	chosen {
		bootargs = "";
		stdout-path = "serial0:115200n8";
	};

	usb_phy0: phy0 {
		compatible = "usb-nop-xceiv";
		#phy-cells = <0>;
	};
        /* This is node of zedboard pl nand controller developped by EBU. */
        zed_nand_controller_0: zed_micron_nand@7aa00000 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "xlnx,Zed-Hspeed-Nand-1.0";
                interrupt-parent = <&intc>;
                interrupts = <0 57 4>; /* correspond IRQ 89*/
                reg = <0x7aa00000 0x100>, <0x7ab00000 0x100>,
                        <0x7ac00000 0x100>, <0x40400000 0x100>;
                xlnx,nand-width = <8>;
                zed,nand-mode = <0>;
                /*zed,nand-has-dma;*/
                partition@0 {
                        label = "test0-256MB";
                        reg = <0x00000000 0x10000000>;
                };
                partition@1 {
                        label = "test1-256MB";
                        reg = <0x10000000 0x10000000>;
                };
	};
		
};

&clkc {
	ps-clk-frequency = <33333333>;
};

&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;

	ethernet_phy: ethernet-phy@0 {
		reg = <0>;
		device_type = "ethernet-phy";
	};
};

&sdhci0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&usb0 {
	status = "okay";
	dr_mode = "host";
	usb-phy = <&usb_phy0>;
};
