ARM GAS  /tmp/ccePzV9F.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usb_core.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.USB_OTG_EnableCommonInt,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	USB_OTG_EnableCommonInt:
  25              	.LFB124:
  26              		.file 1 "USB/core/usb_core.c"
   1:USB/core/usb_core.c **** /**
   2:USB/core/usb_core.c ****   ******************************************************************************
   3:USB/core/usb_core.c ****   * @file    usb_core.c
   4:USB/core/usb_core.c ****   * @author  MCD Application Team
   5:USB/core/usb_core.c ****   * @version V2.1.0
   6:USB/core/usb_core.c ****   * @date    19-March-2012
   7:USB/core/usb_core.c ****   * @brief   USB-OTG Core Layer
   8:USB/core/usb_core.c ****   ******************************************************************************
   9:USB/core/usb_core.c ****   * @attention
  10:USB/core/usb_core.c ****   *
  11:USB/core/usb_core.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  12:USB/core/usb_core.c ****   *
  13:USB/core/usb_core.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  14:USB/core/usb_core.c ****   * You may not use this file except in compliance with the License.
  15:USB/core/usb_core.c ****   * You may obtain a copy of the License at:
  16:USB/core/usb_core.c ****   *
  17:USB/core/usb_core.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  18:USB/core/usb_core.c ****   *
  19:USB/core/usb_core.c ****   * Unless required by applicable law or agreed to in writing, software 
  20:USB/core/usb_core.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  21:USB/core/usb_core.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:USB/core/usb_core.c ****   * See the License for the specific language governing permissions and
  23:USB/core/usb_core.c ****   * limitations under the License.
  24:USB/core/usb_core.c ****   *
  25:USB/core/usb_core.c ****   ******************************************************************************
  26:USB/core/usb_core.c ****   */
  27:USB/core/usb_core.c **** 
  28:USB/core/usb_core.c **** /* Includes ------------------------------------------------------------------*/
  29:USB/core/usb_core.c **** #include "usb_core.h"
  30:USB/core/usb_core.c **** #include "usb_bsp.h"
  31:USB/core/usb_core.c **** 
  32:USB/core/usb_core.c **** 
ARM GAS  /tmp/ccePzV9F.s 			page 2


  33:USB/core/usb_core.c **** /** @addtogroup USB_OTG_DRIVER
  34:USB/core/usb_core.c **** * @{
  35:USB/core/usb_core.c **** */
  36:USB/core/usb_core.c **** 
  37:USB/core/usb_core.c **** /** @defgroup USB_CORE 
  38:USB/core/usb_core.c **** * @brief This file includes the USB-OTG Core Layer
  39:USB/core/usb_core.c **** * @{
  40:USB/core/usb_core.c **** */
  41:USB/core/usb_core.c **** 
  42:USB/core/usb_core.c **** 
  43:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Defines
  44:USB/core/usb_core.c **** * @{
  45:USB/core/usb_core.c **** */ 
  46:USB/core/usb_core.c **** 
  47:USB/core/usb_core.c **** /**
  48:USB/core/usb_core.c **** * @}
  49:USB/core/usb_core.c **** */ 
  50:USB/core/usb_core.c **** 
  51:USB/core/usb_core.c **** 
  52:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_TypesDefinitions
  53:USB/core/usb_core.c **** * @{
  54:USB/core/usb_core.c **** */ 
  55:USB/core/usb_core.c **** /**
  56:USB/core/usb_core.c **** * @}
  57:USB/core/usb_core.c **** */ 
  58:USB/core/usb_core.c **** 
  59:USB/core/usb_core.c **** 
  60:USB/core/usb_core.c **** 
  61:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Macros
  62:USB/core/usb_core.c **** * @{
  63:USB/core/usb_core.c **** */ 
  64:USB/core/usb_core.c **** /**
  65:USB/core/usb_core.c **** * @}
  66:USB/core/usb_core.c **** */ 
  67:USB/core/usb_core.c **** 
  68:USB/core/usb_core.c **** 
  69:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Variables
  70:USB/core/usb_core.c **** * @{
  71:USB/core/usb_core.c **** */ 
  72:USB/core/usb_core.c **** /**
  73:USB/core/usb_core.c **** * @}
  74:USB/core/usb_core.c **** */ 
  75:USB/core/usb_core.c **** 
  76:USB/core/usb_core.c **** 
  77:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_FunctionPrototypes
  78:USB/core/usb_core.c **** * @{
  79:USB/core/usb_core.c **** */ 
  80:USB/core/usb_core.c **** /**
  81:USB/core/usb_core.c **** * @}
  82:USB/core/usb_core.c **** */ 
  83:USB/core/usb_core.c **** 
  84:USB/core/usb_core.c **** 
  85:USB/core/usb_core.c **** /** @defgroup USB_CORE_Private_Functions
  86:USB/core/usb_core.c **** * @{
  87:USB/core/usb_core.c **** */ 
  88:USB/core/usb_core.c **** 
  89:USB/core/usb_core.c **** /**
ARM GAS  /tmp/ccePzV9F.s 			page 3


  90:USB/core/usb_core.c **** * @brief  USB_OTG_EnableCommonInt
  91:USB/core/usb_core.c **** *         Initializes the commmon interrupts, used in both device and modes
  92:USB/core/usb_core.c **** * @param  pdev : Selected device
  93:USB/core/usb_core.c **** * @retval None
  94:USB/core/usb_core.c **** */
  95:USB/core/usb_core.c **** static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
  96:USB/core/usb_core.c **** {
  27              		.loc 1 96 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  97:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  int_mask;
  98:USB/core/usb_core.c ****   
  99:USB/core/usb_core.c ****   int_mask.d32 = 0;
 100:USB/core/usb_core.c ****   /* Clear any pending USB_OTG Interrupts */
 101:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 102:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
  33              		.loc 1 102 0
  34 0000 C368     		ldr	r3, [r0, #12]
  35 0002 4FF0FF32 		mov	r2, #-1
  36 0006 5A60     		str	r2, [r3, #4]
 103:USB/core/usb_core.c **** #endif
 104:USB/core/usb_core.c ****   /* Clear any pending interrupts */
 105:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
  37              		.loc 1 105 0
  38 0008 C368     		ldr	r3, [r0, #12]
  39 000a 6FF08042 		mvn	r2, #1073741824
  40 000e 5A61     		str	r2, [r3, #20]
 106:USB/core/usb_core.c ****   /* Enable the interrupts in the INTMSK */
 107:USB/core/usb_core.c ****   int_mask.b.wkupintr = 1;
 108:USB/core/usb_core.c ****   int_mask.b.usbsuspend = 1; 
  41              		.loc 1 108 0
  42 0010 014B     		ldr	r3, .L2
  43              	.LVL1:
 109:USB/core/usb_core.c ****   
 110:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 111:USB/core/usb_core.c ****   int_mask.b.otgintr = 1;
 112:USB/core/usb_core.c ****   int_mask.b.sessreqintr = 1;
 113:USB/core/usb_core.c ****   int_mask.b.conidstschng = 1;
 114:USB/core/usb_core.c **** #endif
 115:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
  44              		.loc 1 115 0
  45 0012 C268     		ldr	r2, [r0, #12]
  46              	.LVL2:
  47 0014 9361     		str	r3, [r2, #24]
  48 0016 7047     		bx	lr
  49              	.L3:
  50              		.align	2
  51              	.L2:
  52 0018 00080080 		.word	-2147481600
  53              		.cfi_endproc
  54              	.LFE124:
  56              		.section	.text.USB_OTG_CoreReset,"ax",%progbits
  57              		.align	1
  58              		.syntax unified
ARM GAS  /tmp/ccePzV9F.s 			page 4


  59              		.thumb
  60              		.thumb_func
  61              		.fpu fpv4-sp-d16
  63              	USB_OTG_CoreReset:
  64              	.LFB125:
 116:USB/core/usb_core.c **** }
 117:USB/core/usb_core.c **** 
 118:USB/core/usb_core.c **** /**
 119:USB/core/usb_core.c **** * @brief  USB_OTG_CoreReset : Soft reset of the core
 120:USB/core/usb_core.c **** * @param  pdev : Selected device
 121:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 122:USB/core/usb_core.c **** */
 123:USB/core/usb_core.c **** static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
 124:USB/core/usb_core.c **** {
  65              		.loc 1 124 0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 8
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              	.LVL3:
  70 0000 30B5     		push	{r4, r5, lr}
  71              	.LCFI0:
  72              		.cfi_def_cfa_offset 12
  73              		.cfi_offset 4, -12
  74              		.cfi_offset 5, -8
  75              		.cfi_offset 14, -4
  76 0002 83B0     		sub	sp, sp, #12
  77              	.LCFI1:
  78              		.cfi_def_cfa_offset 24
  79 0004 0546     		mov	r5, r0
  80              	.LVL4:
 125:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 126:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 127:USB/core/usb_core.c ****   uint32_t count = 0;
 128:USB/core/usb_core.c ****   
 129:USB/core/usb_core.c ****   greset.d32 = 0;
  81              		.loc 1 129 0
  82 0006 0024     		movs	r4, #0
  83 0008 0194     		str	r4, [sp, #4]
  84              	.LVL5:
  85              	.L6:
 130:USB/core/usb_core.c ****   /* Wait for AHB master IDLE state. */
 131:USB/core/usb_core.c ****   do
 132:USB/core/usb_core.c ****   {
 133:USB/core/usb_core.c ****     USB_OTG_BSP_uDelay(3);
  86              		.loc 1 133 0
  87 000a 0320     		movs	r0, #3
  88 000c FFF7FEFF 		bl	USB_OTG_BSP_uDelay
  89              	.LVL6:
 134:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
  90              		.loc 1 134 0
  91 0010 EB68     		ldr	r3, [r5, #12]
  92 0012 1A69     		ldr	r2, [r3, #16]
  93 0014 0192     		str	r2, [sp, #4]
 135:USB/core/usb_core.c ****     if (++count > 200000)
  94              		.loc 1 135 0
  95 0016 0134     		adds	r4, r4, #1
  96              	.LVL7:
ARM GAS  /tmp/ccePzV9F.s 			page 5


  97 0018 0E4A     		ldr	r2, .L10
  98 001a 9442     		cmp	r4, r2
  99 001c 17D8     		bhi	.L5
 136:USB/core/usb_core.c ****     {
 137:USB/core/usb_core.c ****       return USB_OTG_OK;
 138:USB/core/usb_core.c ****     }
 139:USB/core/usb_core.c ****   }
 140:USB/core/usb_core.c ****   while (greset.b.ahbidle == 0);
 100              		.loc 1 140 0
 101 001e 019A     		ldr	r2, [sp, #4]
 102 0020 002A     		cmp	r2, #0
 103 0022 F2DA     		bge	.L6
 104              	.LVL8:
 141:USB/core/usb_core.c ****   /* Core Soft Reset */
 142:USB/core/usb_core.c ****   count = 0;
 143:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 105              		.loc 1 143 0
 106 0024 019A     		ldr	r2, [sp, #4]
 107 0026 42F00102 		orr	r2, r2, #1
 108 002a 0192     		str	r2, [sp, #4]
 144:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 109              		.loc 1 144 0
 110 002c 019A     		ldr	r2, [sp, #4]
 111 002e 1A61     		str	r2, [r3, #16]
 142:USB/core/usb_core.c ****   greset.b.csftrst = 1;
 112              		.loc 1 142 0
 113 0030 0023     		movs	r3, #0
 114              	.LVL9:
 115              	.L8:
 145:USB/core/usb_core.c ****   do
 146:USB/core/usb_core.c ****   {
 147:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 116              		.loc 1 147 0
 117 0032 EA68     		ldr	r2, [r5, #12]
 118 0034 1269     		ldr	r2, [r2, #16]
 119 0036 0192     		str	r2, [sp, #4]
 148:USB/core/usb_core.c ****     if (++count > 200000)
 120              		.loc 1 148 0
 121 0038 0133     		adds	r3, r3, #1
 122              	.LVL10:
 123 003a 064A     		ldr	r2, .L10
 124 003c 9342     		cmp	r3, r2
 125 003e 03D8     		bhi	.L7
 149:USB/core/usb_core.c ****     {
 150:USB/core/usb_core.c ****       break;
 151:USB/core/usb_core.c ****     }
 152:USB/core/usb_core.c ****   }
 153:USB/core/usb_core.c ****   while (greset.b.csftrst == 1);
 126              		.loc 1 153 0
 127 0040 019A     		ldr	r2, [sp, #4]
 128 0042 12F0010F 		tst	r2, #1
 129 0046 F4D1     		bne	.L8
 130              	.L7:
 154:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 155:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 131              		.loc 1 155 0
 132 0048 0320     		movs	r0, #3
ARM GAS  /tmp/ccePzV9F.s 			page 6


 133 004a FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 134              	.LVL11:
 135              	.L5:
 156:USB/core/usb_core.c ****   return status;
 157:USB/core/usb_core.c **** }
 136              		.loc 1 157 0
 137 004e 0020     		movs	r0, #0
 138 0050 03B0     		add	sp, sp, #12
 139              	.LCFI2:
 140              		.cfi_def_cfa_offset 12
 141              		@ sp needed
 142 0052 30BD     		pop	{r4, r5, pc}
 143              	.LVL12:
 144              	.L11:
 145              		.align	2
 146              	.L10:
 147 0054 400D0300 		.word	200000
 148              		.cfi_endproc
 149              	.LFE125:
 151              		.section	.text.USB_OTG_WritePacket,"ax",%progbits
 152              		.align	1
 153              		.global	USB_OTG_WritePacket
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	USB_OTG_WritePacket:
 160              	.LFB126:
 158:USB/core/usb_core.c **** 
 159:USB/core/usb_core.c **** /**
 160:USB/core/usb_core.c **** * @brief  USB_OTG_WritePacket : Writes a packet into the Tx FIFO associated 
 161:USB/core/usb_core.c **** *         with the EP
 162:USB/core/usb_core.c **** * @param  pdev : Selected device
 163:USB/core/usb_core.c **** * @param  src : source pointer
 164:USB/core/usb_core.c **** * @param  ch_ep_num : end point number
 165:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 166:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 167:USB/core/usb_core.c **** */
 168:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
 169:USB/core/usb_core.c ****                                 uint8_t             *src, 
 170:USB/core/usb_core.c ****                                 uint8_t             ch_ep_num, 
 171:USB/core/usb_core.c ****                                 uint16_t            len)
 172:USB/core/usb_core.c **** {
 161              		.loc 1 172 0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166              	.LVL13:
 167 0000 10B4     		push	{r4}
 168              	.LCFI3:
 169              		.cfi_def_cfa_offset 4
 170              		.cfi_offset 4, -4
 171              	.LVL14:
 173:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 174:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 172              		.loc 1 174 0
ARM GAS  /tmp/ccePzV9F.s 			page 7


 173 0002 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
 174 0004 6CB9     		cbnz	r4, .L13
 175              	.LVL15:
 176              	.LBB2:
 175:USB/core/usb_core.c ****   {
 176:USB/core/usb_core.c ****     uint32_t count32b= 0 , i= 0;
 177:USB/core/usb_core.c ****     __IO uint32_t *fifo;
 178:USB/core/usb_core.c ****     
 179:USB/core/usb_core.c ****     count32b =  (len + 3) / 4;
 177              		.loc 1 179 0
 178 0006 0333     		adds	r3, r3, #3
 179              	.LVL16:
 180 0008 9C10     		asrs	r4, r3, #2
 181              	.LVL17:
 180:USB/core/usb_core.c ****     fifo = pdev->regs.DFIFO[ch_ep_num];
 182              		.loc 1 180 0
 183 000a 3232     		adds	r2, r2, #50
 184              	.LVL18:
 185 000c 00EB8200 		add	r0, r0, r2, lsl #2
 186              	.LVL19:
 187 0010 8068     		ldr	r0, [r0, #8]
 188              	.LVL20:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 189              		.loc 1 181 0
 190 0012 0023     		movs	r3, #0
 191 0014 03E0     		b	.L15
 192              	.LVL21:
 193              	.L16:
 182:USB/core/usb_core.c ****     {
 183:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 194              		.loc 1 183 0 discriminator 3
 195 0016 51F8042B 		ldr	r2, [r1], #4
 196              	.LVL22:
 197 001a 0260     		str	r2, [r0]
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 198              		.loc 1 181 0 discriminator 3
 199 001c 0133     		adds	r3, r3, #1
 200              	.LVL23:
 201              	.L15:
 181:USB/core/usb_core.c ****     for (i = 0; i < count32b; i++, src+=4)
 202              		.loc 1 181 0 is_stmt 0 discriminator 1
 203 001e A342     		cmp	r3, r4
 204 0020 F9D3     		bcc	.L16
 205              	.LVL24:
 206              	.L13:
 207              	.LBE2:
 184:USB/core/usb_core.c ****     }
 185:USB/core/usb_core.c ****   }
 186:USB/core/usb_core.c ****   return status;
 187:USB/core/usb_core.c **** }
 208              		.loc 1 187 0 is_stmt 1
 209 0022 0020     		movs	r0, #0
 210 0024 5DF8044B 		ldr	r4, [sp], #4
 211              	.LCFI4:
 212              		.cfi_restore 4
 213              		.cfi_def_cfa_offset 0
 214 0028 7047     		bx	lr
ARM GAS  /tmp/ccePzV9F.s 			page 8


 215              		.cfi_endproc
 216              	.LFE126:
 218              		.section	.text.USB_OTG_ReadPacket,"ax",%progbits
 219              		.align	1
 220              		.global	USB_OTG_ReadPacket
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	USB_OTG_ReadPacket:
 227              	.LFB127:
 188:USB/core/usb_core.c **** 
 189:USB/core/usb_core.c **** 
 190:USB/core/usb_core.c **** /**
 191:USB/core/usb_core.c **** * @brief  USB_OTG_ReadPacket : Reads a packet from the Rx FIFO
 192:USB/core/usb_core.c **** * @param  pdev : Selected device
 193:USB/core/usb_core.c **** * @param  dest : Destination Pointer
 194:USB/core/usb_core.c **** * @param  bytes : No. of bytes
 195:USB/core/usb_core.c **** * @retval None
 196:USB/core/usb_core.c **** */
 197:USB/core/usb_core.c **** void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
 198:USB/core/usb_core.c ****                          uint8_t *dest, 
 199:USB/core/usb_core.c ****                          uint16_t len)
 200:USB/core/usb_core.c **** {
 228              		.loc 1 200 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233              	.LVL25:
 234 0000 10B4     		push	{r4}
 235              	.LCFI5:
 236              		.cfi_def_cfa_offset 4
 237              		.cfi_offset 4, -4
 238              	.LVL26:
 201:USB/core/usb_core.c ****   uint32_t i=0;
 202:USB/core/usb_core.c ****   uint32_t count32b = (len + 3) / 4;
 239              		.loc 1 202 0
 240 0002 0332     		adds	r2, r2, #3
 241              	.LVL27:
 242 0004 9210     		asrs	r2, r2, #2
 243              	.LVL28:
 203:USB/core/usb_core.c ****   
 204:USB/core/usb_core.c ****   __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 244              		.loc 1 204 0
 245 0006 D0F8D040 		ldr	r4, [r0, #208]
 246              	.LVL29:
 205:USB/core/usb_core.c ****   
 206:USB/core/usb_core.c ****   for ( i = 0; i < count32b; i++, dest += 4 )
 247              		.loc 1 206 0
 248 000a 0023     		movs	r3, #0
 249 000c 03E0     		b	.L20
 250              	.LVL30:
 251              	.L21:
 207:USB/core/usb_core.c ****   {
 208:USB/core/usb_core.c ****     *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 252              		.loc 1 208 0 discriminator 3
ARM GAS  /tmp/ccePzV9F.s 			page 9


 253 000e 2068     		ldr	r0, [r4]
 254 0010 41F8040B 		str	r0, [r1], #4
 255              	.LVL31:
 206:USB/core/usb_core.c ****   {
 256              		.loc 1 206 0 discriminator 3
 257 0014 0133     		adds	r3, r3, #1
 258              	.LVL32:
 259              	.L20:
 206:USB/core/usb_core.c ****   {
 260              		.loc 1 206 0 is_stmt 0 discriminator 1
 261 0016 9342     		cmp	r3, r2
 262 0018 F9D3     		bcc	.L21
 209:USB/core/usb_core.c ****     
 210:USB/core/usb_core.c ****   }
 211:USB/core/usb_core.c ****   return ((void *)dest);
 212:USB/core/usb_core.c **** }
 263              		.loc 1 212 0 is_stmt 1
 264 001a 0846     		mov	r0, r1
 265 001c 5DF8044B 		ldr	r4, [sp], #4
 266              	.LCFI6:
 267              		.cfi_restore 4
 268              		.cfi_def_cfa_offset 0
 269              	.LVL33:
 270 0020 7047     		bx	lr
 271              		.cfi_endproc
 272              	.LFE127:
 274              		.section	.text.USB_OTG_SelectCore,"ax",%progbits
 275              		.align	1
 276              		.global	USB_OTG_SelectCore
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	USB_OTG_SelectCore:
 283              	.LFB128:
 213:USB/core/usb_core.c **** 
 214:USB/core/usb_core.c **** /**
 215:USB/core/usb_core.c **** * @brief  USB_OTG_SelectCore 
 216:USB/core/usb_core.c **** *         Initialize core registers address.
 217:USB/core/usb_core.c **** * @param  pdev : Selected device
 218:USB/core/usb_core.c **** * @param  coreID : USB OTG Core ID
 219:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 220:USB/core/usb_core.c **** */
 221:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
 222:USB/core/usb_core.c ****                                USB_OTG_CORE_ID_TypeDef coreID)
 223:USB/core/usb_core.c **** {
 284              		.loc 1 223 0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		@ link register save eliminated.
 289              	.LVL34:
 290 0000 30B4     		push	{r4, r5}
 291              	.LCFI7:
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 4, -8
 294              		.cfi_offset 5, -4
ARM GAS  /tmp/ccePzV9F.s 			page 10


 295              	.LVL35:
 224:USB/core/usb_core.c ****   uint32_t i , baseAddress = 0;
 225:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 226:USB/core/usb_core.c ****   
 227:USB/core/usb_core.c ****   pdev->cfg.dma_enable       = 0;
 296              		.loc 1 227 0
 297 0002 0023     		movs	r3, #0
 298 0004 C370     		strb	r3, [r0, #3]
 228:USB/core/usb_core.c ****   
 229:USB/core/usb_core.c ****   /* at startup the core is in FS mode */
 230:USB/core/usb_core.c ****   pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 299              		.loc 1 230 0
 300 0006 0123     		movs	r3, #1
 301 0008 8370     		strb	r3, [r0, #2]
 231:USB/core/usb_core.c ****   pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 302              		.loc 1 231 0
 303 000a 4023     		movs	r3, #64
 304 000c 8380     		strh	r3, [r0, #4]	@ movhi
 232:USB/core/usb_core.c ****   
 233:USB/core/usb_core.c ****   /* initialize device cfg following its address */
 234:USB/core/usb_core.c ****   if (coreID == USB_OTG_FS_CORE_ID)
 305              		.loc 1 234 0
 306 000e 0129     		cmp	r1, #1
 307 0010 10D0     		beq	.L34
 235:USB/core/usb_core.c ****   {
 236:USB/core/usb_core.c ****     baseAddress                = USB_OTG_FS_BASE_ADDR;
 237:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 238:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 239:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 240:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 241:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 242:USB/core/usb_core.c ****     
 243:USB/core/usb_core.c **** #ifdef USB_OTG_FS_SOF_OUTPUT_ENABLED    
 244:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 245:USB/core/usb_core.c **** #endif 
 246:USB/core/usb_core.c ****     
 247:USB/core/usb_core.c **** #ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
 248:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 249:USB/core/usb_core.c **** #endif     
 250:USB/core/usb_core.c ****   }
 251:USB/core/usb_core.c ****   else if (coreID == USB_OTG_HS_CORE_ID)
 308              		.loc 1 251 0
 309 0012 E9B9     		cbnz	r1, .L32
 310              	.LVL36:
 252:USB/core/usb_core.c ****   {
 253:USB/core/usb_core.c ****     baseAddress                = USB_OTG_HS_BASE_ADDR;
 254:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 311              		.loc 1 254 0
 312 0014 0023     		movs	r3, #0
 313 0016 C372     		strb	r3, [r0, #11]
 255:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 12 ;
 314              		.loc 1 255 0
 315 0018 0C23     		movs	r3, #12
 316 001a 0370     		strb	r3, [r0]
 256:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 6 ;
 317              		.loc 1 256 0
 318 001c 0623     		movs	r3, #6
ARM GAS  /tmp/ccePzV9F.s 			page 11


 319 001e 4370     		strb	r3, [r0, #1]
 257:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 320              		.loc 1 257 0
 321 0020 4FF4A063 		mov	r3, #1280
 322 0024 C380     		strh	r3, [r0, #6]	@ movhi
 253:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 323              		.loc 1 253 0
 324 0026 2A4C     		ldr	r4, .L35
 325              	.LVL37:
 326              	.L25:
 258:USB/core/usb_core.c ****     
 259:USB/core/usb_core.c **** #ifdef USB_OTG_ULPI_PHY_ENABLED
 260:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_ULPI_PHY;
 261:USB/core/usb_core.c **** #else    
 262:USB/core/usb_core.c **** #ifdef USB_OTG_EMBEDDED_PHY_ENABLED
 263:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;
 264:USB/core/usb_core.c **** #endif  
 265:USB/core/usb_core.c **** #endif      
 266:USB/core/usb_core.c ****     
 267:USB/core/usb_core.c **** #ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED    
 268:USB/core/usb_core.c ****     pdev->cfg.dma_enable       = 1;    
 269:USB/core/usb_core.c **** #endif
 270:USB/core/usb_core.c ****     
 271:USB/core/usb_core.c **** #ifdef USB_OTG_HS_SOF_OUTPUT_ENABLED    
 272:USB/core/usb_core.c ****     pdev->cfg.Sof_output       = 1;    
 273:USB/core/usb_core.c **** #endif 
 274:USB/core/usb_core.c ****     
 275:USB/core/usb_core.c **** #ifdef USB_OTG_HS_LOW_PWR_MGMT_SUPPORT    
 276:USB/core/usb_core.c ****     pdev->cfg.low_power        = 1;    
 277:USB/core/usb_core.c **** #endif 
 278:USB/core/usb_core.c ****     
 279:USB/core/usb_core.c ****   }
 280:USB/core/usb_core.c ****   
 281:USB/core/usb_core.c ****   pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 327              		.loc 1 281 0
 328 0028 C460     		str	r4, [r0, #12]
 282:USB/core/usb_core.c ****     USB_OTG_CORE_GLOBAL_REGS_OFFSET);
 283:USB/core/usb_core.c ****   pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 329              		.loc 1 283 0
 330 002a 04F50063 		add	r3, r4, #2048
 331 002e 0361     		str	r3, [r0, #16]
 332              	.LVL38:
 284:USB/core/usb_core.c ****     USB_OTG_DEV_GLOBAL_REG_OFFSET);
 285:USB/core/usb_core.c ****   
 286:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 333              		.loc 1 286 0
 334 0030 0023     		movs	r3, #0
 335 0032 1FE0     		b	.L26
 336              	.LVL39:
 337              	.L34:
 237:USB/core/usb_core.c ****     pdev->cfg.host_channels    = 8 ;
 338              		.loc 1 237 0
 339 0034 0123     		movs	r3, #1
 340 0036 C372     		strb	r3, [r0, #11]
 238:USB/core/usb_core.c ****     pdev->cfg.dev_endpoints    = 4 ;
 341              		.loc 1 238 0
 342 0038 0823     		movs	r3, #8
ARM GAS  /tmp/ccePzV9F.s 			page 12


 343 003a 0370     		strb	r3, [r0]
 239:USB/core/usb_core.c ****     pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 344              		.loc 1 239 0
 345 003c 0423     		movs	r3, #4
 346 003e 4370     		strb	r3, [r0, #1]
 240:USB/core/usb_core.c ****     pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 347              		.loc 1 240 0
 348 0040 4FF4A073 		mov	r3, #320
 349 0044 C380     		strh	r3, [r0, #6]	@ movhi
 241:USB/core/usb_core.c ****     
 350              		.loc 1 241 0
 351 0046 0223     		movs	r3, #2
 352 0048 0372     		strb	r3, [r0, #8]
 236:USB/core/usb_core.c ****     pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 353              		.loc 1 236 0
 354 004a 4FF0A044 		mov	r4, #1342177280
 355 004e EBE7     		b	.L25
 356              	.LVL40:
 357              	.L32:
 224:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 358              		.loc 1 224 0
 359 0050 0024     		movs	r4, #0
 360 0052 E9E7     		b	.L25
 361              	.LVL41:
 362              	.L27:
 287:USB/core/usb_core.c ****   {
 288:USB/core/usb_core.c ****     pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 289:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 363              		.loc 1 289 0 discriminator 3
 364 0054 04EB4312 		add	r2, r4, r3, lsl #5
 365 0058 02F51065 		add	r5, r2, #2304
 288:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 366              		.loc 1 288 0 discriminator 3
 367 005c 191D     		adds	r1, r3, #4
 368 005e 00EB8101 		add	r1, r0, r1, lsl #2
 369 0062 8D60     		str	r5, [r1, #8]
 290:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
 291:USB/core/usb_core.c ****     pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 292:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 370              		.loc 1 292 0 discriminator 3
 371 0064 02F53062 		add	r2, r2, #2816
 291:USB/core/usb_core.c ****       (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 372              		.loc 1 291 0 discriminator 3
 373 0068 03F11401 		add	r1, r3, #20
 374 006c 00EB8101 		add	r1, r0, r1, lsl #2
 375 0070 4A60     		str	r2, [r1, #4]
 286:USB/core/usb_core.c ****   {
 376              		.loc 1 286 0 discriminator 3
 377 0072 0133     		adds	r3, r3, #1
 378              	.LVL42:
 379              	.L26:
 286:USB/core/usb_core.c ****   {
 380              		.loc 1 286 0 is_stmt 0 discriminator 1
 381 0074 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 382 0076 9342     		cmp	r3, r2
 383 0078 ECD3     		bcc	.L27
 293:USB/core/usb_core.c ****         (i * USB_OTG_EP_REG_OFFSET));
ARM GAS  /tmp/ccePzV9F.s 			page 13


 294:USB/core/usb_core.c ****   }
 295:USB/core/usb_core.c ****   pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 384              		.loc 1 295 0 is_stmt 1
 385 007a 04F58063 		add	r3, r4, #1024
 386              	.LVL43:
 387 007e 4361     		str	r3, [r0, #20]
 296:USB/core/usb_core.c ****     USB_OTG_HOST_GLOBAL_REG_OFFSET);
 297:USB/core/usb_core.c ****   pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 388              		.loc 1 297 0
 389 0080 04F58863 		add	r3, r4, #1088
 390 0084 C0F8CC30 		str	r3, [r0, #204]
 391              	.LVL44:
 298:USB/core/usb_core.c ****   
 299:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 392              		.loc 1 299 0
 393 0088 0023     		movs	r3, #0
 394 008a 09E0     		b	.L28
 395              	.LVL45:
 396              	.L29:
 300:USB/core/usb_core.c ****   {
 301:USB/core/usb_core.c ****     pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 302:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 397              		.loc 1 302 0 discriminator 3
 398 008c 04EB4311 		add	r1, r4, r3, lsl #5
 399 0090 01F5A061 		add	r1, r1, #1280
 301:USB/core/usb_core.c ****       USB_OTG_HOST_CHAN_REGS_OFFSET + \
 400              		.loc 1 301 0 discriminator 3
 401 0094 03F12202 		add	r2, r3, #34
 402 0098 00EB8202 		add	r2, r0, r2, lsl #2
 403 009c 9160     		str	r1, [r2, #8]
 299:USB/core/usb_core.c ****   {
 404              		.loc 1 299 0 discriminator 3
 405 009e 0133     		adds	r3, r3, #1
 406              	.LVL46:
 407              	.L28:
 299:USB/core/usb_core.c ****   {
 408              		.loc 1 299 0 is_stmt 0 discriminator 1
 409 00a0 0578     		ldrb	r5, [r0]	@ zero_extendqisi2
 410 00a2 AB42     		cmp	r3, r5
 411 00a4 F2D3     		bcc	.L29
 412 00a6 0023     		movs	r3, #0
 413              	.LVL47:
 414 00a8 09E0     		b	.L30
 415              	.LVL48:
 416              	.L31:
 303:USB/core/usb_core.c ****         (i * USB_OTG_CHAN_REGS_OFFSET));
 304:USB/core/usb_core.c ****   }
 305:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 306:USB/core/usb_core.c ****   {
 307:USB/core/usb_core.c ****     pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 417              		.loc 1 307 0 is_stmt 1 discriminator 3
 418 00aa 04EB0331 		add	r1, r4, r3, lsl #12
 419 00ae 01F58051 		add	r1, r1, #4096
 420 00b2 03F13202 		add	r2, r3, #50
 421 00b6 00EB8202 		add	r2, r0, r2, lsl #2
 422 00ba 9160     		str	r1, [r2, #8]
 305:USB/core/usb_core.c ****   {
ARM GAS  /tmp/ccePzV9F.s 			page 14


 423              		.loc 1 305 0 discriminator 3
 424 00bc 0133     		adds	r3, r3, #1
 425              	.LVL49:
 426              	.L30:
 305:USB/core/usb_core.c ****   {
 427              		.loc 1 305 0 is_stmt 0 discriminator 1
 428 00be AB42     		cmp	r3, r5
 429 00c0 F3D3     		bcc	.L31
 308:USB/core/usb_core.c ****       (i * USB_OTG_DATA_FIFO_SIZE));
 309:USB/core/usb_core.c ****   }
 310:USB/core/usb_core.c ****   pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 430              		.loc 1 310 0 is_stmt 1
 431 00c2 04F56064 		add	r4, r4, #3584
 432              	.LVL50:
 433 00c6 C0F80C41 		str	r4, [r0, #268]
 311:USB/core/usb_core.c ****   
 312:USB/core/usb_core.c ****   return status;
 313:USB/core/usb_core.c **** }
 434              		.loc 1 313 0
 435 00ca 0020     		movs	r0, #0
 436              	.LVL51:
 437 00cc 30BC     		pop	{r4, r5}
 438              	.LCFI8:
 439              		.cfi_restore 5
 440              		.cfi_restore 4
 441              		.cfi_def_cfa_offset 0
 442              	.LVL52:
 443 00ce 7047     		bx	lr
 444              	.L36:
 445              		.align	2
 446              	.L35:
 447 00d0 00000440 		.word	1074003968
 448              		.cfi_endproc
 449              	.LFE128:
 451              		.section	.text.USB_OTG_CoreInit,"ax",%progbits
 452              		.align	1
 453              		.global	USB_OTG_CoreInit
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv4-sp-d16
 459              	USB_OTG_CoreInit:
 460              	.LFB129:
 314:USB/core/usb_core.c **** 
 315:USB/core/usb_core.c **** 
 316:USB/core/usb_core.c **** /**
 317:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInit
 318:USB/core/usb_core.c **** *         Initializes the USB_OTG controller registers and prepares the core
 319:USB/core/usb_core.c **** *         device mode or host mode operation.
 320:USB/core/usb_core.c **** * @param  pdev : Selected device
 321:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 322:USB/core/usb_core.c **** */
 323:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
 324:USB/core/usb_core.c **** {
 461              		.loc 1 324 0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccePzV9F.s 			page 15


 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              	.LVL53:
 466 0000 38B5     		push	{r3, r4, r5, lr}
 467              	.LCFI9:
 468              		.cfi_def_cfa_offset 16
 469              		.cfi_offset 3, -16
 470              		.cfi_offset 4, -12
 471              		.cfi_offset 5, -8
 472              		.cfi_offset 14, -4
 473 0002 0446     		mov	r4, r0
 474              	.LVL54:
 325:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 326:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 327:USB/core/usb_core.c ****   USB_OTG_GCCFG_TypeDef    gccfg;
 328:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 329:USB/core/usb_core.c ****   
 330:USB/core/usb_core.c ****   usbcfg.d32 = 0;
 331:USB/core/usb_core.c ****   gccfg.d32 = 0;
 332:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 333:USB/core/usb_core.c ****   
 334:USB/core/usb_core.c ****   
 335:USB/core/usb_core.c ****   
 336:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 475              		.loc 1 336 0
 476 0004 037A     		ldrb	r3, [r0, #8]	@ zero_extendqisi2
 477 0006 012B     		cmp	r3, #1
 478 0008 16D0     		beq	.L44
 337:USB/core/usb_core.c ****   {
 338:USB/core/usb_core.c ****     gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 339:USB/core/usb_core.c ****     gccfg.b.pwdn = 0;
 340:USB/core/usb_core.c ****     
 341:USB/core/usb_core.c ****     if (pdev->cfg.Sof_output)
 342:USB/core/usb_core.c ****     {
 343:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;   
 344:USB/core/usb_core.c ****     }
 345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 346:USB/core/usb_core.c ****     
 347:USB/core/usb_core.c ****     /* Init The ULPI Interface */
 348:USB/core/usb_core.c ****     usbcfg.d32 = 0;
 349:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 350:USB/core/usb_core.c ****     
 351:USB/core/usb_core.c ****     usbcfg.b.physel            = 0; /* HS Interface */
 352:USB/core/usb_core.c **** #ifdef USB_OTG_INTERNAL_VBUS_ENABLED
 353:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 0; /* Use internal VBUS */
 354:USB/core/usb_core.c **** #else
 355:USB/core/usb_core.c **** #ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
 356:USB/core/usb_core.c ****     usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
 357:USB/core/usb_core.c **** #endif
 358:USB/core/usb_core.c **** #endif 
 359:USB/core/usb_core.c ****     usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 360:USB/core/usb_core.c ****     
 361:USB/core/usb_core.c ****     usbcfg.b.ulpi_fsls = 0;
 362:USB/core/usb_core.c ****     usbcfg.b.ulpi_clk_sus_m = 0;
 363:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 364:USB/core/usb_core.c ****     
 365:USB/core/usb_core.c ****     /* Reset after a PHY select  */
 366:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
ARM GAS  /tmp/ccePzV9F.s 			page 16


 367:USB/core/usb_core.c ****     
 368:USB/core/usb_core.c ****     if(pdev->cfg.dma_enable == 1)
 369:USB/core/usb_core.c ****     {
 370:USB/core/usb_core.c ****       
 371:USB/core/usb_core.c ****       ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 372:USB/core/usb_core.c ****       ahbcfg.b.dmaenable = 1;
 373:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 374:USB/core/usb_core.c ****       
 375:USB/core/usb_core.c ****     }    
 376:USB/core/usb_core.c ****   }
 377:USB/core/usb_core.c ****   else /* FS interface (embedded Phy) */
 378:USB/core/usb_core.c ****   {
 379:USB/core/usb_core.c ****     
 380:USB/core/usb_core.c ****     usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 479              		.loc 1 380 0
 480 000a C268     		ldr	r2, [r0, #12]
 481 000c D168     		ldr	r1, [r2, #12]
 381:USB/core/usb_core.c ****     usbcfg.b.physel  = 1; /* FS Interface */
 482              		.loc 1 381 0
 483 000e 41F04003 		orr	r3, r1, #64
 484              	.LVL55:
 382:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 485              		.loc 1 382 0
 486 0012 D360     		str	r3, [r2, #12]
 383:USB/core/usb_core.c ****     /* Reset after a PHY select and set Host mode */
 384:USB/core/usb_core.c ****     USB_OTG_CoreReset(pdev);
 487              		.loc 1 384 0
 488 0014 FFF7FEFF 		bl	USB_OTG_CoreReset
 489              	.LVL56:
 385:USB/core/usb_core.c ****     /* Deactivate the power down*/
 386:USB/core/usb_core.c ****     gccfg.d32 = 0;
 387:USB/core/usb_core.c ****     gccfg.b.pwdn = 1;
 388:USB/core/usb_core.c ****     
 389:USB/core/usb_core.c ****     gccfg.b.vbussensingA = 1 ;
 390:USB/core/usb_core.c ****     gccfg.b.vbussensingB = 1 ;     
 391:USB/core/usb_core.c **** #ifndef VBUS_SENSING_ENABLED
 392:USB/core/usb_core.c ****     gccfg.b.disablevbussensing = 1; 
 490              		.loc 1 392 0
 491 0018 4FF43413 		mov	r3, #2949120
 492              	.LVL57:
 393:USB/core/usb_core.c **** #endif    
 394:USB/core/usb_core.c ****     
 395:USB/core/usb_core.c ****     if(pdev->cfg.Sof_output)
 493              		.loc 1 395 0
 494 001c 627A     		ldrb	r2, [r4, #9]	@ zero_extendqisi2
 495 001e 0AB1     		cbz	r2, .L41
 396:USB/core/usb_core.c ****     {
 397:USB/core/usb_core.c ****       gccfg.b.sofouten = 1;  
 496              		.loc 1 397 0
 497 0020 4FF47413 		mov	r3, #3997696
 498              	.L41:
 398:USB/core/usb_core.c ****     }
 399:USB/core/usb_core.c ****     
 400:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 499              		.loc 1 400 0
 500 0024 E268     		ldr	r2, [r4, #12]
 501              	.LVL58:
ARM GAS  /tmp/ccePzV9F.s 			page 17


 502 0026 9363     		str	r3, [r2, #56]
 401:USB/core/usb_core.c ****     USB_OTG_BSP_mDelay(20);
 503              		.loc 1 401 0
 504 0028 1420     		movs	r0, #20
 505 002a FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 506              	.LVL59:
 507              	.L40:
 402:USB/core/usb_core.c ****   }
 403:USB/core/usb_core.c ****   /* case the HS core is working in FS mode */
 404:USB/core/usb_core.c ****   if(pdev->cfg.dma_enable == 1)
 508              		.loc 1 404 0
 509 002e E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 510 0030 012B     		cmp	r3, #1
 511 0032 24D0     		beq	.L45
 512              	.L42:
 405:USB/core/usb_core.c ****   {
 406:USB/core/usb_core.c ****     
 407:USB/core/usb_core.c ****     ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 408:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 409:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 410:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 411:USB/core/usb_core.c ****     
 412:USB/core/usb_core.c ****   }
 413:USB/core/usb_core.c ****   /* initialize OTG features */
 414:USB/core/usb_core.c **** #ifdef  USE_OTG_MODE
 415:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 416:USB/core/usb_core.c ****   usbcfg.b.hnpcap = 1;
 417:USB/core/usb_core.c ****   usbcfg.b.srpcap = 1;
 418:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 419:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 420:USB/core/usb_core.c **** #endif
 421:USB/core/usb_core.c ****   return status;
 422:USB/core/usb_core.c **** }
 513              		.loc 1 422 0
 514 0034 0020     		movs	r0, #0
 515 0036 38BD     		pop	{r3, r4, r5, pc}
 516              	.LVL60:
 517              	.L44:
 518 0038 0025     		movs	r5, #0
 338:USB/core/usb_core.c ****     gccfg.b.pwdn = 0;
 519              		.loc 1 338 0
 520 003a C268     		ldr	r2, [r0, #12]
 521 003c 936B     		ldr	r3, [r2, #56]
 522              	.LVL61:
 339:USB/core/usb_core.c ****     
 523              		.loc 1 339 0
 524 003e 6FF31043 		bfc	r3, #16, #1
 341:USB/core/usb_core.c ****     {
 525              		.loc 1 341 0
 526 0042 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
 527 0044 09B1     		cbz	r1, .L39
 343:USB/core/usb_core.c ****     }
 528              		.loc 1 343 0
 529 0046 43F48013 		orr	r3, r3, #1048576
 530              	.LVL62:
 531              	.L39:
 345:USB/core/usb_core.c ****     
ARM GAS  /tmp/ccePzV9F.s 			page 18


 532              		.loc 1 345 0
 533 004a 9363     		str	r3, [r2, #56]
 349:USB/core/usb_core.c ****     
 534              		.loc 1 349 0
 535 004c E268     		ldr	r2, [r4, #12]
 536 004e D368     		ldr	r3, [r2, #12]
 537              	.LVL63:
 351:USB/core/usb_core.c **** #ifdef USB_OTG_INTERNAL_VBUS_ENABLED
 538              		.loc 1 351 0
 539 0050 6FF38613 		bfc	r3, #6, #1
 540              	.LVL64:
 359:USB/core/usb_core.c ****     
 541              		.loc 1 359 0
 542 0054 6FF39653 		bfc	r3, #22, #1
 361:USB/core/usb_core.c ****     usbcfg.b.ulpi_clk_sus_m = 0;
 543              		.loc 1 361 0
 544 0058 6FF35143 		bfc	r3, #17, #1
 362:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 545              		.loc 1 362 0
 546 005c 6FF3D343 		bfc	r3, #19, #1
 363:USB/core/usb_core.c ****     
 547              		.loc 1 363 0
 548 0060 D360     		str	r3, [r2, #12]
 366:USB/core/usb_core.c ****     
 549              		.loc 1 366 0
 550 0062 2046     		mov	r0, r4
 551              	.LVL65:
 552 0064 FFF7FEFF 		bl	USB_OTG_CoreReset
 553              	.LVL66:
 368:USB/core/usb_core.c ****     {
 554              		.loc 1 368 0
 555 0068 E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 556 006a 012B     		cmp	r3, #1
 557 006c DFD1     		bne	.L40
 371:USB/core/usb_core.c ****       ahbcfg.b.dmaenable = 1;
 558              		.loc 1 371 0
 559 006e 0523     		movs	r3, #5
 560 0070 63F34405 		bfi	r5, r3, #1, #4
 561              	.LVL67:
 372:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 562              		.loc 1 372 0
 563 0074 45F02005 		orr	r5, r5, #32
 564              	.LVL68:
 373:USB/core/usb_core.c ****       
 565              		.loc 1 373 0
 566 0078 E368     		ldr	r3, [r4, #12]
 567              	.LVL69:
 568 007a 9D60     		str	r5, [r3, #8]
 569 007c D7E7     		b	.L40
 570              	.L45:
 407:USB/core/usb_core.c ****     ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 571              		.loc 1 407 0
 572 007e E368     		ldr	r3, [r4, #12]
 573 0080 9D68     		ldr	r5, [r3, #8]
 574              	.LVL70:
 408:USB/core/usb_core.c ****     ahbcfg.b.dmaenable = 1;
 575              		.loc 1 408 0
ARM GAS  /tmp/ccePzV9F.s 			page 19


 576 0082 0522     		movs	r2, #5
 577 0084 62F34405 		bfi	r5, r2, #1, #4
 578              	.LVL71:
 409:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 579              		.loc 1 409 0
 580 0088 45F02005 		orr	r5, r5, #32
 581              	.LVL72:
 410:USB/core/usb_core.c ****     
 582              		.loc 1 410 0
 583 008c 9D60     		str	r5, [r3, #8]
 584 008e D1E7     		b	.L42
 585              		.cfi_endproc
 586              	.LFE129:
 588              		.section	.text.USB_OTG_EnableGlobalInt,"ax",%progbits
 589              		.align	1
 590              		.global	USB_OTG_EnableGlobalInt
 591              		.syntax unified
 592              		.thumb
 593              		.thumb_func
 594              		.fpu fpv4-sp-d16
 596              	USB_OTG_EnableGlobalInt:
 597              	.LFB130:
 423:USB/core/usb_core.c **** /**
 424:USB/core/usb_core.c **** * @brief  USB_OTG_EnableGlobalInt
 425:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
 426:USB/core/usb_core.c **** * @param  pdev : Selected device
 427:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 428:USB/core/usb_core.c **** */
 429:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 430:USB/core/usb_core.c **** {
 598              		.loc 1 430 0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602              		@ link register save eliminated.
 603              	.LVL73:
 431:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 432:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 433:USB/core/usb_core.c ****   
 434:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 435:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 436:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 604              		.loc 1 436 0
 605 0000 C268     		ldr	r2, [r0, #12]
 606 0002 9368     		ldr	r3, [r2, #8]
 607 0004 43F00103 		orr	r3, r3, #1
 608 0008 9360     		str	r3, [r2, #8]
 437:USB/core/usb_core.c ****   return status;
 438:USB/core/usb_core.c **** }
 609              		.loc 1 438 0
 610 000a 0020     		movs	r0, #0
 611              	.LVL74:
 612 000c 7047     		bx	lr
 613              		.cfi_endproc
 614              	.LFE130:
 616              		.section	.text.USB_OTG_DisableGlobalInt,"ax",%progbits
 617              		.align	1
ARM GAS  /tmp/ccePzV9F.s 			page 20


 618              		.global	USB_OTG_DisableGlobalInt
 619              		.syntax unified
 620              		.thumb
 621              		.thumb_func
 622              		.fpu fpv4-sp-d16
 624              	USB_OTG_DisableGlobalInt:
 625              	.LFB131:
 439:USB/core/usb_core.c **** 
 440:USB/core/usb_core.c **** 
 441:USB/core/usb_core.c **** /**
 442:USB/core/usb_core.c **** * @brief  USB_OTG_DisableGlobalInt
 443:USB/core/usb_core.c **** *         Enables the controller's Global Int in the AHB Config reg
 444:USB/core/usb_core.c **** * @param  pdev : Selected device
 445:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 446:USB/core/usb_core.c **** */
 447:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
 448:USB/core/usb_core.c **** {
 626              		.loc 1 448 0
 627              		.cfi_startproc
 628              		@ args = 0, pretend = 0, frame = 0
 629              		@ frame_needed = 0, uses_anonymous_args = 0
 630              		@ link register save eliminated.
 631              	.LVL75:
 449:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 450:USB/core/usb_core.c ****   USB_OTG_GAHBCFG_TypeDef  ahbcfg;
 451:USB/core/usb_core.c ****   ahbcfg.d32 = 0;
 452:USB/core/usb_core.c ****   ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 453:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 632              		.loc 1 453 0
 633 0000 C268     		ldr	r2, [r0, #12]
 634 0002 9368     		ldr	r3, [r2, #8]
 635 0004 23F00103 		bic	r3, r3, #1
 636 0008 9360     		str	r3, [r2, #8]
 454:USB/core/usb_core.c ****   return status;
 455:USB/core/usb_core.c **** }
 637              		.loc 1 455 0
 638 000a 0020     		movs	r0, #0
 639              	.LVL76:
 640 000c 7047     		bx	lr
 641              		.cfi_endproc
 642              	.LFE131:
 644              		.section	.text.USB_OTG_FlushTxFifo,"ax",%progbits
 645              		.align	1
 646              		.global	USB_OTG_FlushTxFifo
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 650              		.fpu fpv4-sp-d16
 652              	USB_OTG_FlushTxFifo:
 653              	.LFB132:
 456:USB/core/usb_core.c **** 
 457:USB/core/usb_core.c **** 
 458:USB/core/usb_core.c **** /**
 459:USB/core/usb_core.c **** * @brief  USB_OTG_FlushTxFifo : Flush a Tx FIFO
 460:USB/core/usb_core.c **** * @param  pdev : Selected device
 461:USB/core/usb_core.c **** * @param  num : FO num
 462:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
ARM GAS  /tmp/ccePzV9F.s 			page 21


 463:USB/core/usb_core.c **** */
 464:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
 465:USB/core/usb_core.c **** {
 654              		.loc 1 465 0
 655              		.cfi_startproc
 656              		@ args = 0, pretend = 0, frame = 8
 657              		@ frame_needed = 0, uses_anonymous_args = 0
 658              	.LVL77:
 659 0000 00B5     		push	{lr}
 660              	.LCFI10:
 661              		.cfi_def_cfa_offset 4
 662              		.cfi_offset 14, -4
 663 0002 83B0     		sub	sp, sp, #12
 664              	.LCFI11:
 665              		.cfi_def_cfa_offset 16
 666              	.LVL78:
 466:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 467:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 468:USB/core/usb_core.c ****   
 469:USB/core/usb_core.c ****   uint32_t count = 0;
 470:USB/core/usb_core.c ****   greset.d32 = 0;
 667              		.loc 1 470 0
 668 0004 0023     		movs	r3, #0
 669 0006 0193     		str	r3, [sp, #4]
 471:USB/core/usb_core.c ****   greset.b.txfflsh = 1;
 670              		.loc 1 471 0
 671 0008 019A     		ldr	r2, [sp, #4]
 672 000a 42F02002 		orr	r2, r2, #32
 673 000e 0192     		str	r2, [sp, #4]
 472:USB/core/usb_core.c ****   greset.b.txfnum  = num;
 674              		.loc 1 472 0
 675 0010 019A     		ldr	r2, [sp, #4]
 676 0012 61F38A12 		bfi	r2, r1, #6, #5
 677 0016 0192     		str	r2, [sp, #4]
 473:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 678              		.loc 1 473 0
 679 0018 C268     		ldr	r2, [r0, #12]
 680 001a 0199     		ldr	r1, [sp, #4]
 681              	.LVL79:
 682 001c 1161     		str	r1, [r2, #16]
 683              	.LVL80:
 684              	.L50:
 474:USB/core/usb_core.c ****   do
 475:USB/core/usb_core.c ****   {
 476:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 685              		.loc 1 476 0
 686 001e C268     		ldr	r2, [r0, #12]
 687 0020 1269     		ldr	r2, [r2, #16]
 688 0022 0192     		str	r2, [sp, #4]
 477:USB/core/usb_core.c ****     if (++count > 200000)
 689              		.loc 1 477 0
 690 0024 0133     		adds	r3, r3, #1
 691              	.LVL81:
 692 0026 074A     		ldr	r2, .L52
 693 0028 9342     		cmp	r3, r2
 694 002a 03D8     		bhi	.L49
 478:USB/core/usb_core.c ****     {
ARM GAS  /tmp/ccePzV9F.s 			page 22


 479:USB/core/usb_core.c ****       break;
 480:USB/core/usb_core.c ****     }
 481:USB/core/usb_core.c ****   }
 482:USB/core/usb_core.c ****   while (greset.b.txfflsh == 1);
 695              		.loc 1 482 0
 696 002c 019A     		ldr	r2, [sp, #4]
 697 002e 12F0200F 		tst	r2, #32
 698 0032 F4D1     		bne	.L50
 699              	.L49:
 483:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 484:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 700              		.loc 1 484 0
 701 0034 0320     		movs	r0, #3
 702              	.LVL82:
 703 0036 FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 704              	.LVL83:
 485:USB/core/usb_core.c ****   return status;
 486:USB/core/usb_core.c **** }
 705              		.loc 1 486 0
 706 003a 0020     		movs	r0, #0
 707 003c 03B0     		add	sp, sp, #12
 708              	.LCFI12:
 709              		.cfi_def_cfa_offset 4
 710              		@ sp needed
 711 003e 5DF804FB 		ldr	pc, [sp], #4
 712              	.L53:
 713 0042 00BF     		.align	2
 714              	.L52:
 715 0044 400D0300 		.word	200000
 716              		.cfi_endproc
 717              	.LFE132:
 719              		.section	.text.USB_OTG_FlushRxFifo,"ax",%progbits
 720              		.align	1
 721              		.global	USB_OTG_FlushRxFifo
 722              		.syntax unified
 723              		.thumb
 724              		.thumb_func
 725              		.fpu fpv4-sp-d16
 727              	USB_OTG_FlushRxFifo:
 728              	.LFB133:
 487:USB/core/usb_core.c **** 
 488:USB/core/usb_core.c **** 
 489:USB/core/usb_core.c **** /**
 490:USB/core/usb_core.c **** * @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
 491:USB/core/usb_core.c **** * @param  pdev : Selected device
 492:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 493:USB/core/usb_core.c **** */
 494:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
 495:USB/core/usb_core.c **** {
 729              		.loc 1 495 0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 8
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              	.LVL84:
 734 0000 00B5     		push	{lr}
 735              	.LCFI13:
 736              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccePzV9F.s 			page 23


 737              		.cfi_offset 14, -4
 738 0002 83B0     		sub	sp, sp, #12
 739              	.LCFI14:
 740              		.cfi_def_cfa_offset 16
 741              	.LVL85:
 496:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 497:USB/core/usb_core.c ****   __IO USB_OTG_GRSTCTL_TypeDef  greset;
 498:USB/core/usb_core.c ****   uint32_t count = 0;
 499:USB/core/usb_core.c ****   
 500:USB/core/usb_core.c ****   greset.d32 = 0;
 742              		.loc 1 500 0
 743 0004 0023     		movs	r3, #0
 744 0006 0193     		str	r3, [sp, #4]
 501:USB/core/usb_core.c ****   greset.b.rxfflsh = 1;
 745              		.loc 1 501 0
 746 0008 019A     		ldr	r2, [sp, #4]
 747 000a 42F01002 		orr	r2, r2, #16
 748 000e 0192     		str	r2, [sp, #4]
 502:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 749              		.loc 1 502 0
 750 0010 C268     		ldr	r2, [r0, #12]
 751 0012 0199     		ldr	r1, [sp, #4]
 752 0014 1161     		str	r1, [r2, #16]
 753              	.LVL86:
 754              	.L56:
 503:USB/core/usb_core.c ****   do
 504:USB/core/usb_core.c ****   {
 505:USB/core/usb_core.c ****     greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 755              		.loc 1 505 0
 756 0016 C268     		ldr	r2, [r0, #12]
 757 0018 1269     		ldr	r2, [r2, #16]
 758 001a 0192     		str	r2, [sp, #4]
 506:USB/core/usb_core.c ****     if (++count > 200000)
 759              		.loc 1 506 0
 760 001c 0133     		adds	r3, r3, #1
 761              	.LVL87:
 762 001e 074A     		ldr	r2, .L58
 763 0020 9342     		cmp	r3, r2
 764 0022 03D8     		bhi	.L55
 507:USB/core/usb_core.c ****     {
 508:USB/core/usb_core.c ****       break;
 509:USB/core/usb_core.c ****     }
 510:USB/core/usb_core.c ****   }
 511:USB/core/usb_core.c ****   while (greset.b.rxfflsh == 1);
 765              		.loc 1 511 0
 766 0024 019A     		ldr	r2, [sp, #4]
 767 0026 12F0100F 		tst	r2, #16
 768 002a F4D1     		bne	.L56
 769              	.L55:
 512:USB/core/usb_core.c ****   /* Wait for 3 PHY Clocks*/
 513:USB/core/usb_core.c ****   USB_OTG_BSP_uDelay(3);
 770              		.loc 1 513 0
 771 002c 0320     		movs	r0, #3
 772              	.LVL88:
 773 002e FFF7FEFF 		bl	USB_OTG_BSP_uDelay
 774              	.LVL89:
 514:USB/core/usb_core.c ****   return status;
ARM GAS  /tmp/ccePzV9F.s 			page 24


 515:USB/core/usb_core.c **** }
 775              		.loc 1 515 0
 776 0032 0020     		movs	r0, #0
 777 0034 03B0     		add	sp, sp, #12
 778              	.LCFI15:
 779              		.cfi_def_cfa_offset 4
 780              		@ sp needed
 781 0036 5DF804FB 		ldr	pc, [sp], #4
 782              	.L59:
 783 003a 00BF     		.align	2
 784              	.L58:
 785 003c 400D0300 		.word	200000
 786              		.cfi_endproc
 787              	.LFE133:
 789              		.section	.text.USB_OTG_SetCurrentMode,"ax",%progbits
 790              		.align	1
 791              		.global	USB_OTG_SetCurrentMode
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 795              		.fpu fpv4-sp-d16
 797              	USB_OTG_SetCurrentMode:
 798              	.LFB134:
 516:USB/core/usb_core.c **** 
 517:USB/core/usb_core.c **** 
 518:USB/core/usb_core.c **** /**
 519:USB/core/usb_core.c **** * @brief  USB_OTG_SetCurrentMode : Set ID line
 520:USB/core/usb_core.c **** * @param  pdev : Selected device
 521:USB/core/usb_core.c **** * @param  mode :  (Host/device)
 522:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 523:USB/core/usb_core.c **** */
 524:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
 525:USB/core/usb_core.c **** {
 799              		.loc 1 525 0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              	.LVL90:
 804 0000 08B5     		push	{r3, lr}
 805              	.LCFI16:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 3, -8
 808              		.cfi_offset 14, -4
 809              	.LVL91:
 526:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 527:USB/core/usb_core.c ****   USB_OTG_GUSBCFG_TypeDef  usbcfg;
 528:USB/core/usb_core.c ****   
 529:USB/core/usb_core.c ****   usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 810              		.loc 1 529 0
 811 0002 C268     		ldr	r2, [r0, #12]
 812 0004 D368     		ldr	r3, [r2, #12]
 813              	.LVL92:
 530:USB/core/usb_core.c ****   
 531:USB/core/usb_core.c ****   usbcfg.b.force_host = 0;
 814              		.loc 1 531 0
 815 0006 6FF35D73 		bfc	r3, #29, #1
 532:USB/core/usb_core.c ****   usbcfg.b.force_dev = 0;
ARM GAS  /tmp/ccePzV9F.s 			page 25


 816              		.loc 1 532 0
 817 000a 6FF39E73 		bfc	r3, #30, #1
 533:USB/core/usb_core.c ****   
 534:USB/core/usb_core.c ****   if ( mode == HOST_MODE)
 818              		.loc 1 534 0
 819 000e 0129     		cmp	r1, #1
 820 0010 08D0     		beq	.L64
 535:USB/core/usb_core.c ****   {
 536:USB/core/usb_core.c ****     usbcfg.b.force_host = 1;
 537:USB/core/usb_core.c ****   }
 538:USB/core/usb_core.c ****   else if ( mode == DEVICE_MODE)
 821              		.loc 1 538 0
 822 0012 09B9     		cbnz	r1, .L62
 539:USB/core/usb_core.c ****   {
 540:USB/core/usb_core.c ****     usbcfg.b.force_dev = 1;
 823              		.loc 1 540 0
 824 0014 43F08043 		orr	r3, r3, #1073741824
 825              	.LVL93:
 826              	.L62:
 541:USB/core/usb_core.c ****   }
 542:USB/core/usb_core.c ****   
 543:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 827              		.loc 1 543 0
 828 0018 D360     		str	r3, [r2, #12]
 544:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(50);
 829              		.loc 1 544 0
 830 001a 3220     		movs	r0, #50
 831              	.LVL94:
 832 001c FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 833              	.LVL95:
 545:USB/core/usb_core.c ****   return status;
 546:USB/core/usb_core.c **** }
 834              		.loc 1 546 0
 835 0020 0020     		movs	r0, #0
 836 0022 08BD     		pop	{r3, pc}
 837              	.LVL96:
 838              	.L64:
 536:USB/core/usb_core.c ****   }
 839              		.loc 1 536 0
 840 0024 43F00053 		orr	r3, r3, #536870912
 841              	.LVL97:
 842 0028 F6E7     		b	.L62
 843              		.cfi_endproc
 844              	.LFE134:
 846              		.section	.text.USB_OTG_GetMode,"ax",%progbits
 847              		.align	1
 848              		.global	USB_OTG_GetMode
 849              		.syntax unified
 850              		.thumb
 851              		.thumb_func
 852              		.fpu fpv4-sp-d16
 854              	USB_OTG_GetMode:
 855              	.LFB135:
 547:USB/core/usb_core.c **** 
 548:USB/core/usb_core.c **** 
 549:USB/core/usb_core.c **** /**
 550:USB/core/usb_core.c **** * @brief  USB_OTG_GetMode : Get current mode
ARM GAS  /tmp/ccePzV9F.s 			page 26


 551:USB/core/usb_core.c **** * @param  pdev : Selected device
 552:USB/core/usb_core.c **** * @retval current mode
 553:USB/core/usb_core.c **** */
 554:USB/core/usb_core.c **** uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
 555:USB/core/usb_core.c **** {
 856              		.loc 1 555 0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 0
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		@ link register save eliminated.
 861              	.LVL98:
 556:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 862              		.loc 1 556 0
 863 0000 C368     		ldr	r3, [r0, #12]
 864 0002 5869     		ldr	r0, [r3, #20]
 865              	.LVL99:
 557:USB/core/usb_core.c **** }
 866              		.loc 1 557 0
 867 0004 00F00100 		and	r0, r0, #1
 868 0008 7047     		bx	lr
 869              		.cfi_endproc
 870              	.LFE135:
 872              		.section	.text.USB_OTG_IsDeviceMode,"ax",%progbits
 873              		.align	1
 874              		.global	USB_OTG_IsDeviceMode
 875              		.syntax unified
 876              		.thumb
 877              		.thumb_func
 878              		.fpu fpv4-sp-d16
 880              	USB_OTG_IsDeviceMode:
 881              	.LFB136:
 558:USB/core/usb_core.c **** 
 559:USB/core/usb_core.c **** 
 560:USB/core/usb_core.c **** /**
 561:USB/core/usb_core.c **** * @brief  USB_OTG_IsDeviceMode : Check if it is device mode
 562:USB/core/usb_core.c **** * @param  pdev : Selected device
 563:USB/core/usb_core.c **** * @retval num_in_ep
 564:USB/core/usb_core.c **** */
 565:USB/core/usb_core.c **** uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
 566:USB/core/usb_core.c **** {
 882              		.loc 1 566 0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 0
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 886              	.LVL100:
 887 0000 08B5     		push	{r3, lr}
 888              	.LCFI17:
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 3, -8
 891              		.cfi_offset 14, -4
 567:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) != HOST_MODE);
 892              		.loc 1 567 0
 893 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 894              	.LVL101:
 568:USB/core/usb_core.c **** }
 895              		.loc 1 568 0
 896 0006 10F1FF30 		adds	r0, r0, #-1
ARM GAS  /tmp/ccePzV9F.s 			page 27


 897 000a 18BF     		it	ne
 898 000c 0120     		movne	r0, #1
 899 000e 08BD     		pop	{r3, pc}
 900              		.cfi_endproc
 901              	.LFE136:
 903              		.section	.text.USB_OTG_IsHostMode,"ax",%progbits
 904              		.align	1
 905              		.global	USB_OTG_IsHostMode
 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu fpv4-sp-d16
 911              	USB_OTG_IsHostMode:
 912              	.LFB137:
 569:USB/core/usb_core.c **** 
 570:USB/core/usb_core.c **** 
 571:USB/core/usb_core.c **** /**
 572:USB/core/usb_core.c **** * @brief  USB_OTG_IsHostMode : Check if it is host mode
 573:USB/core/usb_core.c **** * @param  pdev : Selected device
 574:USB/core/usb_core.c **** * @retval num_in_ep
 575:USB/core/usb_core.c **** */
 576:USB/core/usb_core.c **** uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
 577:USB/core/usb_core.c **** {
 913              		.loc 1 577 0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 917              	.LVL102:
 918 0000 08B5     		push	{r3, lr}
 919              	.LCFI18:
 920              		.cfi_def_cfa_offset 8
 921              		.cfi_offset 3, -8
 922              		.cfi_offset 14, -4
 578:USB/core/usb_core.c ****   return (USB_OTG_GetMode(pdev) == HOST_MODE);
 923              		.loc 1 578 0
 924 0002 FFF7FEFF 		bl	USB_OTG_GetMode
 925              	.LVL103:
 579:USB/core/usb_core.c **** }
 926              		.loc 1 579 0
 927 0006 0128     		cmp	r0, #1
 928 0008 14BF     		ite	ne
 929 000a 0020     		movne	r0, #0
 930 000c 0120     		moveq	r0, #1
 931 000e 08BD     		pop	{r3, pc}
 932              		.cfi_endproc
 933              	.LFE137:
 935              		.section	.text.USB_OTG_ReadCoreItr,"ax",%progbits
 936              		.align	1
 937              		.global	USB_OTG_ReadCoreItr
 938              		.syntax unified
 939              		.thumb
 940              		.thumb_func
 941              		.fpu fpv4-sp-d16
 943              	USB_OTG_ReadCoreItr:
 944              	.LFB138:
 580:USB/core/usb_core.c **** 
 581:USB/core/usb_core.c **** 
ARM GAS  /tmp/ccePzV9F.s 			page 28


 582:USB/core/usb_core.c **** /**
 583:USB/core/usb_core.c **** * @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
 584:USB/core/usb_core.c **** * @param  pdev : Selected device
 585:USB/core/usb_core.c **** * @retval Status
 586:USB/core/usb_core.c **** */
 587:USB/core/usb_core.c **** uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
 588:USB/core/usb_core.c **** {
 945              		.loc 1 588 0
 946              		.cfi_startproc
 947              		@ args = 0, pretend = 0, frame = 0
 948              		@ frame_needed = 0, uses_anonymous_args = 0
 949              		@ link register save eliminated.
 950              	.LVL104:
 589:USB/core/usb_core.c ****   uint32_t v = 0;
 590:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 951              		.loc 1 590 0
 952 0000 C368     		ldr	r3, [r0, #12]
 953 0002 5869     		ldr	r0, [r3, #20]
 954              	.LVL105:
 591:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 955              		.loc 1 591 0
 956 0004 9B69     		ldr	r3, [r3, #24]
 957              	.LVL106:
 592:USB/core/usb_core.c ****   return v;
 593:USB/core/usb_core.c **** }
 958              		.loc 1 593 0
 959 0006 1840     		ands	r0, r0, r3
 960              	.LVL107:
 961 0008 7047     		bx	lr
 962              		.cfi_endproc
 963              	.LFE138:
 965              		.section	.text.USB_OTG_ReadOtgItr,"ax",%progbits
 966              		.align	1
 967              		.global	USB_OTG_ReadOtgItr
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 971              		.fpu fpv4-sp-d16
 973              	USB_OTG_ReadOtgItr:
 974              	.LFB139:
 594:USB/core/usb_core.c **** 
 595:USB/core/usb_core.c **** 
 596:USB/core/usb_core.c **** /**
 597:USB/core/usb_core.c **** * @brief  USB_OTG_ReadOtgItr : returns the USB_OTG Interrupt register
 598:USB/core/usb_core.c **** * @param  pdev : Selected device
 599:USB/core/usb_core.c **** * @retval Status
 600:USB/core/usb_core.c **** */
 601:USB/core/usb_core.c **** uint32_t USB_OTG_ReadOtgItr (USB_OTG_CORE_HANDLE *pdev)
 602:USB/core/usb_core.c **** {
 975              		.loc 1 602 0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 0
 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 980              	.LVL108:
 603:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.GREGS->GOTGINT));
 981              		.loc 1 603 0
ARM GAS  /tmp/ccePzV9F.s 			page 29


 982 0000 C368     		ldr	r3, [r0, #12]
 983 0002 5868     		ldr	r0, [r3, #4]
 984              	.LVL109:
 604:USB/core/usb_core.c **** }
 985              		.loc 1 604 0
 986 0004 7047     		bx	lr
 987              		.cfi_endproc
 988              	.LFE139:
 990              		.section	.text.USB_OTG_InitDevSpeed,"ax",%progbits
 991              		.align	1
 992              		.global	USB_OTG_InitDevSpeed
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	USB_OTG_InitDevSpeed:
 999              	.LFB140:
 605:USB/core/usb_core.c **** 
 606:USB/core/usb_core.c **** #ifdef USE_HOST_MODE
 607:USB/core/usb_core.c **** /**
 608:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitHost : Initializes USB_OTG controller for host mode
 609:USB/core/usb_core.c **** * @param  pdev : Selected device
 610:USB/core/usb_core.c **** * @retval status
 611:USB/core/usb_core.c **** */
 612:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitHost(USB_OTG_CORE_HANDLE *pdev)
 613:USB/core/usb_core.c **** {
 614:USB/core/usb_core.c ****   USB_OTG_STS                     status = USB_OTG_OK;
 615:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            nptxfifosize;
 616:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef            ptxfifosize;  
 617:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef            hcfg;
 618:USB/core/usb_core.c ****   
 619:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 620:USB/core/usb_core.c ****   USB_OTG_OTGCTL_TypeDef          gotgctl;
 621:USB/core/usb_core.c **** #endif
 622:USB/core/usb_core.c ****   
 623:USB/core/usb_core.c ****   uint32_t                        i = 0;
 624:USB/core/usb_core.c ****   
 625:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;  
 626:USB/core/usb_core.c ****   ptxfifosize.d32 = 0;
 627:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 628:USB/core/usb_core.c ****   gotgctl.d32 = 0;
 629:USB/core/usb_core.c **** #endif
 630:USB/core/usb_core.c ****   hcfg.d32 = 0;
 631:USB/core/usb_core.c ****   
 632:USB/core/usb_core.c ****   
 633:USB/core/usb_core.c ****   /* configure charge pump IO */
 634:USB/core/usb_core.c ****   USB_OTG_BSP_ConfigVBUS(pdev);
 635:USB/core/usb_core.c ****   
 636:USB/core/usb_core.c ****   /* Restart the Phy Clock */
 637:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 638:USB/core/usb_core.c ****   
 639:USB/core/usb_core.c ****   /* Initialize Host Configuration Register */
 640:USB/core/usb_core.c ****   if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 641:USB/core/usb_core.c ****   {
 642:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_30_60_MHZ); 
 643:USB/core/usb_core.c ****   }
 644:USB/core/usb_core.c ****   else
ARM GAS  /tmp/ccePzV9F.s 			page 30


 645:USB/core/usb_core.c ****   {
 646:USB/core/usb_core.c ****     USB_OTG_InitFSLSPClkSel(pdev , HCFG_48_MHZ); 
 647:USB/core/usb_core.c ****   }
 648:USB/core/usb_core.c ****   USB_OTG_ResetPort(pdev);
 649:USB/core/usb_core.c ****   
 650:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 651:USB/core/usb_core.c ****   hcfg.b.fslssupp = 0;
 652:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 653:USB/core/usb_core.c ****   
 654:USB/core/usb_core.c ****   /* Configure data FIFO sizes */
 655:USB/core/usb_core.c ****   /* Rx FIFO */
 656:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
 657:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID)
 658:USB/core/usb_core.c ****   {
 659:USB/core/usb_core.c ****     /* set Rx FIFO size */
 660:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 661:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;   
 662:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_FS_FIFOSIZ;  
 663:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 664:USB/core/usb_core.c ****     
 665:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_FS_SIZE + TXH_NP_FS_FIFOSIZ;
 666:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_FS_FIFOSIZ;
 667:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 668:USB/core/usb_core.c ****   }
 669:USB/core/usb_core.c **** #endif
 670:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE  
 671:USB/core/usb_core.c ****   if (pdev->cfg.coreID == USB_OTG_HS_CORE_ID)
 672:USB/core/usb_core.c ****   {
 673:USB/core/usb_core.c ****     /* set Rx FIFO size */
 674:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
 675:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;   
 676:USB/core/usb_core.c ****     nptxfifosize.b.depth = TXH_NP_HS_FIFOSIZ;  
 677:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32);
 678:USB/core/usb_core.c ****     
 679:USB/core/usb_core.c ****     ptxfifosize.b.startaddr = RX_FIFO_HS_SIZE + TXH_NP_HS_FIFOSIZ;
 680:USB/core/usb_core.c ****     ptxfifosize.b.depth     = TXH_P_HS_FIFOSIZ;
 681:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->HPTXFSIZ, ptxfifosize.d32);      
 682:USB/core/usb_core.c ****   }
 683:USB/core/usb_core.c **** #endif  
 684:USB/core/usb_core.c ****   
 685:USB/core/usb_core.c **** #ifdef USE_OTG_MODE
 686:USB/core/usb_core.c ****   /* Clear Host Set HNP Enable in the USB_OTG Control Register */
 687:USB/core/usb_core.c ****   gotgctl.b.hstsethnpen = 1;
 688:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GOTGCTL, gotgctl.d32, 0);
 689:USB/core/usb_core.c **** #endif
 690:USB/core/usb_core.c ****   
 691:USB/core/usb_core.c ****   /* Make sure the FIFOs are flushed. */
 692:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev, 0x10 );         /* all Tx FIFOs */
 693:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 694:USB/core/usb_core.c ****   
 695:USB/core/usb_core.c ****   
 696:USB/core/usb_core.c ****   /* Clear all pending HC Interrupts */
 697:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
 698:USB/core/usb_core.c ****   {
 699:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINT, 0xFFFFFFFF );
 700:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.HC_REGS[i]->HCINTMSK, 0 );
 701:USB/core/usb_core.c ****   }
ARM GAS  /tmp/ccePzV9F.s 			page 31


 702:USB/core/usb_core.c **** #ifndef USE_OTG_MODE
 703:USB/core/usb_core.c ****   USB_OTG_DriveVbus(pdev, 1);
 704:USB/core/usb_core.c **** #endif
 705:USB/core/usb_core.c ****   
 706:USB/core/usb_core.c ****   USB_OTG_EnableHostInt(pdev);
 707:USB/core/usb_core.c ****   return status;
 708:USB/core/usb_core.c **** }
 709:USB/core/usb_core.c **** 
 710:USB/core/usb_core.c **** /**
 711:USB/core/usb_core.c **** * @brief  USB_OTG_IsEvenFrame 
 712:USB/core/usb_core.c **** *         This function returns the frame number for sof packet
 713:USB/core/usb_core.c **** * @param  pdev : Selected device
 714:USB/core/usb_core.c **** * @retval Frame number
 715:USB/core/usb_core.c **** */
 716:USB/core/usb_core.c **** uint8_t USB_OTG_IsEvenFrame (USB_OTG_CORE_HANDLE *pdev) 
 717:USB/core/usb_core.c **** {
 718:USB/core/usb_core.c ****   return !(USB_OTG_READ_REG32(&pdev->regs.HREGS->HFNUM) & 0x1);
 719:USB/core/usb_core.c **** }
 720:USB/core/usb_core.c **** 
 721:USB/core/usb_core.c **** /**
 722:USB/core/usb_core.c **** * @brief  USB_OTG_DriveVbus : set/reset vbus
 723:USB/core/usb_core.c **** * @param  pdev : Selected device
 724:USB/core/usb_core.c **** * @param  state : VBUS state
 725:USB/core/usb_core.c **** * @retval None
 726:USB/core/usb_core.c **** */
 727:USB/core/usb_core.c **** void USB_OTG_DriveVbus (USB_OTG_CORE_HANDLE *pdev, uint8_t state)
 728:USB/core/usb_core.c **** {
 729:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef     hprt0;
 730:USB/core/usb_core.c ****   
 731:USB/core/usb_core.c ****   hprt0.d32 = 0;
 732:USB/core/usb_core.c ****   
 733:USB/core/usb_core.c ****   /* enable disable the external charge pump */
 734:USB/core/usb_core.c ****   USB_OTG_BSP_DriveVBUS(pdev, state);
 735:USB/core/usb_core.c ****   
 736:USB/core/usb_core.c ****   /* Turn on the Host port power. */
 737:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 738:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 0 ) && (state == 1 ))
 739:USB/core/usb_core.c ****   {
 740:USB/core/usb_core.c ****     hprt0.b.prtpwr = 1;
 741:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 742:USB/core/usb_core.c ****   }
 743:USB/core/usb_core.c ****   if ((hprt0.b.prtpwr == 1 ) && (state == 0 ))
 744:USB/core/usb_core.c ****   {
 745:USB/core/usb_core.c ****     hprt0.b.prtpwr = 0;
 746:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 747:USB/core/usb_core.c ****   }
 748:USB/core/usb_core.c ****   
 749:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay(200);
 750:USB/core/usb_core.c **** }
 751:USB/core/usb_core.c **** /**
 752:USB/core/usb_core.c **** * @brief  USB_OTG_EnableHostInt: Enables the Host mode interrupts
 753:USB/core/usb_core.c **** * @param  pdev : Selected device
 754:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 755:USB/core/usb_core.c **** */
 756:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableHostInt(USB_OTG_CORE_HANDLE *pdev)
 757:USB/core/usb_core.c **** {
 758:USB/core/usb_core.c ****   USB_OTG_STS       status = USB_OTG_OK;
ARM GAS  /tmp/ccePzV9F.s 			page 32


 759:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 760:USB/core/usb_core.c ****   intmsk.d32 = 0;
 761:USB/core/usb_core.c ****   /* Disable all interrupts. */
 762:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTMSK, 0);
 763:USB/core/usb_core.c ****   
 764:USB/core/usb_core.c ****   /* Clear any pending interrupts. */
 765:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 766:USB/core/usb_core.c ****   
 767:USB/core/usb_core.c ****   /* Enable the common interrupts */
 768:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 769:USB/core/usb_core.c ****   
 770:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 771:USB/core/usb_core.c ****   {  
 772:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl  = 1;
 773:USB/core/usb_core.c ****   }  
 774:USB/core/usb_core.c ****   intmsk.b.portintr   = 1;
 775:USB/core/usb_core.c ****   intmsk.b.hcintr     = 1;
 776:USB/core/usb_core.c ****   intmsk.b.disconnect = 1;  
 777:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1;  
 778:USB/core/usb_core.c ****   intmsk.b.incomplisoout  = 1; 
 779:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 780:USB/core/usb_core.c ****   return status;
 781:USB/core/usb_core.c **** }
 782:USB/core/usb_core.c **** 
 783:USB/core/usb_core.c **** /**
 784:USB/core/usb_core.c **** * @brief  USB_OTG_InitFSLSPClkSel : Initializes the FSLSPClkSel field of the 
 785:USB/core/usb_core.c **** *         HCFG register on the PHY type
 786:USB/core/usb_core.c **** * @param  pdev : Selected device
 787:USB/core/usb_core.c **** * @param  freq : clock frequency
 788:USB/core/usb_core.c **** * @retval None
 789:USB/core/usb_core.c **** */
 790:USB/core/usb_core.c **** void USB_OTG_InitFSLSPClkSel(USB_OTG_CORE_HANDLE *pdev , uint8_t freq)
 791:USB/core/usb_core.c **** {
 792:USB/core/usb_core.c ****   USB_OTG_HCFG_TypeDef   hcfg;
 793:USB/core/usb_core.c ****   
 794:USB/core/usb_core.c ****   hcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HCFG);
 795:USB/core/usb_core.c ****   hcfg.b.fslspclksel = freq;
 796:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HCFG, hcfg.d32);
 797:USB/core/usb_core.c **** }
 798:USB/core/usb_core.c **** 
 799:USB/core/usb_core.c **** 
 800:USB/core/usb_core.c **** /**
 801:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHPRT0 : Reads HPRT0 to modify later
 802:USB/core/usb_core.c **** * @param  pdev : Selected device
 803:USB/core/usb_core.c **** * @retval HPRT0 value
 804:USB/core/usb_core.c **** */
 805:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHPRT0(USB_OTG_CORE_HANDLE *pdev)
 806:USB/core/usb_core.c **** {
 807:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 808:USB/core/usb_core.c ****   
 809:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_READ_REG32(pdev->regs.HPRT0);
 810:USB/core/usb_core.c ****   hprt0.b.prtena = 0;
 811:USB/core/usb_core.c ****   hprt0.b.prtconndet = 0;
 812:USB/core/usb_core.c ****   hprt0.b.prtenchng = 0;
 813:USB/core/usb_core.c ****   hprt0.b.prtovrcurrchng = 0;
 814:USB/core/usb_core.c ****   return hprt0.d32;
 815:USB/core/usb_core.c **** }
ARM GAS  /tmp/ccePzV9F.s 			page 33


 816:USB/core/usb_core.c **** 
 817:USB/core/usb_core.c **** 
 818:USB/core/usb_core.c **** /**
 819:USB/core/usb_core.c **** * @brief  USB_OTG_ReadHostAllChannels_intr : Register PCD Callbacks
 820:USB/core/usb_core.c **** * @param  pdev : Selected device
 821:USB/core/usb_core.c **** * @retval Status
 822:USB/core/usb_core.c **** */
 823:USB/core/usb_core.c **** uint32_t USB_OTG_ReadHostAllChannels_intr (USB_OTG_CORE_HANDLE *pdev)
 824:USB/core/usb_core.c **** {
 825:USB/core/usb_core.c ****   return (USB_OTG_READ_REG32 (&pdev->regs.HREGS->HAINT));
 826:USB/core/usb_core.c **** }
 827:USB/core/usb_core.c **** 
 828:USB/core/usb_core.c **** 
 829:USB/core/usb_core.c **** /**
 830:USB/core/usb_core.c **** * @brief  USB_OTG_ResetPort : Reset Host Port
 831:USB/core/usb_core.c **** * @param  pdev : Selected device
 832:USB/core/usb_core.c **** * @retval status
 833:USB/core/usb_core.c **** * @note : (1)The application must wait at least 10 ms (+ 10 ms security)
 834:USB/core/usb_core.c **** *   before clearing the reset bit.
 835:USB/core/usb_core.c **** */
 836:USB/core/usb_core.c **** uint32_t USB_OTG_ResetPort(USB_OTG_CORE_HANDLE *pdev)
 837:USB/core/usb_core.c **** {
 838:USB/core/usb_core.c ****   USB_OTG_HPRT0_TypeDef  hprt0;
 839:USB/core/usb_core.c ****   
 840:USB/core/usb_core.c ****   hprt0.d32 = USB_OTG_ReadHPRT0(pdev);
 841:USB/core/usb_core.c ****   hprt0.b.prtrst = 1;
 842:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 843:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (10);                                /* See Note #1 */
 844:USB/core/usb_core.c ****   hprt0.b.prtrst = 0;
 845:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.HPRT0, hprt0.d32);
 846:USB/core/usb_core.c ****   USB_OTG_BSP_mDelay (20);   
 847:USB/core/usb_core.c ****   return 1;
 848:USB/core/usb_core.c **** }
 849:USB/core/usb_core.c **** 
 850:USB/core/usb_core.c **** 
 851:USB/core/usb_core.c **** /**
 852:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Init : Prepares a host channel for transferring packets
 853:USB/core/usb_core.c **** * @param  pdev : Selected device
 854:USB/core/usb_core.c **** * @param  hc_num : channel number
 855:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 856:USB/core/usb_core.c **** */
 857:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Init(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 858:USB/core/usb_core.c **** {
 859:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 860:USB/core/usb_core.c ****   uint32_t intr_enable = 0;
 861:USB/core/usb_core.c ****   USB_OTG_HCINTMSK_TypeDef  hcintmsk;
 862:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef    gintmsk;
 863:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef     hcchar;
 864:USB/core/usb_core.c ****   USB_OTG_HCINTn_TypeDef     hcint;
 865:USB/core/usb_core.c ****   
 866:USB/core/usb_core.c ****   
 867:USB/core/usb_core.c ****   gintmsk.d32 = 0;
 868:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 869:USB/core/usb_core.c ****   hcchar.d32 = 0;
 870:USB/core/usb_core.c ****   
 871:USB/core/usb_core.c ****   /* Clear old interrupt conditions for this host channel. */
 872:USB/core/usb_core.c ****   hcint.d32 = 0xFFFFFFFF;
ARM GAS  /tmp/ccePzV9F.s 			page 34


 873:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINT, hcint.d32);
 874:USB/core/usb_core.c ****   
 875:USB/core/usb_core.c ****   /* Enable channel interrupts required for this transfer. */
 876:USB/core/usb_core.c ****   hcintmsk.d32 = 0;
 877:USB/core/usb_core.c ****   
 878:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 879:USB/core/usb_core.c ****   {
 880:USB/core/usb_core.c ****     hcintmsk.b.ahberr = 1;
 881:USB/core/usb_core.c ****   }
 882:USB/core/usb_core.c ****   
 883:USB/core/usb_core.c ****   switch (pdev->host.hc[hc_num].ep_type) 
 884:USB/core/usb_core.c ****   {
 885:USB/core/usb_core.c ****   case EP_TYPE_CTRL:
 886:USB/core/usb_core.c ****   case EP_TYPE_BULK:
 887:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 888:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 889:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
 890:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 891:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;  
 892:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 893:USB/core/usb_core.c ****     {
 894:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 895:USB/core/usb_core.c ****     } 
 896:USB/core/usb_core.c ****     else 
 897:USB/core/usb_core.c ****     {
 898:USB/core/usb_core.c ****       hcintmsk.b.nyet = 1;
 899:USB/core/usb_core.c ****       if (pdev->host.hc[hc_num].do_ping) 
 900:USB/core/usb_core.c ****       {
 901:USB/core/usb_core.c ****         hcintmsk.b.ack = 1;
 902:USB/core/usb_core.c ****       }
 903:USB/core/usb_core.c ****     }
 904:USB/core/usb_core.c ****     break;
 905:USB/core/usb_core.c ****   case EP_TYPE_INTR:
 906:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 907:USB/core/usb_core.c ****     hcintmsk.b.nak = 1;
 908:USB/core/usb_core.c ****     hcintmsk.b.stall = 1;
 909:USB/core/usb_core.c ****     hcintmsk.b.xacterr = 1;
 910:USB/core/usb_core.c ****     hcintmsk.b.datatglerr = 1;
 911:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 912:USB/core/usb_core.c ****     
 913:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 914:USB/core/usb_core.c ****     {
 915:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 916:USB/core/usb_core.c ****     }
 917:USB/core/usb_core.c ****     
 918:USB/core/usb_core.c ****     break;
 919:USB/core/usb_core.c ****   case EP_TYPE_ISOC:
 920:USB/core/usb_core.c ****     hcintmsk.b.xfercompl = 1;
 921:USB/core/usb_core.c ****     hcintmsk.b.frmovrun = 1;
 922:USB/core/usb_core.c ****     hcintmsk.b.ack = 1;
 923:USB/core/usb_core.c ****     
 924:USB/core/usb_core.c ****     if (pdev->host.hc[hc_num].ep_is_in) 
 925:USB/core/usb_core.c ****     {
 926:USB/core/usb_core.c ****       hcintmsk.b.xacterr = 1;
 927:USB/core/usb_core.c ****       hcintmsk.b.bblerr = 1;
 928:USB/core/usb_core.c ****     }
 929:USB/core/usb_core.c ****     break;
ARM GAS  /tmp/ccePzV9F.s 			page 35


 930:USB/core/usb_core.c ****   }
 931:USB/core/usb_core.c ****   
 932:USB/core/usb_core.c ****   
 933:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCINTMSK, hcintmsk.d32);
 934:USB/core/usb_core.c ****   
 935:USB/core/usb_core.c ****   
 936:USB/core/usb_core.c ****   /* Enable the top level host channel interrupt. */
 937:USB/core/usb_core.c ****   intr_enable = (1 << hc_num);
 938:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.HREGS->HAINTMSK, 0, intr_enable);
 939:USB/core/usb_core.c ****   
 940:USB/core/usb_core.c ****   /* Make sure host channel interrupts are enabled. */
 941:USB/core/usb_core.c ****   gintmsk.b.hcintr = 1;
 942:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GINTMSK, 0, gintmsk.d32);
 943:USB/core/usb_core.c ****   
 944:USB/core/usb_core.c ****   /* Program the HCCHAR register */
 945:USB/core/usb_core.c ****   hcchar.d32 = 0;
 946:USB/core/usb_core.c ****   hcchar.b.devaddr = pdev->host.hc[hc_num].dev_addr;
 947:USB/core/usb_core.c ****   hcchar.b.epnum   = pdev->host.hc[hc_num].ep_num;
 948:USB/core/usb_core.c ****   hcchar.b.epdir   = pdev->host.hc[hc_num].ep_is_in;
 949:USB/core/usb_core.c ****   hcchar.b.lspddev = (pdev->host.hc[hc_num].speed == HPRT0_PRTSPD_LOW_SPEED);
 950:USB/core/usb_core.c ****   hcchar.b.eptype  = pdev->host.hc[hc_num].ep_type;
 951:USB/core/usb_core.c ****   hcchar.b.mps     = pdev->host.hc[hc_num].max_packet;
 952:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_type == HCCHAR_INTR)
 953:USB/core/usb_core.c ****   {
 954:USB/core/usb_core.c ****     hcchar.b.oddfrm  = 1;
 955:USB/core/usb_core.c ****   }
 956:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
 957:USB/core/usb_core.c ****   return status;
 958:USB/core/usb_core.c **** }
 959:USB/core/usb_core.c **** 
 960:USB/core/usb_core.c **** 
 961:USB/core/usb_core.c **** /**
 962:USB/core/usb_core.c **** * @brief  USB_OTG_HC_StartXfer : Start transfer
 963:USB/core/usb_core.c **** * @param  pdev : Selected device
 964:USB/core/usb_core.c **** * @param  hc_num : channel number
 965:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
 966:USB/core/usb_core.c **** */
 967:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_StartXfer(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
 968:USB/core/usb_core.c **** {
 969:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
 970:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef   hcchar;
 971:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef  hctsiz;
 972:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef hnptxsts; 
 973:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef  hptxsts; 
 974:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
 975:USB/core/usb_core.c ****   uint16_t                 len_words = 0;   
 976:USB/core/usb_core.c ****   
 977:USB/core/usb_core.c ****   uint16_t num_packets;
 978:USB/core/usb_core.c ****   uint16_t max_hc_pkt_count;
 979:USB/core/usb_core.c ****   
 980:USB/core/usb_core.c ****   max_hc_pkt_count = 256;
 981:USB/core/usb_core.c ****   hctsiz.d32 = 0;
 982:USB/core/usb_core.c ****   hcchar.d32 = 0;
 983:USB/core/usb_core.c ****   intmsk.d32 = 0;
 984:USB/core/usb_core.c ****   
 985:USB/core/usb_core.c ****   /* Compute the expected number of packets associated to the transfer */
 986:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].xfer_len > 0)
ARM GAS  /tmp/ccePzV9F.s 			page 36


 987:USB/core/usb_core.c ****   {
 988:USB/core/usb_core.c ****     num_packets = (pdev->host.hc[hc_num].xfer_len + \
 989:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet - 1) / pdev->host.hc[hc_num].max_packet;
 990:USB/core/usb_core.c ****     
 991:USB/core/usb_core.c ****     if (num_packets > max_hc_pkt_count)
 992:USB/core/usb_core.c ****     {
 993:USB/core/usb_core.c ****       num_packets = max_hc_pkt_count;
 994:USB/core/usb_core.c ****       pdev->host.hc[hc_num].xfer_len = num_packets * \
 995:USB/core/usb_core.c ****         pdev->host.hc[hc_num].max_packet;
 996:USB/core/usb_core.c ****     }
 997:USB/core/usb_core.c ****   }
 998:USB/core/usb_core.c ****   else
 999:USB/core/usb_core.c ****   {
1000:USB/core/usb_core.c ****     num_packets = 1;
1001:USB/core/usb_core.c ****   }
1002:USB/core/usb_core.c ****   if (pdev->host.hc[hc_num].ep_is_in)
1003:USB/core/usb_core.c ****   {
1004:USB/core/usb_core.c ****     pdev->host.hc[hc_num].xfer_len = num_packets * \
1005:USB/core/usb_core.c ****       pdev->host.hc[hc_num].max_packet;
1006:USB/core/usb_core.c ****   }
1007:USB/core/usb_core.c ****   /* Initialize the HCTSIZn register */
1008:USB/core/usb_core.c ****   hctsiz.b.xfersize = pdev->host.hc[hc_num].xfer_len;
1009:USB/core/usb_core.c ****   hctsiz.b.pktcnt = num_packets;
1010:USB/core/usb_core.c ****   hctsiz.b.pid = pdev->host.hc[hc_num].data_pid;
1011:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1012:USB/core/usb_core.c ****   
1013:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1014:USB/core/usb_core.c ****   {
1015:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCDMA, (unsigned int)pdev->host.hc[hc_num].xfe
1016:USB/core/usb_core.c ****   }
1017:USB/core/usb_core.c ****   
1018:USB/core/usb_core.c ****   
1019:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1020:USB/core/usb_core.c ****   hcchar.b.oddfrm = USB_OTG_IsEvenFrame(pdev);
1021:USB/core/usb_core.c ****   
1022:USB/core/usb_core.c ****   /* Set host channel enable */
1023:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1024:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1026:USB/core/usb_core.c ****   
1027:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0) /* Slave mode */
1028:USB/core/usb_core.c ****   {  
1029:USB/core/usb_core.c ****     if((pdev->host.hc[hc_num].ep_is_in == 0) && 
1030:USB/core/usb_core.c ****        (pdev->host.hc[hc_num].xfer_len > 0))
1031:USB/core/usb_core.c ****     {
1032:USB/core/usb_core.c ****       switch(pdev->host.hc[hc_num].ep_type) 
1033:USB/core/usb_core.c ****       {
1034:USB/core/usb_core.c ****         /* Non periodic transfer */
1035:USB/core/usb_core.c ****       case EP_TYPE_CTRL:
1036:USB/core/usb_core.c ****       case EP_TYPE_BULK:
1037:USB/core/usb_core.c ****         
1038:USB/core/usb_core.c ****         hnptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
1039:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1040:USB/core/usb_core.c ****         
1041:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1042:USB/core/usb_core.c ****         if(len_words > hnptxsts.b.nptxfspcavail)
1043:USB/core/usb_core.c ****         {
ARM GAS  /tmp/ccePzV9F.s 			page 37


1044:USB/core/usb_core.c ****           /* need to process data in nptxfempty interrupt */
1045:USB/core/usb_core.c ****           intmsk.b.nptxfempty = 1;
1046:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
1047:USB/core/usb_core.c ****         }
1048:USB/core/usb_core.c ****         
1049:USB/core/usb_core.c ****         break;
1050:USB/core/usb_core.c ****         /* Periodic transfer */
1051:USB/core/usb_core.c ****       case EP_TYPE_INTR:
1052:USB/core/usb_core.c ****       case EP_TYPE_ISOC:
1053:USB/core/usb_core.c ****         hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1054:USB/core/usb_core.c ****         len_words = (pdev->host.hc[hc_num].xfer_len + 3) / 4;
1055:USB/core/usb_core.c ****         /* check if there is enough space in FIFO space */
1056:USB/core/usb_core.c ****         if(len_words > hptxsts.b.ptxfspcavail) /* split the transfer */
1057:USB/core/usb_core.c ****         {
1058:USB/core/usb_core.c ****           /* need to process data in ptxfempty interrupt */
1059:USB/core/usb_core.c ****           intmsk.b.ptxfempty = 1;
1060:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, intmsk.d32);  
1061:USB/core/usb_core.c ****         }
1062:USB/core/usb_core.c ****         break;
1063:USB/core/usb_core.c ****         
1064:USB/core/usb_core.c ****       default:
1065:USB/core/usb_core.c ****         break;
1066:USB/core/usb_core.c ****       }
1067:USB/core/usb_core.c ****       
1068:USB/core/usb_core.c ****       /* Write packet into the Tx FIFO. */
1069:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, 
1070:USB/core/usb_core.c ****                           pdev->host.hc[hc_num].xfer_buff , 
1071:USB/core/usb_core.c ****                           hc_num, pdev->host.hc[hc_num].xfer_len);
1072:USB/core/usb_core.c ****     }
1073:USB/core/usb_core.c ****   }
1074:USB/core/usb_core.c ****   return status;
1075:USB/core/usb_core.c **** }
1076:USB/core/usb_core.c **** 
1077:USB/core/usb_core.c **** 
1078:USB/core/usb_core.c **** /**
1079:USB/core/usb_core.c **** * @brief  USB_OTG_HC_Halt : Halt channel
1080:USB/core/usb_core.c **** * @param  pdev : Selected device
1081:USB/core/usb_core.c **** * @param  hc_num : channel number
1082:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1083:USB/core/usb_core.c **** */
1084:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_Halt(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1085:USB/core/usb_core.c **** {
1086:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1087:USB/core/usb_core.c ****   USB_OTG_HNPTXSTS_TypeDef            nptxsts;
1088:USB/core/usb_core.c ****   USB_OTG_HPTXSTS_TypeDef             hptxsts;
1089:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef              hcchar;
1090:USB/core/usb_core.c ****   
1091:USB/core/usb_core.c ****   nptxsts.d32 = 0;
1092:USB/core/usb_core.c ****   hptxsts.d32 = 0;
1093:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1094:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1095:USB/core/usb_core.c ****   hcchar.b.chdis = 1;
1096:USB/core/usb_core.c ****   
1097:USB/core/usb_core.c ****   /* Check for space in the request queue to issue the halt. */
1098:USB/core/usb_core.c ****   if (hcchar.b.eptype == HCCHAR_CTRL || hcchar.b.eptype == HCCHAR_BULK)
1099:USB/core/usb_core.c ****   {
1100:USB/core/usb_core.c ****     nptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->HNPTXSTS);
ARM GAS  /tmp/ccePzV9F.s 			page 38


1101:USB/core/usb_core.c ****     if (nptxsts.b.nptxqspcavail == 0)
1102:USB/core/usb_core.c ****     {
1103:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1104:USB/core/usb_core.c ****     }
1105:USB/core/usb_core.c ****   }
1106:USB/core/usb_core.c ****   else
1107:USB/core/usb_core.c ****   {
1108:USB/core/usb_core.c ****     hptxsts.d32 = USB_OTG_READ_REG32(&pdev->regs.HREGS->HPTXSTS);
1109:USB/core/usb_core.c ****     if (hptxsts.b.ptxqspcavail == 0)
1110:USB/core/usb_core.c ****     {
1111:USB/core/usb_core.c ****       hcchar.b.chen = 0;
1112:USB/core/usb_core.c ****     }
1113:USB/core/usb_core.c ****   }
1114:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1115:USB/core/usb_core.c ****   return status;
1116:USB/core/usb_core.c **** }
1117:USB/core/usb_core.c **** 
1118:USB/core/usb_core.c **** /**
1119:USB/core/usb_core.c **** * @brief  Issue a ping token
1120:USB/core/usb_core.c **** * @param  None
1121:USB/core/usb_core.c **** * @retval : None
1122:USB/core/usb_core.c **** */
1123:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_HC_DoPing(USB_OTG_CORE_HANDLE *pdev , uint8_t hc_num)
1124:USB/core/usb_core.c **** {
1125:USB/core/usb_core.c ****   USB_OTG_STS               status = USB_OTG_OK;
1126:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef    hcchar;
1127:USB/core/usb_core.c ****   USB_OTG_HCTSIZn_TypeDef   hctsiz;  
1128:USB/core/usb_core.c ****   
1129:USB/core/usb_core.c ****   hctsiz.d32 = 0;
1130:USB/core/usb_core.c ****   hctsiz.b.dopng = 1;
1131:USB/core/usb_core.c ****   hctsiz.b.pktcnt = 1;
1132:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCTSIZ, hctsiz.d32);
1133:USB/core/usb_core.c ****   
1134:USB/core/usb_core.c ****   hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR);
1135:USB/core/usb_core.c ****   hcchar.b.chen = 1;
1136:USB/core/usb_core.c ****   hcchar.b.chdis = 0;
1137:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[hc_num]->HCCHAR, hcchar.d32);
1138:USB/core/usb_core.c ****   return status;  
1139:USB/core/usb_core.c **** }
1140:USB/core/usb_core.c **** 
1141:USB/core/usb_core.c **** /**
1142:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
1143:USB/core/usb_core.c **** * @param  None
1144:USB/core/usb_core.c **** * @retval : None
1145:USB/core/usb_core.c **** */
1146:USB/core/usb_core.c **** void USB_OTG_StopHost(USB_OTG_CORE_HANDLE *pdev)
1147:USB/core/usb_core.c **** {
1148:USB/core/usb_core.c ****   USB_OTG_HCCHAR_TypeDef  hcchar;
1149:USB/core/usb_core.c ****   uint32_t                i;
1150:USB/core/usb_core.c ****   
1151:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINTMSK , 0);
1152:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.HREGS->HAINT,      0xFFFFFFFF);
1153:USB/core/usb_core.c ****   /* Flush out any leftover queued requests. */
1154:USB/core/usb_core.c ****   
1155:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.host_channels; i++)
1156:USB/core/usb_core.c ****   {
1157:USB/core/usb_core.c ****     hcchar.d32 = USB_OTG_READ_REG32(&pdev->regs.HC_REGS[i]->HCCHAR);
ARM GAS  /tmp/ccePzV9F.s 			page 39


1158:USB/core/usb_core.c ****     hcchar.b.chen = 0;
1159:USB/core/usb_core.c ****     hcchar.b.chdis = 1;
1160:USB/core/usb_core.c ****     hcchar.b.epdir = 0;
1161:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.HC_REGS[i]->HCCHAR, hcchar.d32);
1162:USB/core/usb_core.c ****   }
1163:USB/core/usb_core.c ****   
1164:USB/core/usb_core.c ****   /* Flush the FIFO */
1165:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1166:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
1167:USB/core/usb_core.c **** }
1168:USB/core/usb_core.c **** #endif
1169:USB/core/usb_core.c **** #ifdef USE_DEVICE_MODE
1170:USB/core/usb_core.c **** /*         PCD Core Layer       */
1171:USB/core/usb_core.c **** 
1172:USB/core/usb_core.c **** /**
1173:USB/core/usb_core.c **** * @brief  USB_OTG_InitDevSpeed :Initializes the DevSpd field of DCFG register 
1174:USB/core/usb_core.c **** *         depending the PHY type and the enumeration speed of the device.
1175:USB/core/usb_core.c **** * @param  pdev : Selected device
1176:USB/core/usb_core.c **** * @retval : None
1177:USB/core/usb_core.c **** */
1178:USB/core/usb_core.c **** void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
1179:USB/core/usb_core.c **** {
 1000              		.loc 1 1179 0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 1005              	.LVL110:
1180:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef   dcfg;
1181:USB/core/usb_core.c ****   
1182:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 1006              		.loc 1 1182 0
 1007 0000 0269     		ldr	r2, [r0, #16]
 1008 0002 1368     		ldr	r3, [r2]
1183:USB/core/usb_core.c ****   dcfg.b.devspd = speed;
 1009              		.loc 1 1183 0
 1010 0004 61F30103 		bfi	r3, r1, #0, #2
 1011              	.LVL111:
1184:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 1012              		.loc 1 1184 0
 1013 0008 1360     		str	r3, [r2]
 1014 000a 7047     		bx	lr
 1015              		.cfi_endproc
 1016              	.LFE140:
 1018              		.section	.text.USB_OTG_EnableDevInt,"ax",%progbits
 1019              		.align	1
 1020              		.global	USB_OTG_EnableDevInt
 1021              		.syntax unified
 1022              		.thumb
 1023              		.thumb_func
 1024              		.fpu fpv4-sp-d16
 1026              	USB_OTG_EnableDevInt:
 1027              	.LFB142:
1185:USB/core/usb_core.c **** }
1186:USB/core/usb_core.c **** 
1187:USB/core/usb_core.c **** 
1188:USB/core/usb_core.c **** /**
ARM GAS  /tmp/ccePzV9F.s 			page 40


1189:USB/core/usb_core.c **** * @brief  USB_OTG_CoreInitDev : Initializes the USB_OTG controller registers 
1190:USB/core/usb_core.c **** *         for device mode
1191:USB/core/usb_core.c **** * @param  pdev : Selected device
1192:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1193:USB/core/usb_core.c **** */
1194:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
1195:USB/core/usb_core.c **** {
1196:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
1197:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1198:USB/core/usb_core.c ****   uint32_t i;
1199:USB/core/usb_core.c ****   USB_OTG_DCFG_TypeDef    dcfg;
1200:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    nptxfifosize;
1201:USB/core/usb_core.c ****   USB_OTG_FSIZ_TypeDef    txfifosize;
1202:USB/core/usb_core.c ****   USB_OTG_DIEPMSK_TypeDef msk;
1203:USB/core/usb_core.c ****   USB_OTG_DTHRCTL_TypeDef dthrctl;  
1204:USB/core/usb_core.c ****   
1205:USB/core/usb_core.c ****   depctl.d32 = 0;
1206:USB/core/usb_core.c ****   dcfg.d32 = 0;
1207:USB/core/usb_core.c ****   nptxfifosize.d32 = 0;
1208:USB/core/usb_core.c ****   txfifosize.d32 = 0;
1209:USB/core/usb_core.c ****   msk.d32 = 0;
1210:USB/core/usb_core.c ****   
1211:USB/core/usb_core.c ****   /* Restart the Phy Clock */
1212:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
1213:USB/core/usb_core.c ****   /* Device configuration register */
1214:USB/core/usb_core.c ****   dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
1215:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
1216:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
1217:USB/core/usb_core.c ****   
1218:USB/core/usb_core.c **** #ifdef USB_OTG_FS_CORE
1219:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
1220:USB/core/usb_core.c ****   {  
1221:USB/core/usb_core.c ****     
1222:USB/core/usb_core.c ****     /* Set Full speed phy */
1223:USB/core/usb_core.c ****     USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
1224:USB/core/usb_core.c ****     
1225:USB/core/usb_core.c ****     /* set Rx FIFO size */
1226:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
1227:USB/core/usb_core.c ****     
1228:USB/core/usb_core.c ****     /* EP0 TX*/
1229:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
1230:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
1231:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1232:USB/core/usb_core.c ****     
1233:USB/core/usb_core.c ****     
1234:USB/core/usb_core.c ****     /* EP1 TX*/
1235:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1236:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
1237:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1238:USB/core/usb_core.c ****     
1239:USB/core/usb_core.c ****     
1240:USB/core/usb_core.c ****     /* EP2 TX*/
1241:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1242:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
1243:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1244:USB/core/usb_core.c ****     
1245:USB/core/usb_core.c ****     
ARM GAS  /tmp/ccePzV9F.s 			page 41


1246:USB/core/usb_core.c ****     /* EP3 TX*/  
1247:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1248:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
1249:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1250:USB/core/usb_core.c ****   }
1251:USB/core/usb_core.c **** #endif
1252:USB/core/usb_core.c **** #ifdef USB_OTG_HS_CORE
1253:USB/core/usb_core.c ****   if(pdev->cfg.coreID == USB_OTG_HS_CORE_ID  )
1254:USB/core/usb_core.c ****   {
1255:USB/core/usb_core.c ****     
1256:USB/core/usb_core.c ****     /* Set High speed phy */
1257:USB/core/usb_core.c ****     
1258:USB/core/usb_core.c ****     if(pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY)
1259:USB/core/usb_core.c ****     {
1260:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH);
1261:USB/core/usb_core.c ****     }
1262:USB/core/usb_core.c ****     else /* set High speed phy in Full speed mode */
1263:USB/core/usb_core.c ****     {
1264:USB/core/usb_core.c ****       USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_HIGH_IN_FULL);
1265:USB/core/usb_core.c ****     }
1266:USB/core/usb_core.c ****     
1267:USB/core/usb_core.c ****     /* set Rx FIFO size */
1268:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_HS_SIZE);
1269:USB/core/usb_core.c ****     
1270:USB/core/usb_core.c ****     /* EP0 TX*/
1271:USB/core/usb_core.c ****     nptxfifosize.b.depth     = TX0_FIFO_HS_SIZE;
1272:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_HS_SIZE;
1273:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
1274:USB/core/usb_core.c ****     
1275:USB/core/usb_core.c ****     
1276:USB/core/usb_core.c ****     /* EP1 TX*/
1277:USB/core/usb_core.c ****     txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
1278:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_HS_SIZE;
1279:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
1280:USB/core/usb_core.c ****     
1281:USB/core/usb_core.c ****     
1282:USB/core/usb_core.c ****     /* EP2 TX*/
1283:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1284:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_HS_SIZE;
1285:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
1286:USB/core/usb_core.c ****     
1287:USB/core/usb_core.c ****     
1288:USB/core/usb_core.c ****     /* EP3 TX*/  
1289:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1290:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_HS_SIZE;
1291:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
1292:USB/core/usb_core.c ****     
1293:USB/core/usb_core.c ****     /* EP4 TX*/
1294:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1295:USB/core/usb_core.c ****     txfifosize.b.depth = TX4_FIFO_HS_SIZE;
1296:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[3], txfifosize.d32 );
1297:USB/core/usb_core.c ****     
1298:USB/core/usb_core.c ****     
1299:USB/core/usb_core.c ****     /* EP5 TX*/  
1300:USB/core/usb_core.c ****     txfifosize.b.startaddr += txfifosize.b.depth;
1301:USB/core/usb_core.c ****     txfifosize.b.depth = TX5_FIFO_HS_SIZE;
1302:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
ARM GAS  /tmp/ccePzV9F.s 			page 42


1303:USB/core/usb_core.c ****   }
1304:USB/core/usb_core.c **** #endif  
1305:USB/core/usb_core.c ****   /* Flush the FIFOs */
1306:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
1307:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
1308:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
1312:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
1313:USB/core/usb_core.c ****   
1314:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints; i++)
1315:USB/core/usb_core.c ****   {
1316:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
1317:USB/core/usb_core.c ****     if (depctl.b.epena)
1318:USB/core/usb_core.c ****     {
1319:USB/core/usb_core.c ****       depctl.d32 = 0;
1320:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1321:USB/core/usb_core.c ****       depctl.b.snak = 1;
1322:USB/core/usb_core.c ****     }
1323:USB/core/usb_core.c ****     else
1324:USB/core/usb_core.c ****     {
1325:USB/core/usb_core.c ****       depctl.d32 = 0;
1326:USB/core/usb_core.c ****     }
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
1329:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
1330:USB/core/usb_core.c ****   }
1331:USB/core/usb_core.c ****   for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
1332:USB/core/usb_core.c ****   {
1333:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  depctl;
1334:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
1335:USB/core/usb_core.c ****     if (depctl.b.epena)
1336:USB/core/usb_core.c ****     {
1337:USB/core/usb_core.c ****       depctl.d32 = 0;
1338:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1339:USB/core/usb_core.c ****       depctl.b.snak = 1;
1340:USB/core/usb_core.c ****     }
1341:USB/core/usb_core.c ****     else
1342:USB/core/usb_core.c ****     {
1343:USB/core/usb_core.c ****       depctl.d32 = 0;
1344:USB/core/usb_core.c ****     }
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
1347:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
1348:USB/core/usb_core.c ****   }
1349:USB/core/usb_core.c ****   msk.d32 = 0;
1350:USB/core/usb_core.c ****   msk.b.txfifoundrn = 1;
1351:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
1352:USB/core/usb_core.c ****   
1353:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
1354:USB/core/usb_core.c ****   {
1355:USB/core/usb_core.c ****     dthrctl.d32 = 0;
1356:USB/core/usb_core.c ****     dthrctl.b.non_iso_thr_en = 1;
1357:USB/core/usb_core.c ****     dthrctl.b.iso_thr_en = 1;
1358:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
ARM GAS  /tmp/ccePzV9F.s 			page 43


1360:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
1361:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
1362:USB/core/usb_core.c ****   }
1363:USB/core/usb_core.c ****   USB_OTG_EnableDevInt(pdev);
1364:USB/core/usb_core.c ****   return status;
1365:USB/core/usb_core.c **** }
1366:USB/core/usb_core.c **** 
1367:USB/core/usb_core.c **** 
1368:USB/core/usb_core.c **** /**
1369:USB/core/usb_core.c **** * @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
1370:USB/core/usb_core.c **** * @param  pdev : Selected device
1371:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1372:USB/core/usb_core.c **** */
1373:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
1374:USB/core/usb_core.c **** {
 1028              		.loc 1 1374 0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              	.LVL112:
 1033 0000 38B5     		push	{r3, r4, r5, lr}
 1034              	.LCFI19:
 1035              		.cfi_def_cfa_offset 16
 1036              		.cfi_offset 3, -16
 1037              		.cfi_offset 4, -12
 1038              		.cfi_offset 5, -8
 1039              		.cfi_offset 14, -4
 1040 0002 0546     		mov	r5, r0
 1041              	.LVL113:
1375:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1376:USB/core/usb_core.c ****   USB_OTG_GINTMSK_TypeDef  intmsk;
1377:USB/core/usb_core.c ****   
1378:USB/core/usb_core.c ****   intmsk.d32 = 0;
 1042              		.loc 1 1378 0
 1043 0004 0024     		movs	r4, #0
 1044              	.LVL114:
1379:USB/core/usb_core.c ****   
1380:USB/core/usb_core.c ****   /* Disable all interrupts. */
1381:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 1045              		.loc 1 1381 0
 1046 0006 C368     		ldr	r3, [r0, #12]
 1047              	.LVL115:
 1048 0008 9C61     		str	r4, [r3, #24]
1382:USB/core/usb_core.c ****   /* Clear any pending interrupts */
1383:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 1049              		.loc 1 1383 0
 1050 000a C368     		ldr	r3, [r0, #12]
 1051 000c 6FF08042 		mvn	r2, #1073741824
 1052 0010 5A61     		str	r2, [r3, #20]
1384:USB/core/usb_core.c ****   /* Enable the common interrupts */
1385:USB/core/usb_core.c ****   USB_OTG_EnableCommonInt(pdev);
 1053              		.loc 1 1385 0
 1054 0012 FFF7FEFF 		bl	USB_OTG_EnableCommonInt
 1055              	.LVL116:
1386:USB/core/usb_core.c ****   
1387:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 0)
 1056              		.loc 1 1387 0
ARM GAS  /tmp/ccePzV9F.s 			page 44


 1057 0016 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1058 0018 03B9     		cbnz	r3, .L74
1388:USB/core/usb_core.c ****   {
1389:USB/core/usb_core.c ****     intmsk.b.rxstsqlvl = 1;
 1059              		.loc 1 1389 0
 1060 001a 1024     		movs	r4, #16
 1061              	.LVL117:
 1062              	.L74:
1390:USB/core/usb_core.c ****   }
1391:USB/core/usb_core.c ****   
1392:USB/core/usb_core.c ****   /* Enable interrupts matching to the Device mode ONLY */
1393:USB/core/usb_core.c ****   intmsk.b.usbsuspend = 1;
1394:USB/core/usb_core.c ****   intmsk.b.usbreset   = 1;
1395:USB/core/usb_core.c ****   intmsk.b.enumdone   = 1;
1396:USB/core/usb_core.c ****   intmsk.b.inepintr   = 1;
1397:USB/core/usb_core.c ****   intmsk.b.outepintr  = 1;
1398:USB/core/usb_core.c ****   intmsk.b.sofintr    = 1; 
1399:USB/core/usb_core.c ****   
1400:USB/core/usb_core.c ****   intmsk.b.incomplisoin    = 1; 
1401:USB/core/usb_core.c ****   intmsk.b.incomplisoout    = 1;   
 1063              		.loc 1 1401 0
 1064 001c 44F47014 		orr	r4, r4, #3932160
 1065              	.LVL118:
 1066 0020 44F46054 		orr	r4, r4, #14336
 1067              	.LVL119:
 1068 0024 44F00804 		orr	r4, r4, #8
 1069              	.LVL120:
1402:USB/core/usb_core.c **** #ifdef VBUS_SENSING_ENABLED
1403:USB/core/usb_core.c ****   intmsk.b.sessreqintr    = 1; 
1404:USB/core/usb_core.c ****   intmsk.b.otgintr    = 1;    
1405:USB/core/usb_core.c **** #endif  
1406:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 1070              		.loc 1 1406 0
 1071 0028 EA68     		ldr	r2, [r5, #12]
 1072 002a 9369     		ldr	r3, [r2, #24]
 1073              	.LVL121:
 1074 002c 23EA0403 		bic	r3, r3, r4
 1075 0030 1C43     		orrs	r4, r4, r3
 1076              	.LVL122:
 1077 0032 9461     		str	r4, [r2, #24]
1407:USB/core/usb_core.c ****   return status;
1408:USB/core/usb_core.c **** }
 1078              		.loc 1 1408 0
 1079 0034 0020     		movs	r0, #0
 1080 0036 38BD     		pop	{r3, r4, r5, pc}
 1081              		.cfi_endproc
 1082              	.LFE142:
 1084              		.section	.text.USB_OTG_CoreInitDev,"ax",%progbits
 1085              		.align	1
 1086              		.global	USB_OTG_CoreInitDev
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1090              		.fpu fpv4-sp-d16
 1092              	USB_OTG_CoreInitDev:
 1093              	.LFB141:
1195:USB/core/usb_core.c ****   USB_OTG_STS             status       = USB_OTG_OK;
ARM GAS  /tmp/ccePzV9F.s 			page 45


 1094              		.loc 1 1195 0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098              	.LVL123:
 1099 0000 70B5     		push	{r4, r5, r6, lr}
 1100              	.LCFI20:
 1101              		.cfi_def_cfa_offset 16
 1102              		.cfi_offset 4, -16
 1103              		.cfi_offset 5, -12
 1104              		.cfi_offset 6, -8
 1105              		.cfi_offset 14, -4
 1106 0002 0446     		mov	r4, r0
 1107              	.LVL124:
1207:USB/core/usb_core.c ****   txfifosize.d32 = 0;
 1108              		.loc 1 1207 0
 1109 0004 0025     		movs	r5, #0
 1110              	.LVL125:
1212:USB/core/usb_core.c ****   /* Device configuration register */
 1111              		.loc 1 1212 0
 1112 0006 D0F80C31 		ldr	r3, [r0, #268]
 1113              	.LVL126:
 1114 000a 1D60     		str	r5, [r3]
1214:USB/core/usb_core.c ****   dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 1115              		.loc 1 1214 0
 1116 000c 0269     		ldr	r2, [r0, #16]
 1117 000e 1368     		ldr	r3, [r2]
1215:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 1118              		.loc 1 1215 0
 1119 0010 65F3CC23 		bfi	r3, r5, #11, #2
 1120              	.LVL127:
1216:USB/core/usb_core.c ****   
 1121              		.loc 1 1216 0
 1122 0014 1360     		str	r3, [r2]
1219:USB/core/usb_core.c ****   {  
 1123              		.loc 1 1219 0
 1124 0016 C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 1125              	.LVL128:
 1126 0018 012B     		cmp	r3, #1
 1127 001a 12D0     		beq	.L88
 1128              	.LVL129:
 1129              	.L77:
1306:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 1130              		.loc 1 1306 0
 1131 001c 1021     		movs	r1, #16
 1132 001e 2046     		mov	r0, r4
 1133 0020 FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 1134              	.LVL130:
1307:USB/core/usb_core.c ****   /* Clear all pending Device Interrupts */
 1135              		.loc 1 1307 0
 1136 0024 2046     		mov	r0, r4
 1137 0026 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 1138              	.LVL131:
1309:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 1139              		.loc 1 1309 0
 1140 002a 2369     		ldr	r3, [r4, #16]
 1141 002c 0022     		movs	r2, #0
ARM GAS  /tmp/ccePzV9F.s 			page 46


 1142 002e 1A61     		str	r2, [r3, #16]
1310:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 1143              		.loc 1 1310 0
 1144 0030 2369     		ldr	r3, [r4, #16]
 1145 0032 5A61     		str	r2, [r3, #20]
1311:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 1146              		.loc 1 1311 0
 1147 0034 2369     		ldr	r3, [r4, #16]
 1148 0036 4FF0FF31 		mov	r1, #-1
 1149 003a 9961     		str	r1, [r3, #24]
1312:USB/core/usb_core.c ****   
 1150              		.loc 1 1312 0
 1151 003c 2369     		ldr	r3, [r4, #16]
 1152 003e DA61     		str	r2, [r3, #28]
 1153              	.LVL132:
1314:USB/core/usb_core.c ****   {
 1154              		.loc 1 1314 0
 1155 0040 36E0     		b	.L78
 1156              	.LVL133:
 1157              	.L88:
 1158 0042 2E46     		mov	r6, r5
1223:USB/core/usb_core.c ****     
 1159              		.loc 1 1223 0
 1160 0044 0321     		movs	r1, #3
 1161 0046 FFF7FEFF 		bl	USB_OTG_InitDevSpeed
 1162              	.LVL134:
1226:USB/core/usb_core.c ****     
 1163              		.loc 1 1226 0
 1164 004a E268     		ldr	r2, [r4, #12]
 1165 004c 8023     		movs	r3, #128
 1166 004e 5362     		str	r3, [r2, #36]
1229:USB/core/usb_core.c ****     nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 1167              		.loc 1 1229 0
 1168 0050 2022     		movs	r2, #32
 1169 0052 62F31F45 		bfi	r5, r2, #16, #16
1230:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 1170              		.loc 1 1230 0
 1171 0056 63F30F05 		bfi	r5, r3, #0, #16
1231:USB/core/usb_core.c ****     
 1172              		.loc 1 1231 0
 1173 005a E168     		ldr	r1, [r4, #12]
 1174 005c 8D62     		str	r5, [r1, #40]
1235:USB/core/usb_core.c ****     txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 1175              		.loc 1 1235 0
 1176 005e A021     		movs	r1, #160
 1177 0060 61F30F06 		bfi	r6, r1, #0, #16
 1178              	.LVL135:
1236:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 1179              		.loc 1 1236 0
 1180 0064 63F31F46 		bfi	r6, r3, #16, #16
1237:USB/core/usb_core.c ****     
 1181              		.loc 1 1237 0
 1182 0068 E368     		ldr	r3, [r4, #12]
 1183 006a C3F80461 		str	r6, [r3, #260]
1241:USB/core/usb_core.c ****     txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 1184              		.loc 1 1241 0
 1185 006e 4FF49073 		mov	r3, #288
ARM GAS  /tmp/ccePzV9F.s 			page 47


 1186 0072 63F30F06 		bfi	r6, r3, #0, #16
1242:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 1187              		.loc 1 1242 0
 1188 0076 62F31F46 		bfi	r6, r2, #16, #16
1243:USB/core/usb_core.c ****     
 1189              		.loc 1 1243 0
 1190 007a E368     		ldr	r3, [r4, #12]
 1191 007c C3F80861 		str	r6, [r3, #264]
1247:USB/core/usb_core.c ****     txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 1192              		.loc 1 1247 0
 1193 0080 4FF4A073 		mov	r3, #320
 1194 0084 63F30F06 		bfi	r6, r3, #0, #16
1248:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 1195              		.loc 1 1248 0
 1196 0088 6FF31F46 		bfc	r6, #16, #16
1249:USB/core/usb_core.c ****   }
 1197              		.loc 1 1249 0
 1198 008c E368     		ldr	r3, [r4, #12]
 1199 008e C3F80C61 		str	r6, [r3, #268]
 1200 0092 C3E7     		b	.L77
 1201              	.LVL136:
 1202              	.L90:
1321:USB/core/usb_core.c ****     }
 1203              		.loc 1 1321 0
 1204 0094 4FF09041 		mov	r1, #1207959552
 1205              	.LVL137:
 1206              	.L80:
1327:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 1207              		.loc 1 1327 0 discriminator 2
 1208 0098 131D     		adds	r3, r2, #4
 1209 009a 04EB8303 		add	r3, r4, r3, lsl #2
 1210 009e 9868     		ldr	r0, [r3, #8]
 1211              	.LVL138:
 1212 00a0 0160     		str	r1, [r0]
1328:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 1213              		.loc 1 1328 0 discriminator 2
 1214 00a2 9968     		ldr	r1, [r3, #8]
 1215              	.LVL139:
 1216 00a4 0020     		movs	r0, #0
 1217 00a6 0861     		str	r0, [r1, #16]
1329:USB/core/usb_core.c ****   }
 1218              		.loc 1 1329 0 discriminator 2
 1219 00a8 9B68     		ldr	r3, [r3, #8]
 1220 00aa FF21     		movs	r1, #255
 1221 00ac 9960     		str	r1, [r3, #8]
1314:USB/core/usb_core.c ****   {
 1222              		.loc 1 1314 0 discriminator 2
 1223 00ae 0132     		adds	r2, r2, #1
 1224              	.LVL140:
 1225              	.L78:
1314:USB/core/usb_core.c ****   {
 1226              		.loc 1 1314 0 is_stmt 0 discriminator 1
 1227 00b0 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 1228 00b2 9A42     		cmp	r2, r3
 1229 00b4 08D2     		bcs	.L89
1316:USB/core/usb_core.c ****     if (depctl.b.epena)
 1230              		.loc 1 1316 0 is_stmt 1
ARM GAS  /tmp/ccePzV9F.s 			page 48


 1231 00b6 131D     		adds	r3, r2, #4
 1232 00b8 04EB8303 		add	r3, r4, r3, lsl #2
 1233 00bc 9B68     		ldr	r3, [r3, #8]
 1234 00be 1B68     		ldr	r3, [r3]
1317:USB/core/usb_core.c ****     {
 1235              		.loc 1 1317 0
 1236 00c0 002B     		cmp	r3, #0
 1237 00c2 E7DB     		blt	.L90
1325:USB/core/usb_core.c ****     }
 1238              		.loc 1 1325 0
 1239 00c4 0021     		movs	r1, #0
 1240 00c6 E7E7     		b	.L80
 1241              	.L89:
 1242 00c8 0022     		movs	r2, #0
 1243              	.LVL141:
 1244 00ca 0EE0     		b	.L82
 1245              	.LVL142:
 1246              	.L92:
 1247              	.LBB3:
1339:USB/core/usb_core.c ****     }
 1248              		.loc 1 1339 0
 1249 00cc 4FF09041 		mov	r1, #1207959552
 1250              	.LVL143:
 1251              	.L84:
1345:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 1252              		.loc 1 1345 0 discriminator 2
 1253 00d0 02F11403 		add	r3, r2, #20
 1254 00d4 04EB8303 		add	r3, r4, r3, lsl #2
 1255 00d8 5868     		ldr	r0, [r3, #4]
 1256              	.LVL144:
 1257 00da 0160     		str	r1, [r0]
1346:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 1258              		.loc 1 1346 0 discriminator 2
 1259 00dc 5968     		ldr	r1, [r3, #4]
 1260              	.LVL145:
 1261 00de 0020     		movs	r0, #0
 1262 00e0 0861     		str	r0, [r1, #16]
1347:USB/core/usb_core.c ****   }
 1263              		.loc 1 1347 0 discriminator 2
 1264 00e2 5B68     		ldr	r3, [r3, #4]
 1265 00e4 FF21     		movs	r1, #255
 1266 00e6 9960     		str	r1, [r3, #8]
 1267              	.LBE3:
1331:USB/core/usb_core.c ****   {
 1268              		.loc 1 1331 0 discriminator 2
 1269 00e8 0132     		adds	r2, r2, #1
 1270              	.LVL146:
 1271              	.L82:
1331:USB/core/usb_core.c ****   {
 1272              		.loc 1 1331 0 is_stmt 0 discriminator 1
 1273 00ea 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 1274 00ec 9A42     		cmp	r2, r3
 1275 00ee 09D2     		bcs	.L91
 1276              	.LBB4:
1334:USB/core/usb_core.c ****     if (depctl.b.epena)
 1277              		.loc 1 1334 0 is_stmt 1
 1278 00f0 02F11403 		add	r3, r2, #20
ARM GAS  /tmp/ccePzV9F.s 			page 49


 1279 00f4 04EB8303 		add	r3, r4, r3, lsl #2
 1280 00f8 5B68     		ldr	r3, [r3, #4]
 1281 00fa 1B68     		ldr	r3, [r3]
1335:USB/core/usb_core.c ****     {
 1282              		.loc 1 1335 0
 1283 00fc 002B     		cmp	r3, #0
 1284 00fe E5DB     		blt	.L92
1343:USB/core/usb_core.c ****     }
 1285              		.loc 1 1343 0
 1286 0100 0021     		movs	r1, #0
 1287 0102 E5E7     		b	.L84
 1288              	.L91:
 1289              	.LBE4:
1351:USB/core/usb_core.c ****   
 1290              		.loc 1 1351 0
 1291 0104 2269     		ldr	r2, [r4, #16]
 1292              	.LVL147:
 1293 0106 1369     		ldr	r3, [r2, #16]
 1294 0108 43F48073 		orr	r3, r3, #256
 1295 010c 1361     		str	r3, [r2, #16]
1353:USB/core/usb_core.c ****   {
 1296              		.loc 1 1353 0
 1297 010e E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 1298 0110 012B     		cmp	r3, #1
 1299 0112 04D0     		beq	.L93
 1300              	.LVL148:
 1301              	.L86:
1363:USB/core/usb_core.c ****   return status;
 1302              		.loc 1 1363 0
 1303 0114 2046     		mov	r0, r4
 1304 0116 FFF7FEFF 		bl	USB_OTG_EnableDevInt
 1305              	.LVL149:
1365:USB/core/usb_core.c **** 
 1306              		.loc 1 1365 0
 1307 011a 0020     		movs	r0, #0
 1308 011c 70BD     		pop	{r4, r5, r6, pc}
 1309              	.LVL150:
 1310              	.L93:
1357:USB/core/usb_core.c ****     dthrctl.b.tx_thr_len = 64;
 1311              		.loc 1 1357 0
 1312 011e 0323     		movs	r3, #3
1358:USB/core/usb_core.c ****     dthrctl.b.rx_thr_en = 1;
 1313              		.loc 1 1358 0
 1314 0120 4022     		movs	r2, #64
 1315 0122 62F38A03 		bfi	r3, r2, #2, #9
 1316              	.LVL151:
1359:USB/core/usb_core.c ****     dthrctl.b.rx_thr_len = 64;
 1317              		.loc 1 1359 0
 1318 0126 43F48033 		orr	r3, r3, #65536
 1319              	.LVL152:
1360:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 1320              		.loc 1 1360 0
 1321 012a 62F35943 		bfi	r3, r2, #17, #9
 1322              	.LVL153:
1361:USB/core/usb_core.c ****   }
 1323              		.loc 1 1361 0
 1324 012e 2269     		ldr	r2, [r4, #16]
ARM GAS  /tmp/ccePzV9F.s 			page 50


 1325 0130 1363     		str	r3, [r2, #48]
 1326 0132 EFE7     		b	.L86
 1327              		.cfi_endproc
 1328              	.LFE141:
 1330              		.section	.text.USB_OTG_GetDeviceSpeed,"ax",%progbits
 1331              		.align	1
 1332              		.global	USB_OTG_GetDeviceSpeed
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1336              		.fpu fpv4-sp-d16
 1338              	USB_OTG_GetDeviceSpeed:
 1339              	.LFB143:
1409:USB/core/usb_core.c **** 
1410:USB/core/usb_core.c **** 
1411:USB/core/usb_core.c **** /**
1412:USB/core/usb_core.c **** * @brief  USB_OTG_GetDeviceSpeed
1413:USB/core/usb_core.c **** *         Get the device speed from the device status register
1414:USB/core/usb_core.c **** * @param  None
1415:USB/core/usb_core.c **** * @retval status
1416:USB/core/usb_core.c **** */
1417:USB/core/usb_core.c **** enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
1418:USB/core/usb_core.c **** {
 1340              		.loc 1 1418 0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 1345              	.LVL154:
1419:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef  dsts;
1420:USB/core/usb_core.c ****   enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
1421:USB/core/usb_core.c ****   
1422:USB/core/usb_core.c ****   
1423:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 1346              		.loc 1 1423 0
 1347 0000 0369     		ldr	r3, [r0, #16]
 1348 0002 9B68     		ldr	r3, [r3, #8]
1424:USB/core/usb_core.c ****   
1425:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1349              		.loc 1 1425 0
 1350 0004 C3F34103 		ubfx	r3, r3, #1, #2
 1351 0008 022B     		cmp	r3, #2
 1352 000a 04D0     		beq	.L96
 1353 000c 05D8     		bhi	.L98
 1354 000e 012B     		cmp	r3, #1
 1355 0010 03D0     		beq	.L98
1426:USB/core/usb_core.c ****   {
1427:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1428:USB/core/usb_core.c ****     speed = USB_SPEED_HIGH;
 1356              		.loc 1 1428 0
 1357 0012 0320     		movs	r0, #3
 1358              	.LVL155:
 1359 0014 7047     		bx	lr
 1360              	.LVL156:
 1361              	.L96:
1429:USB/core/usb_core.c ****     break;
1430:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
ARM GAS  /tmp/ccePzV9F.s 			page 51


1431:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1432:USB/core/usb_core.c ****     speed = USB_SPEED_FULL;
1433:USB/core/usb_core.c ****     break;
1434:USB/core/usb_core.c ****     
1435:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1436:USB/core/usb_core.c ****     speed = USB_SPEED_LOW;
 1362              		.loc 1 1436 0
 1363 0016 0120     		movs	r0, #1
 1364              	.LVL157:
1437:USB/core/usb_core.c ****     break;
 1365              		.loc 1 1437 0
 1366 0018 7047     		bx	lr
 1367              	.LVL158:
 1368              	.L98:
1432:USB/core/usb_core.c ****     break;
 1369              		.loc 1 1432 0
 1370 001a 0220     		movs	r0, #2
 1371              	.LVL159:
1438:USB/core/usb_core.c ****   }
1439:USB/core/usb_core.c ****   
1440:USB/core/usb_core.c ****   return speed;
1441:USB/core/usb_core.c **** }
 1372              		.loc 1 1441 0
 1373 001c 7047     		bx	lr
 1374              		.cfi_endproc
 1375              	.LFE143:
 1377              		.section	.text.USB_OTG_EP0Activate,"ax",%progbits
 1378              		.align	1
 1379              		.global	USB_OTG_EP0Activate
 1380              		.syntax unified
 1381              		.thumb
 1382              		.thumb_func
 1383              		.fpu fpv4-sp-d16
 1385              	USB_OTG_EP0Activate:
 1386              	.LFB144:
1442:USB/core/usb_core.c **** /**
1443:USB/core/usb_core.c **** * @brief  enables EP0 OUT to receive SETUP packets and configures EP0
1444:USB/core/usb_core.c **** *   for transmitting packets
1445:USB/core/usb_core.c **** * @param  None
1446:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1447:USB/core/usb_core.c **** */
1448:USB/core/usb_core.c **** USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
1449:USB/core/usb_core.c **** {
 1387              		.loc 1 1449 0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 1392              	.LVL160:
1450:USB/core/usb_core.c ****   USB_OTG_STS             status = USB_OTG_OK;
1451:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef    dsts;
1452:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  diepctl;
1453:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef    dctl;
1454:USB/core/usb_core.c ****   
1455:USB/core/usb_core.c ****   dctl.d32 = 0;
1456:USB/core/usb_core.c ****   /* Read the Device Status and Endpoint 0 Control registers */
1457:USB/core/usb_core.c ****   dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
ARM GAS  /tmp/ccePzV9F.s 			page 52


 1393              		.loc 1 1457 0
 1394 0000 0369     		ldr	r3, [r0, #16]
 1395 0002 9B68     		ldr	r3, [r3, #8]
1458:USB/core/usb_core.c ****   diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 1396              		.loc 1 1458 0
 1397 0004 8269     		ldr	r2, [r0, #24]
 1398 0006 1168     		ldr	r1, [r2]
 1399              	.LVL161:
1459:USB/core/usb_core.c ****   /* Set the MPS of the IN EP based on the enumeration speed */
1460:USB/core/usb_core.c ****   switch (dsts.b.enumspd)
 1400              		.loc 1 1460 0
 1401 0008 C3F34103 		ubfx	r3, r3, #1, #2
 1402 000c 022B     		cmp	r3, #2
 1403 000e 0AD1     		bne	.L103
1461:USB/core/usb_core.c ****   {
1462:USB/core/usb_core.c ****   case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
1463:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
1464:USB/core/usb_core.c ****   case DSTS_ENUMSPD_FS_PHY_48MHZ:
1465:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_64;
1466:USB/core/usb_core.c ****     break;
1467:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
1468:USB/core/usb_core.c ****     diepctl.b.mps = DEP0CTL_MPS_8;
 1404              		.loc 1 1468 0
 1405 0010 0323     		movs	r3, #3
 1406 0012 63F30A01 		bfi	r1, r3, #0, #11
 1407              	.L102:
1469:USB/core/usb_core.c ****     break;
1470:USB/core/usb_core.c ****   }
1471:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 1408              		.loc 1 1471 0
 1409 0016 1160     		str	r1, [r2]
1472:USB/core/usb_core.c ****   dctl.b.cgnpinnak = 1;
1473:USB/core/usb_core.c ****   USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 1410              		.loc 1 1473 0
 1411 0018 0269     		ldr	r2, [r0, #16]
 1412 001a 5368     		ldr	r3, [r2, #4]
 1413 001c 43F48073 		orr	r3, r3, #256
 1414 0020 5360     		str	r3, [r2, #4]
1474:USB/core/usb_core.c ****   return status;
1475:USB/core/usb_core.c **** }
 1415              		.loc 1 1475 0
 1416 0022 0020     		movs	r0, #0
 1417              	.LVL162:
 1418 0024 7047     		bx	lr
 1419              	.LVL163:
 1420              	.L103:
1465:USB/core/usb_core.c ****     break;
 1421              		.loc 1 1465 0
 1422 0026 6FF30A01 		bfc	r1, #0, #11
1466:USB/core/usb_core.c ****   case DSTS_ENUMSPD_LS_PHY_6MHZ:
 1423              		.loc 1 1466 0
 1424 002a F4E7     		b	.L102
 1425              		.cfi_endproc
 1426              	.LFE144:
 1428              		.section	.text.USB_OTG_EPActivate,"ax",%progbits
 1429              		.align	1
 1430              		.global	USB_OTG_EPActivate
ARM GAS  /tmp/ccePzV9F.s 			page 53


 1431              		.syntax unified
 1432              		.thumb
 1433              		.thumb_func
 1434              		.fpu fpv4-sp-d16
 1436              	USB_OTG_EPActivate:
 1437              	.LFB145:
1476:USB/core/usb_core.c **** 
1477:USB/core/usb_core.c **** 
1478:USB/core/usb_core.c **** /**
1479:USB/core/usb_core.c **** * @brief  USB_OTG_EPActivate : Activates an EP
1480:USB/core/usb_core.c **** * @param  pdev : Selected device
1481:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1482:USB/core/usb_core.c **** */
1483:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1484:USB/core/usb_core.c **** {
 1438              		.loc 1 1484 0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              		@ link register save eliminated.
 1443              	.LVL164:
 1444 0000 30B4     		push	{r4, r5}
 1445              	.LCFI21:
 1446              		.cfi_def_cfa_offset 8
 1447              		.cfi_offset 4, -8
 1448              		.cfi_offset 5, -4
 1449              	.LVL165:
1485:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1486:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1487:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
1488:USB/core/usb_core.c ****   __IO uint32_t *addr;
1489:USB/core/usb_core.c ****   
1490:USB/core/usb_core.c ****   
1491:USB/core/usb_core.c ****   depctl.d32 = 0;
1492:USB/core/usb_core.c ****   daintmsk.d32 = 0;
 1450              		.loc 1 1492 0
 1451 0002 0024     		movs	r4, #0
 1452              	.LVL166:
1493:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1494:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1453              		.loc 1 1494 0
 1454 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1455 0006 012B     		cmp	r3, #1
 1456 0008 22D0     		beq	.L109
1495:USB/core/usb_core.c ****   {
1496:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1497:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1498:USB/core/usb_core.c ****   }
1499:USB/core/usb_core.c ****   else
1500:USB/core/usb_core.c ****   {
1501:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1457              		.loc 1 1501 0
 1458 000a 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 1459 000c 05F11402 		add	r2, r5, #20
 1460 0010 00EB8202 		add	r2, r0, r2, lsl #2
 1461 0014 5268     		ldr	r2, [r2, #4]
 1462              	.LVL167:
ARM GAS  /tmp/ccePzV9F.s 			page 54


1502:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
 1463              		.loc 1 1502 0
 1464 0016 0123     		movs	r3, #1
 1465 0018 AB40     		lsls	r3, r3, r5
 1466 001a 63F31F44 		bfi	r4, r3, #16, #16
 1467              	.LVL168:
 1468              	.L106:
1503:USB/core/usb_core.c ****   }
1504:USB/core/usb_core.c ****   /* If the EP is already active don't change the EP Control
1505:USB/core/usb_core.c ****   * register. */
1506:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(addr);
 1469              		.loc 1 1506 0
 1470 001e 1368     		ldr	r3, [r2]
 1471              	.LVL169:
1507:USB/core/usb_core.c ****   if (!depctl.b.usbactep)
 1472              		.loc 1 1507 0
 1473 0020 13F4004F 		tst	r3, #32768
 1474 0024 0DD1     		bne	.L107
1508:USB/core/usb_core.c ****   {
1509:USB/core/usb_core.c ****     depctl.b.mps    = ep->maxpacket;
 1475              		.loc 1 1509 0
 1476 0026 8D68     		ldr	r5, [r1, #8]
 1477 0028 65F30A03 		bfi	r3, r5, #0, #11
1510:USB/core/usb_core.c ****     depctl.b.eptype = ep->type;
 1478              		.loc 1 1510 0
 1479 002c CD78     		ldrb	r5, [r1, #3]	@ zero_extendqisi2
 1480 002e 65F39343 		bfi	r3, r5, #18, #2
1511:USB/core/usb_core.c ****     depctl.b.txfnum = ep->tx_fifo_num;
 1481              		.loc 1 1511 0
 1482 0032 8979     		ldrb	r1, [r1, #6]	@ zero_extendqisi2
 1483              	.LVL170:
 1484 0034 61F39953 		bfi	r3, r1, #22, #4
1512:USB/core/usb_core.c ****     depctl.b.setd0pid = 1;
1513:USB/core/usb_core.c ****     depctl.b.usbactep = 1;
 1485              		.loc 1 1513 0
 1486 0038 43F08053 		orr	r3, r3, #268435456
 1487              	.LVL171:
 1488 003c 43F40043 		orr	r3, r3, #32768
 1489              	.LVL172:
1514:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(addr, depctl.d32);
 1490              		.loc 1 1514 0
 1491 0040 1360     		str	r3, [r2]
 1492              	.L107:
1515:USB/core/usb_core.c ****   }
1516:USB/core/usb_core.c ****   /* Enable the Interrupt for this EP */
1517:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1518:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1519:USB/core/usb_core.c ****   {
1520:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
1521:USB/core/usb_core.c ****   }
1522:USB/core/usb_core.c ****   else
1523:USB/core/usb_core.c **** #endif   
1524:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 1493              		.loc 1 1524 0
 1494 0042 0269     		ldr	r2, [r0, #16]
 1495              	.LVL173:
 1496 0044 D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/ccePzV9F.s 			page 55


 1497              	.LVL174:
 1498 0046 2343     		orrs	r3, r3, r4
 1499 0048 D361     		str	r3, [r2, #28]
1525:USB/core/usb_core.c ****   return status;
1526:USB/core/usb_core.c **** }
 1500              		.loc 1 1526 0
 1501 004a 0020     		movs	r0, #0
 1502              	.LVL175:
 1503 004c 30BC     		pop	{r4, r5}
 1504              	.LCFI22:
 1505              		.cfi_remember_state
 1506              		.cfi_restore 5
 1507              		.cfi_restore 4
 1508              		.cfi_def_cfa_offset 0
 1509              	.LVL176:
 1510 004e 7047     		bx	lr
 1511              	.LVL177:
 1512              	.L109:
 1513              	.LCFI23:
 1514              		.cfi_restore_state
1496:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1515              		.loc 1 1496 0
 1516 0050 0D78     		ldrb	r5, [r1]	@ zero_extendqisi2
 1517 0052 2A1D     		adds	r2, r5, #4
 1518 0054 00EB8202 		add	r2, r0, r2, lsl #2
 1519 0058 9268     		ldr	r2, [r2, #8]
 1520              	.LVL178:
1497:USB/core/usb_core.c ****   }
 1521              		.loc 1 1497 0
 1522 005a AB40     		lsls	r3, r3, r5
 1523 005c 63F30F04 		bfi	r4, r3, #0, #16
 1524              	.LVL179:
 1525 0060 DDE7     		b	.L106
 1526              		.cfi_endproc
 1527              	.LFE145:
 1529              		.section	.text.USB_OTG_EPDeactivate,"ax",%progbits
 1530              		.align	1
 1531              		.global	USB_OTG_EPDeactivate
 1532              		.syntax unified
 1533              		.thumb
 1534              		.thumb_func
 1535              		.fpu fpv4-sp-d16
 1537              	USB_OTG_EPDeactivate:
 1538              	.LFB146:
1527:USB/core/usb_core.c **** 
1528:USB/core/usb_core.c **** 
1529:USB/core/usb_core.c **** /**
1530:USB/core/usb_core.c **** * @brief  USB_OTG_EPDeactivate : Deactivates an EP
1531:USB/core/usb_core.c **** * @param  pdev : Selected device
1532:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1533:USB/core/usb_core.c **** */
1534:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1535:USB/core/usb_core.c **** {
 1539              		.loc 1 1535 0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 0
 1542              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccePzV9F.s 			page 56


 1543              		@ link register save eliminated.
 1544              	.LVL180:
 1545 0000 70B4     		push	{r4, r5, r6}
 1546              	.LCFI24:
 1547              		.cfi_def_cfa_offset 12
 1548              		.cfi_offset 4, -12
 1549              		.cfi_offset 5, -8
 1550              		.cfi_offset 6, -4
 1551              	.LVL181:
1536:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1537:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1538:USB/core/usb_core.c ****   USB_OTG_DAINT_TypeDef  daintmsk;
1539:USB/core/usb_core.c ****   __IO uint32_t *addr;
1540:USB/core/usb_core.c ****   
1541:USB/core/usb_core.c ****   depctl.d32 = 0;
 1552              		.loc 1 1541 0
 1553 0002 0022     		movs	r2, #0
 1554              	.LVL182:
1542:USB/core/usb_core.c ****   daintmsk.d32 = 0;  
 1555              		.loc 1 1542 0
 1556 0004 1546     		mov	r5, r2
 1557              	.LVL183:
1543:USB/core/usb_core.c ****   /* Read DEPCTLn register */
1544:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1558              		.loc 1 1544 0
 1559 0006 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1560 0008 012B     		cmp	r3, #1
 1561 000a 14D0     		beq	.L114
1545:USB/core/usb_core.c ****   {
1546:USB/core/usb_core.c ****     addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
1547:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
1548:USB/core/usb_core.c ****   }
1549:USB/core/usb_core.c ****   else
1550:USB/core/usb_core.c ****   {
1551:USB/core/usb_core.c ****     addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 1562              		.loc 1 1551 0
 1563 000c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1564 000e 03F11404 		add	r4, r3, #20
 1565 0012 00EB8404 		add	r4, r0, r4, lsl #2
 1566 0016 6468     		ldr	r4, [r4, #4]
 1567              	.LVL184:
1552:USB/core/usb_core.c ****     daintmsk.ep.out = 1 << ep->num;
 1568              		.loc 1 1552 0
 1569 0018 0121     		movs	r1, #1
 1570              	.LVL185:
 1571 001a 9940     		lsls	r1, r1, r3
 1572 001c 61F31F45 		bfi	r5, r1, #16, #16
 1573              	.LVL186:
 1574              	.L112:
1553:USB/core/usb_core.c ****   }
1554:USB/core/usb_core.c ****   depctl.b.usbactep = 0;
 1575              		.loc 1 1554 0
 1576 0020 6FF3CF32 		bfc	r2, #15, #1
1555:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(addr, depctl.d32);
 1577              		.loc 1 1555 0
 1578 0024 2260     		str	r2, [r4]
1556:USB/core/usb_core.c ****   /* Disable the Interrupt for this EP */
ARM GAS  /tmp/ccePzV9F.s 			page 57


1557:USB/core/usb_core.c ****   
1558:USB/core/usb_core.c **** #ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED
1559:USB/core/usb_core.c ****   if((ep->num == 1)&&(pdev->cfg.coreID == USB_OTG_HS_CORE_ID))
1560:USB/core/usb_core.c ****   {
1561:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
1562:USB/core/usb_core.c ****   }
1563:USB/core/usb_core.c ****   else
1564:USB/core/usb_core.c **** #endif    
1565:USB/core/usb_core.c ****     USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 1579              		.loc 1 1565 0
 1580 0026 0269     		ldr	r2, [r0, #16]
 1581              	.LVL187:
 1582 0028 D369     		ldr	r3, [r2, #28]
 1583 002a 23EA0503 		bic	r3, r3, r5
 1584 002e D361     		str	r3, [r2, #28]
1566:USB/core/usb_core.c ****   return status;
1567:USB/core/usb_core.c **** }
 1585              		.loc 1 1567 0
 1586 0030 0020     		movs	r0, #0
 1587              	.LVL188:
 1588 0032 70BC     		pop	{r4, r5, r6}
 1589              	.LCFI25:
 1590              		.cfi_remember_state
 1591              		.cfi_restore 6
 1592              		.cfi_restore 5
 1593              		.cfi_restore 4
 1594              		.cfi_def_cfa_offset 0
 1595              	.LVL189:
 1596 0034 7047     		bx	lr
 1597              	.LVL190:
 1598              	.L114:
 1599              	.LCFI26:
 1600              		.cfi_restore_state
1546:USB/core/usb_core.c ****     daintmsk.ep.in = 1 << ep->num;
 1601              		.loc 1 1546 0
 1602 0036 0E78     		ldrb	r6, [r1]	@ zero_extendqisi2
 1603 0038 311D     		adds	r1, r6, #4
 1604              	.LVL191:
 1605 003a 00EB8101 		add	r1, r0, r1, lsl #2
 1606 003e 8C68     		ldr	r4, [r1, #8]
 1607              	.LVL192:
1547:USB/core/usb_core.c ****   }
 1608              		.loc 1 1547 0
 1609 0040 B340     		lsls	r3, r3, r6
 1610 0042 63F30F05 		bfi	r5, r3, #0, #16
 1611              	.LVL193:
 1612 0046 EBE7     		b	.L112
 1613              		.cfi_endproc
 1614              	.LFE146:
 1616              		.section	.text.USB_OTG_EPStartXfer,"ax",%progbits
 1617              		.align	1
 1618              		.global	USB_OTG_EPStartXfer
 1619              		.syntax unified
 1620              		.thumb
 1621              		.thumb_func
 1622              		.fpu fpv4-sp-d16
 1624              	USB_OTG_EPStartXfer:
ARM GAS  /tmp/ccePzV9F.s 			page 58


 1625              	.LFB147:
1568:USB/core/usb_core.c **** 
1569:USB/core/usb_core.c **** 
1570:USB/core/usb_core.c **** /**
1571:USB/core/usb_core.c **** * @brief  USB_OTG_EPStartXfer : Handle the setup for data xfer for an EP and 
1572:USB/core/usb_core.c **** *         starts the xfer
1573:USB/core/usb_core.c **** * @param  pdev : Selected device
1574:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1575:USB/core/usb_core.c **** */
1576:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1577:USB/core/usb_core.c **** {
 1626              		.loc 1 1577 0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630              	.LVL194:
 1631 0000 38B5     		push	{r3, r4, r5, lr}
 1632              	.LCFI27:
 1633              		.cfi_def_cfa_offset 16
 1634              		.cfi_offset 3, -16
 1635              		.cfi_offset 4, -12
 1636              		.cfi_offset 5, -8
 1637              		.cfi_offset 14, -4
 1638              	.LVL195:
1578:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1579:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef     depctl;
1580:USB/core/usb_core.c ****   USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
1581:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef       dsts;    
1582:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;  
1583:USB/core/usb_core.c ****   
1584:USB/core/usb_core.c ****   depctl.d32 = 0;
1585:USB/core/usb_core.c ****   deptsiz.d32 = 0;
1586:USB/core/usb_core.c ****   /* IN endpoint */
1587:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1639              		.loc 1 1587 0
 1640 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1641 0004 012B     		cmp	r3, #1
 1642 0006 25D0     		beq	.L130
1588:USB/core/usb_core.c ****   {
1589:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
1590:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
1591:USB/core/usb_core.c ****     /* Zero Length Packet? */
1592:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1593:USB/core/usb_core.c ****     {
1594:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
1595:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1596:USB/core/usb_core.c ****     }
1597:USB/core/usb_core.c ****     else
1598:USB/core/usb_core.c ****     {
1599:USB/core/usb_core.c ****       /* Program the transfer size and packet count
1600:USB/core/usb_core.c ****       * as follows: xfersize = N * maxpacket +
1601:USB/core/usb_core.c ****       * short_packet pktcnt = N + (short_packet
1602:USB/core/usb_core.c ****       * exist ? 1 : 0)
1603:USB/core/usb_core.c ****       */
1604:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->xfer_len;
1605:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
1606:USB/core/usb_core.c ****       
ARM GAS  /tmp/ccePzV9F.s 			page 59


1607:USB/core/usb_core.c ****       if (ep->type == EP_TYPE_ISOC)
1608:USB/core/usb_core.c ****       {
1609:USB/core/usb_core.c ****         deptsiz.b.mc = 1;
1610:USB/core/usb_core.c ****       }       
1611:USB/core/usb_core.c ****     }
1612:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
1613:USB/core/usb_core.c ****     
1614:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1615:USB/core/usb_core.c ****     {
1616:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
1617:USB/core/usb_core.c ****     }
1618:USB/core/usb_core.c ****     else
1619:USB/core/usb_core.c ****     {
1620:USB/core/usb_core.c ****       if (ep->type != EP_TYPE_ISOC)
1621:USB/core/usb_core.c ****       {
1622:USB/core/usb_core.c ****         /* Enable the Tx FIFO Empty Interrupt for this EP */
1623:USB/core/usb_core.c ****         if (ep->xfer_len > 0)
1624:USB/core/usb_core.c ****         {
1625:USB/core/usb_core.c ****           fifoemptymsk = 1 << ep->num;
1626:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1627:USB/core/usb_core.c ****         }
1628:USB/core/usb_core.c ****       }
1629:USB/core/usb_core.c ****     }
1630:USB/core/usb_core.c ****     
1631:USB/core/usb_core.c ****     
1632:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1633:USB/core/usb_core.c ****     {
1634:USB/core/usb_core.c ****       dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
1635:USB/core/usb_core.c ****       
1636:USB/core/usb_core.c ****       if (((dsts.b.soffn)&0x1) == 0)
1637:USB/core/usb_core.c ****       {
1638:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1639:USB/core/usb_core.c ****       }
1640:USB/core/usb_core.c ****       else
1641:USB/core/usb_core.c ****       {
1642:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1643:USB/core/usb_core.c ****       }
1644:USB/core/usb_core.c ****     } 
1645:USB/core/usb_core.c ****     
1646:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1647:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1648:USB/core/usb_core.c ****     depctl.b.epena = 1;
1649:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
1650:USB/core/usb_core.c ****     
1651:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
1652:USB/core/usb_core.c ****     {
1653:USB/core/usb_core.c ****       USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
1654:USB/core/usb_core.c ****     }    
1655:USB/core/usb_core.c ****   }
1656:USB/core/usb_core.c ****   else
1657:USB/core/usb_core.c ****   {
1658:USB/core/usb_core.c ****     /* OUT endpoint */
1659:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 1643              		.loc 1 1659 0
 1644 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1645 000a 1433     		adds	r3, r3, #20
 1646 000c 00EB8303 		add	r3, r0, r3, lsl #2
ARM GAS  /tmp/ccePzV9F.s 			page 60


 1647 0010 5B68     		ldr	r3, [r3, #4]
 1648 0012 1A68     		ldr	r2, [r3]
 1649              	.LVL196:
1660:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 1650              		.loc 1 1660 0
 1651 0014 1C69     		ldr	r4, [r3, #16]
 1652              	.LVL197:
1661:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1662:USB/core/usb_core.c ****     * pktcnt = N
1663:USB/core/usb_core.c ****     * xfersize = N * maxpacket
1664:USB/core/usb_core.c ****     */
1665:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 1653              		.loc 1 1665 0
 1654 0016 4B69     		ldr	r3, [r1, #20]
 1655 0018 002B     		cmp	r3, #0
 1656 001a 74D1     		bne	.L124
1666:USB/core/usb_core.c ****     {
1667:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 1657              		.loc 1 1667 0
 1658 001c 8B68     		ldr	r3, [r1, #8]
 1659 001e 63F31204 		bfi	r4, r3, #0, #19
1668:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 1660              		.loc 1 1668 0
 1661 0022 0123     		movs	r3, #1
 1662 0024 63F3DC44 		bfi	r4, r3, #19, #10
 1663              	.L125:
1669:USB/core/usb_core.c ****     }
1670:USB/core/usb_core.c ****     else
1671:USB/core/usb_core.c ****     {
1672:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
1673:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
1674:USB/core/usb_core.c ****     }
1675:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 1664              		.loc 1 1675 0
 1665 0028 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1666 002a 1433     		adds	r3, r3, #20
 1667 002c 00EB8303 		add	r3, r0, r3, lsl #2
 1668 0030 5B68     		ldr	r3, [r3, #4]
 1669 0032 1C61     		str	r4, [r3, #16]
1676:USB/core/usb_core.c ****     
1677:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 1670              		.loc 1 1677 0
 1671 0034 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1672 0036 012B     		cmp	r3, #1
 1673 0038 73D0     		beq	.L131
 1674              	.L126:
1678:USB/core/usb_core.c ****     {
1679:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1680:USB/core/usb_core.c ****     }
1681:USB/core/usb_core.c ****     
1682:USB/core/usb_core.c ****     if (ep->type == EP_TYPE_ISOC)
 1675              		.loc 1 1682 0
 1676 003a CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 1677 003c 012B     		cmp	r3, #1
 1678 003e 78D0     		beq	.L132
 1679              	.L127:
1683:USB/core/usb_core.c ****     {
ARM GAS  /tmp/ccePzV9F.s 			page 61


1684:USB/core/usb_core.c ****       if (ep->even_odd_frame)
1685:USB/core/usb_core.c ****       {
1686:USB/core/usb_core.c ****         depctl.b.setd1pid = 1;
1687:USB/core/usb_core.c ****       }
1688:USB/core/usb_core.c ****       else
1689:USB/core/usb_core.c ****       {
1690:USB/core/usb_core.c ****         depctl.b.setd0pid = 1;
1691:USB/core/usb_core.c ****       }
1692:USB/core/usb_core.c ****     }
1693:USB/core/usb_core.c ****     /* EP enable */
1694:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1695:USB/core/usb_core.c ****     depctl.b.epena = 1;
 1680              		.loc 1 1695 0
 1681 0040 42F00442 		orr	r2, r2, #-2080374784
 1682              	.LVL198:
1696:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 1683              		.loc 1 1696 0
 1684 0044 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1685 0046 1433     		adds	r3, r3, #20
 1686 0048 00EB8300 		add	r0, r0, r3, lsl #2
 1687              	.LVL199:
 1688 004c 4368     		ldr	r3, [r0, #4]
 1689              	.LVL200:
 1690 004e 1A60     		str	r2, [r3]
 1691              	.LVL201:
 1692              	.L123:
1697:USB/core/usb_core.c ****   }
1698:USB/core/usb_core.c ****   return status;
1699:USB/core/usb_core.c **** }
 1693              		.loc 1 1699 0
 1694 0050 0020     		movs	r0, #0
 1695 0052 38BD     		pop	{r3, r4, r5, pc}
 1696              	.LVL202:
 1697              	.L130:
1589:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 1698              		.loc 1 1589 0
 1699 0054 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1700 0056 0433     		adds	r3, r3, #4
 1701 0058 00EB8303 		add	r3, r0, r3, lsl #2
 1702 005c 9B68     		ldr	r3, [r3, #8]
 1703 005e 1A68     		ldr	r2, [r3]
 1704              	.LVL203:
1590:USB/core/usb_core.c ****     /* Zero Length Packet? */
 1705              		.loc 1 1590 0
 1706 0060 1C69     		ldr	r4, [r3, #16]
 1707              	.LVL204:
1592:USB/core/usb_core.c ****     {
 1708              		.loc 1 1592 0
 1709 0062 4B69     		ldr	r3, [r1, #20]
 1710 0064 D3B9     		cbnz	r3, .L117
1594:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 1711              		.loc 1 1594 0
 1712 0066 6FF31204 		bfc	r4, #0, #19
1595:USB/core/usb_core.c ****     }
 1713              		.loc 1 1595 0
 1714 006a 0123     		movs	r3, #1
 1715 006c 63F3DC44 		bfi	r4, r3, #19, #10
ARM GAS  /tmp/ccePzV9F.s 			page 62


 1716              	.L118:
1612:USB/core/usb_core.c ****     
 1717              		.loc 1 1612 0
 1718 0070 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1719 0072 0433     		adds	r3, r3, #4
 1720 0074 00EB8303 		add	r3, r0, r3, lsl #2
 1721 0078 9B68     		ldr	r3, [r3, #8]
 1722 007a 1C61     		str	r4, [r3, #16]
1614:USB/core/usb_core.c ****     {
 1723              		.loc 1 1614 0
 1724 007c C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1725 007e 012B     		cmp	r3, #1
 1726 0080 1BD0     		beq	.L133
1620:USB/core/usb_core.c ****       {
 1727              		.loc 1 1620 0
 1728 0082 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 1729 0084 012B     		cmp	r3, #1
 1730 0086 1FD0     		beq	.L120
1623:USB/core/usb_core.c ****         {
 1731              		.loc 1 1623 0
 1732 0088 4B69     		ldr	r3, [r1, #20]
 1733 008a EBB1     		cbz	r3, .L120
1625:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 1734              		.loc 1 1625 0
 1735 008c 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 1736              	.LVL205:
 1737 008e 0123     		movs	r3, #1
 1738 0090 A340     		lsls	r3, r3, r4
 1739              	.LVL206:
1626:USB/core/usb_core.c ****         }
 1740              		.loc 1 1626 0
 1741 0092 0469     		ldr	r4, [r0, #16]
 1742 0094 656B     		ldr	r5, [r4, #52]
 1743 0096 2B43     		orrs	r3, r3, r5
 1744              	.LVL207:
 1745 0098 6363     		str	r3, [r4, #52]
 1746              	.LVL208:
 1747 009a 15E0     		b	.L120
 1748              	.LVL209:
 1749              	.L117:
1604:USB/core/usb_core.c ****       deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 1750              		.loc 1 1604 0
 1751 009c 63F31204 		bfi	r4, r3, #0, #19
1605:USB/core/usb_core.c ****       
 1752              		.loc 1 1605 0
 1753 00a0 8D68     		ldr	r5, [r1, #8]
 1754 00a2 2B44     		add	r3, r3, r5
 1755 00a4 013B     		subs	r3, r3, #1
 1756 00a6 B3FBF5F3 		udiv	r3, r3, r5
 1757 00aa 63F3DC44 		bfi	r4, r3, #19, #10
1607:USB/core/usb_core.c ****       {
 1758              		.loc 1 1607 0
 1759 00ae CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 1760 00b0 012B     		cmp	r3, #1
 1761 00b2 DDD1     		bne	.L118
1609:USB/core/usb_core.c ****       }       
 1762              		.loc 1 1609 0
ARM GAS  /tmp/ccePzV9F.s 			page 63


 1763 00b4 63F35E74 		bfi	r4, r3, #29, #2
 1764 00b8 DAE7     		b	.L118
 1765              	.L133:
1616:USB/core/usb_core.c ****     }
 1766              		.loc 1 1616 0
 1767 00ba 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1768 00bc 0433     		adds	r3, r3, #4
 1769 00be 00EB8303 		add	r3, r0, r3, lsl #2
 1770 00c2 9B68     		ldr	r3, [r3, #8]
 1771 00c4 0C69     		ldr	r4, [r1, #16]
 1772              	.LVL210:
 1773 00c6 5C61     		str	r4, [r3, #20]
 1774              	.LVL211:
 1775              	.L120:
1632:USB/core/usb_core.c ****     {
 1776              		.loc 1 1632 0
 1777 00c8 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 1778 00ca 012B     		cmp	r3, #1
 1779 00cc 10D0     		beq	.L134
 1780              	.L121:
1648:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 1781              		.loc 1 1648 0
 1782 00ce 42F00442 		orr	r2, r2, #-2080374784
 1783              	.LVL212:
1649:USB/core/usb_core.c ****     
 1784              		.loc 1 1649 0
 1785 00d2 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1786 00d4 0433     		adds	r3, r3, #4
 1787 00d6 00EB8303 		add	r3, r0, r3, lsl #2
 1788 00da 9B68     		ldr	r3, [r3, #8]
 1789              	.LVL213:
 1790 00dc 1A60     		str	r2, [r3]
1651:USB/core/usb_core.c ****     {
 1791              		.loc 1 1651 0
 1792 00de CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 1793 00e0 012B     		cmp	r3, #1
 1794 00e2 B5D1     		bne	.L123
1653:USB/core/usb_core.c ****     }    
 1795              		.loc 1 1653 0
 1796 00e4 8B8A     		ldrh	r3, [r1, #20]
 1797 00e6 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1798              	.LVL214:
 1799 00e8 C968     		ldr	r1, [r1, #12]
 1800              	.LVL215:
 1801 00ea FFF7FEFF 		bl	USB_OTG_WritePacket
 1802              	.LVL216:
 1803 00ee AFE7     		b	.L123
 1804              	.LVL217:
 1805              	.L134:
1634:USB/core/usb_core.c ****       
 1806              		.loc 1 1634 0
 1807 00f0 0369     		ldr	r3, [r0, #16]
 1808 00f2 9B68     		ldr	r3, [r3, #8]
1636:USB/core/usb_core.c ****       {
 1809              		.loc 1 1636 0
 1810 00f4 13F4807F 		tst	r3, #256
 1811 00f8 02D1     		bne	.L122
ARM GAS  /tmp/ccePzV9F.s 			page 64


1638:USB/core/usb_core.c ****       }
 1812              		.loc 1 1638 0
 1813 00fa 42F00052 		orr	r2, r2, #536870912
 1814              	.LVL218:
 1815 00fe E6E7     		b	.L121
 1816              	.LVL219:
 1817              	.L122:
1642:USB/core/usb_core.c ****       }
 1818              		.loc 1 1642 0
 1819 0100 42F08052 		orr	r2, r2, #268435456
 1820              	.LVL220:
 1821 0104 E3E7     		b	.L121
 1822              	.LVL221:
 1823              	.L124:
1672:USB/core/usb_core.c ****       deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 1824              		.loc 1 1672 0
 1825 0106 8D68     		ldr	r5, [r1, #8]
 1826 0108 2B44     		add	r3, r3, r5
 1827 010a 013B     		subs	r3, r3, #1
 1828 010c B3FBF5F3 		udiv	r3, r3, r5
 1829 0110 C3F30903 		ubfx	r3, r3, #0, #10
 1830 0114 63F3DC44 		bfi	r4, r3, #19, #10
1673:USB/core/usb_core.c ****     }
 1831              		.loc 1 1673 0
 1832 0118 03FB05F3 		mul	r3, r3, r5
 1833 011c 63F31204 		bfi	r4, r3, #0, #19
 1834 0120 82E7     		b	.L125
 1835              	.L131:
1679:USB/core/usb_core.c ****     }
 1836              		.loc 1 1679 0
 1837 0122 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1838 0124 1433     		adds	r3, r3, #20
 1839 0126 00EB8303 		add	r3, r0, r3, lsl #2
 1840 012a 5B68     		ldr	r3, [r3, #4]
 1841 012c 0C69     		ldr	r4, [r1, #16]
 1842              	.LVL222:
 1843 012e 5C61     		str	r4, [r3, #20]
 1844 0130 83E7     		b	.L126
 1845              	.LVL223:
 1846              	.L132:
1684:USB/core/usb_core.c ****       {
 1847              		.loc 1 1684 0
 1848 0132 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 1849 0134 13B1     		cbz	r3, .L128
1686:USB/core/usb_core.c ****       }
 1850              		.loc 1 1686 0
 1851 0136 42F00052 		orr	r2, r2, #536870912
 1852              	.LVL224:
 1853 013a 81E7     		b	.L127
 1854              	.LVL225:
 1855              	.L128:
1690:USB/core/usb_core.c ****       }
 1856              		.loc 1 1690 0
 1857 013c 42F08052 		orr	r2, r2, #268435456
 1858              	.LVL226:
 1859 0140 7EE7     		b	.L127
 1860              		.cfi_endproc
ARM GAS  /tmp/ccePzV9F.s 			page 65


 1861              	.LFE147:
 1863              		.section	.text.USB_OTG_EP0StartXfer,"ax",%progbits
 1864              		.align	1
 1865              		.global	USB_OTG_EP0StartXfer
 1866              		.syntax unified
 1867              		.thumb
 1868              		.thumb_func
 1869              		.fpu fpv4-sp-d16
 1871              	USB_OTG_EP0StartXfer:
 1872              	.LFB148:
1700:USB/core/usb_core.c **** 
1701:USB/core/usb_core.c **** 
1702:USB/core/usb_core.c **** /**
1703:USB/core/usb_core.c **** * @brief  USB_OTG_EP0StartXfer : Handle the setup for a data xfer for EP0 and 
1704:USB/core/usb_core.c **** *         starts the xfer
1705:USB/core/usb_core.c **** * @param  pdev : Selected device
1706:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1707:USB/core/usb_core.c **** */
1708:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1709:USB/core/usb_core.c **** {
 1873              		.loc 1 1709 0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 8
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877              		@ link register save eliminated.
 1878              	.LVL227:
 1879 0000 30B4     		push	{r4, r5}
 1880              	.LCFI28:
 1881              		.cfi_def_cfa_offset 8
 1882              		.cfi_offset 4, -8
 1883              		.cfi_offset 5, -4
 1884 0002 82B0     		sub	sp, sp, #8
 1885              	.LCFI29:
 1886              		.cfi_def_cfa_offset 16
 1887              	.LVL228:
1710:USB/core/usb_core.c ****   USB_OTG_STS                 status = USB_OTG_OK;
1711:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef      depctl;
1712:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
1713:USB/core/usb_core.c ****   USB_OTG_INEPREGS          *in_regs;
1714:USB/core/usb_core.c ****   uint32_t fifoemptymsk = 0;
1715:USB/core/usb_core.c ****   
1716:USB/core/usb_core.c ****   depctl.d32   = 0;
1717:USB/core/usb_core.c ****   deptsiz.d32  = 0;
1718:USB/core/usb_core.c ****   /* IN endpoint */
1719:USB/core/usb_core.c ****   if (ep->is_in == 1)
 1888              		.loc 1 1719 0
 1889 0004 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 1890 0006 012B     		cmp	r3, #1
 1891 0008 2ED0     		beq	.L147
1720:USB/core/usb_core.c ****   {
1721:USB/core/usb_core.c ****     in_regs = pdev->regs.INEP_REGS[0];
1722:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
1723:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
1724:USB/core/usb_core.c ****     /* Zero Length Packet? */
1725:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
1726:USB/core/usb_core.c ****     {
1727:USB/core/usb_core.c ****       deptsiz.b.xfersize = 0;
ARM GAS  /tmp/ccePzV9F.s 			page 66


1728:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1729:USB/core/usb_core.c ****       
1730:USB/core/usb_core.c ****     }
1731:USB/core/usb_core.c ****     else
1732:USB/core/usb_core.c ****     {
1733:USB/core/usb_core.c ****       if (ep->xfer_len > ep->maxpacket)
1734:USB/core/usb_core.c ****       {
1735:USB/core/usb_core.c ****         ep->xfer_len = ep->maxpacket;
1736:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
1737:USB/core/usb_core.c ****       }
1738:USB/core/usb_core.c ****       else
1739:USB/core/usb_core.c ****       {
1740:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->xfer_len;
1741:USB/core/usb_core.c ****       }
1742:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1743:USB/core/usb_core.c ****     }
1744:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
1745:USB/core/usb_core.c ****     
1746:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
1747:USB/core/usb_core.c ****     {
1748:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
1749:USB/core/usb_core.c ****     }
1750:USB/core/usb_core.c ****     
1751:USB/core/usb_core.c ****     /* EP enable, IN data in FIFO */
1752:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1753:USB/core/usb_core.c ****     depctl.b.epena = 1;
1754:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
1755:USB/core/usb_core.c ****     
1756:USB/core/usb_core.c ****     
1757:USB/core/usb_core.c ****     
1758:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 0)
1759:USB/core/usb_core.c ****     {
1760:USB/core/usb_core.c ****       /* Enable the Tx FIFO Empty Interrupt for this EP */
1761:USB/core/usb_core.c ****       if (ep->xfer_len > 0)
1762:USB/core/usb_core.c ****       {
1763:USB/core/usb_core.c ****         {
1764:USB/core/usb_core.c ****           fifoemptymsk |= 1 << ep->num;
1765:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
1766:USB/core/usb_core.c ****         }
1767:USB/core/usb_core.c ****       }
1768:USB/core/usb_core.c ****     }
1769:USB/core/usb_core.c ****   }
1770:USB/core/usb_core.c ****   else
1771:USB/core/usb_core.c ****   {
1772:USB/core/usb_core.c ****     /* OUT endpoint */
1773:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 1892              		.loc 1 1773 0
 1893 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1894 000c 1433     		adds	r3, r3, #20
 1895 000e 00EB8303 		add	r3, r0, r3, lsl #2
 1896 0012 5B68     		ldr	r3, [r3, #4]
 1897 0014 1A68     		ldr	r2, [r3]
 1898              	.LVL229:
1774:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 1899              		.loc 1 1774 0
 1900 0016 1B69     		ldr	r3, [r3, #16]
 1901 0018 0093     		str	r3, [sp]
ARM GAS  /tmp/ccePzV9F.s 			page 67


1775:USB/core/usb_core.c ****     /* Program the transfer size and packet count as follows:
1776:USB/core/usb_core.c ****     * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
1777:USB/core/usb_core.c ****     * pktcnt = N           */
1778:USB/core/usb_core.c ****     if (ep->xfer_len == 0)
 1902              		.loc 1 1778 0
 1903 001a 4B69     		ldr	r3, [r1, #20]
 1904 001c 002B     		cmp	r3, #0
 1905 001e 6DD1     		bne	.L143
1779:USB/core/usb_core.c ****     {
1780:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 1906              		.loc 1 1780 0
 1907 0020 8C68     		ldr	r4, [r1, #8]
 1908 0022 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 1909 0026 64F30603 		bfi	r3, r4, #0, #7
 1910 002a 8DF80030 		strb	r3, [sp]
1781:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 1911              		.loc 1 1781 0
 1912 002e 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 1913 0032 0124     		movs	r4, #1
 1914 0034 64F3C403 		bfi	r3, r4, #3, #2
 1915 0038 8DF80230 		strb	r3, [sp, #2]
 1916              	.L144:
1782:USB/core/usb_core.c ****     }
1783:USB/core/usb_core.c ****     else
1784:USB/core/usb_core.c ****     {
1785:USB/core/usb_core.c ****       ep->xfer_len = ep->maxpacket;
1786:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
1787:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
1788:USB/core/usb_core.c ****     }
1789:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 1917              		.loc 1 1789 0
 1918 003c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1919 003e 1433     		adds	r3, r3, #20
 1920 0040 00EB8303 		add	r3, r0, r3, lsl #2
 1921 0044 5B68     		ldr	r3, [r3, #4]
 1922 0046 009C     		ldr	r4, [sp]
 1923 0048 1C61     		str	r4, [r3, #16]
1790:USB/core/usb_core.c ****     if (pdev->cfg.dma_enable == 1)
 1924              		.loc 1 1790 0
 1925 004a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1926 004c 012B     		cmp	r3, #1
 1927 004e 65D0     		beq	.L148
 1928              	.L145:
1791:USB/core/usb_core.c ****     {
1792:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
1793:USB/core/usb_core.c ****     }
1794:USB/core/usb_core.c ****     /* EP enable */
1795:USB/core/usb_core.c ****     depctl.b.cnak = 1;
1796:USB/core/usb_core.c ****     depctl.b.epena = 1;
 1929              		.loc 1 1796 0
 1930 0050 42F00442 		orr	r2, r2, #-2080374784
 1931              	.LVL230:
1797:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 1932              		.loc 1 1797 0
 1933 0054 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 1934 0056 1433     		adds	r3, r3, #20
 1935 0058 00EB8300 		add	r0, r0, r3, lsl #2
ARM GAS  /tmp/ccePzV9F.s 			page 68


 1936              	.LVL231:
 1937 005c 4368     		ldr	r3, [r0, #4]
 1938              	.LVL232:
 1939 005e 1A60     		str	r2, [r3]
 1940              	.LVL233:
 1941              	.L142:
1798:USB/core/usb_core.c ****     
1799:USB/core/usb_core.c ****   }
1800:USB/core/usb_core.c ****   return status;
1801:USB/core/usb_core.c **** }
 1942              		.loc 1 1801 0
 1943 0060 0020     		movs	r0, #0
 1944 0062 02B0     		add	sp, sp, #8
 1945              	.LCFI30:
 1946              		.cfi_remember_state
 1947              		.cfi_def_cfa_offset 8
 1948              		@ sp needed
 1949 0064 30BC     		pop	{r4, r5}
 1950              	.LCFI31:
 1951              		.cfi_restore 5
 1952              		.cfi_restore 4
 1953              		.cfi_def_cfa_offset 0
 1954 0066 7047     		bx	lr
 1955              	.LVL234:
 1956              	.L147:
 1957              	.LCFI32:
 1958              		.cfi_restore_state
1721:USB/core/usb_core.c ****     depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 1959              		.loc 1 1721 0
 1960 0068 8369     		ldr	r3, [r0, #24]
 1961              	.LVL235:
1722:USB/core/usb_core.c ****     deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 1962              		.loc 1 1722 0
 1963 006a 1A68     		ldr	r2, [r3]
 1964              	.LVL236:
1723:USB/core/usb_core.c ****     /* Zero Length Packet? */
 1965              		.loc 1 1723 0
 1966 006c 1C69     		ldr	r4, [r3, #16]
 1967 006e 0094     		str	r4, [sp]
1725:USB/core/usb_core.c ****     {
 1968              		.loc 1 1725 0
 1969 0070 4C69     		ldr	r4, [r1, #20]
 1970 0072 14BB     		cbnz	r4, .L137
1727:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 1971              		.loc 1 1727 0
 1972 0074 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 1973 0078 6FF30604 		bfc	r4, #0, #7
 1974 007c 8DF80040 		strb	r4, [sp]
1728:USB/core/usb_core.c ****       
 1975              		.loc 1 1728 0
 1976 0080 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 1977 0084 0125     		movs	r5, #1
 1978 0086 65F3C404 		bfi	r4, r5, #3, #2
 1979 008a 8DF80240 		strb	r4, [sp, #2]
 1980              	.L138:
1744:USB/core/usb_core.c ****     
 1981              		.loc 1 1744 0
ARM GAS  /tmp/ccePzV9F.s 			page 69


 1982 008e 009C     		ldr	r4, [sp]
 1983 0090 1C61     		str	r4, [r3, #16]
1746:USB/core/usb_core.c ****     {
 1984              		.loc 1 1746 0
 1985 0092 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
 1986 0094 012C     		cmp	r4, #1
 1987 0096 29D0     		beq	.L149
 1988              	.L141:
1753:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 1989              		.loc 1 1753 0
 1990 0098 42F00442 		orr	r2, r2, #-2080374784
 1991              	.LVL237:
1754:USB/core/usb_core.c ****     
 1992              		.loc 1 1754 0
 1993 009c 1A60     		str	r2, [r3]
1758:USB/core/usb_core.c ****     {
 1994              		.loc 1 1758 0
 1995 009e C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1996              	.LVL238:
 1997 00a0 002B     		cmp	r3, #0
 1998 00a2 DDD1     		bne	.L142
1761:USB/core/usb_core.c ****       {
 1999              		.loc 1 1761 0
 2000 00a4 4B69     		ldr	r3, [r1, #20]
 2001 00a6 002B     		cmp	r3, #0
 2002 00a8 DAD0     		beq	.L142
1764:USB/core/usb_core.c ****           USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 2003              		.loc 1 1764 0
 2004 00aa 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 2005              	.LVL239:
 2006 00ac 0123     		movs	r3, #1
 2007 00ae 9340     		lsls	r3, r3, r2
 2008              	.LVL240:
1765:USB/core/usb_core.c ****         }
 2009              		.loc 1 1765 0
 2010 00b0 0269     		ldr	r2, [r0, #16]
 2011 00b2 516B     		ldr	r1, [r2, #52]
 2012              	.LVL241:
 2013 00b4 0B43     		orrs	r3, r3, r1
 2014              	.LVL242:
 2015 00b6 5363     		str	r3, [r2, #52]
 2016              	.LVL243:
 2017 00b8 D2E7     		b	.L142
 2018              	.LVL244:
 2019              	.L137:
1733:USB/core/usb_core.c ****       {
 2020              		.loc 1 1733 0
 2021 00ba 8D68     		ldr	r5, [r1, #8]
 2022 00bc AC42     		cmp	r4, r5
 2023 00be 0ED9     		bls	.L139
1735:USB/core/usb_core.c ****         deptsiz.b.xfersize = ep->maxpacket;
 2024              		.loc 1 1735 0
 2025 00c0 4D61     		str	r5, [r1, #20]
1736:USB/core/usb_core.c ****       }
 2026              		.loc 1 1736 0
 2027 00c2 9DF80040 		ldrb	r4, [sp]	@ zero_extendqisi2
 2028 00c6 65F30604 		bfi	r4, r5, #0, #7
ARM GAS  /tmp/ccePzV9F.s 			page 70


 2029 00ca 8DF80040 		strb	r4, [sp]
 2030              	.L140:
1742:USB/core/usb_core.c ****     }
 2031              		.loc 1 1742 0
 2032 00ce 9DF80240 		ldrb	r4, [sp, #2]	@ zero_extendqisi2
 2033 00d2 0125     		movs	r5, #1
 2034 00d4 65F3C404 		bfi	r4, r5, #3, #2
 2035 00d8 8DF80240 		strb	r4, [sp, #2]
 2036 00dc D7E7     		b	.L138
 2037              	.L139:
1740:USB/core/usb_core.c ****       }
 2038              		.loc 1 1740 0
 2039 00de 9DF80050 		ldrb	r5, [sp]	@ zero_extendqisi2
 2040 00e2 64F30605 		bfi	r5, r4, #0, #7
 2041 00e6 8DF80050 		strb	r5, [sp]
 2042 00ea F0E7     		b	.L140
 2043              	.L149:
1748:USB/core/usb_core.c ****     }
 2044              		.loc 1 1748 0
 2045 00ec 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 2046 00ee 0434     		adds	r4, r4, #4
 2047 00f0 00EB8404 		add	r4, r0, r4, lsl #2
 2048 00f4 A468     		ldr	r4, [r4, #8]
 2049 00f6 0D69     		ldr	r5, [r1, #16]
 2050 00f8 6561     		str	r5, [r4, #20]
 2051 00fa CDE7     		b	.L141
 2052              	.LVL245:
 2053              	.L143:
1785:USB/core/usb_core.c ****       deptsiz.b.xfersize = ep->maxpacket;
 2054              		.loc 1 1785 0
 2055 00fc 8C68     		ldr	r4, [r1, #8]
 2056 00fe 4C61     		str	r4, [r1, #20]
1786:USB/core/usb_core.c ****       deptsiz.b.pktcnt = 1;
 2057              		.loc 1 1786 0
 2058 0100 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
 2059 0104 64F30603 		bfi	r3, r4, #0, #7
 2060 0108 8DF80030 		strb	r3, [sp]
1787:USB/core/usb_core.c ****     }
 2061              		.loc 1 1787 0
 2062 010c 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 2063 0110 0124     		movs	r4, #1
 2064 0112 64F3C403 		bfi	r3, r4, #3, #2
 2065 0116 8DF80230 		strb	r3, [sp, #2]
 2066 011a 8FE7     		b	.L144
 2067              	.L148:
1792:USB/core/usb_core.c ****     }
 2068              		.loc 1 1792 0
 2069 011c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2070 011e 1433     		adds	r3, r3, #20
 2071 0120 00EB8303 		add	r3, r0, r3, lsl #2
 2072 0124 5B68     		ldr	r3, [r3, #4]
 2073 0126 0C69     		ldr	r4, [r1, #16]
 2074 0128 5C61     		str	r4, [r3, #20]
 2075 012a 91E7     		b	.L145
 2076              		.cfi_endproc
 2077              	.LFE148:
 2079              		.section	.text.USB_OTG_EPSetStall,"ax",%progbits
ARM GAS  /tmp/ccePzV9F.s 			page 71


 2080              		.align	1
 2081              		.global	USB_OTG_EPSetStall
 2082              		.syntax unified
 2083              		.thumb
 2084              		.thumb_func
 2085              		.fpu fpv4-sp-d16
 2087              	USB_OTG_EPSetStall:
 2088              	.LFB149:
1802:USB/core/usb_core.c **** 
1803:USB/core/usb_core.c **** 
1804:USB/core/usb_core.c **** /**
1805:USB/core/usb_core.c **** * @brief  USB_OTG_EPSetStall : Set the EP STALL
1806:USB/core/usb_core.c **** * @param  pdev : Selected device
1807:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1808:USB/core/usb_core.c **** */
1809:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1810:USB/core/usb_core.c **** {
 2089              		.loc 1 1810 0
 2090              		.cfi_startproc
 2091              		@ args = 0, pretend = 0, frame = 0
 2092              		@ frame_needed = 0, uses_anonymous_args = 0
 2093              		@ link register save eliminated.
 2094              	.LVL246:
1811:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1812:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1813:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
1814:USB/core/usb_core.c ****   
1815:USB/core/usb_core.c ****   depctl.d32 = 0;
1816:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2095              		.loc 1 1816 0
 2096 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2097 0002 012B     		cmp	r3, #1
 2098 0004 0AD0     		beq	.L154
1817:USB/core/usb_core.c ****   {
1818:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1819:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
1820:USB/core/usb_core.c ****     /* set the disable and stall bits */
1821:USB/core/usb_core.c ****     if (depctl.b.epena)
1822:USB/core/usb_core.c ****     {
1823:USB/core/usb_core.c ****       depctl.b.epdis = 1;
1824:USB/core/usb_core.c ****     }
1825:USB/core/usb_core.c ****     depctl.b.stall = 1;
1826:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
1827:USB/core/usb_core.c ****   }
1828:USB/core/usb_core.c ****   else
1829:USB/core/usb_core.c ****   {
1830:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2099              		.loc 1 1830 0
 2100 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2101 0008 1433     		adds	r3, r3, #20
 2102 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2103              	.LVL247:
 2104 000e 4268     		ldr	r2, [r0, #4]
 2105              	.LVL248:
1831:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2106              		.loc 1 1831 0
 2107 0010 1168     		ldr	r1, [r2]
ARM GAS  /tmp/ccePzV9F.s 			page 72


 2108              	.LVL249:
1832:USB/core/usb_core.c ****     /* set the stall bit */
1833:USB/core/usb_core.c ****     depctl.b.stall = 1;
 2109              		.loc 1 1833 0
 2110 0012 41F40013 		orr	r3, r1, #2097152
 2111              	.LVL250:
1834:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2112              		.loc 1 1834 0
 2113 0016 1360     		str	r3, [r2]
 2114              	.LVL251:
 2115              	.L153:
1835:USB/core/usb_core.c ****   }
1836:USB/core/usb_core.c ****   return status;
1837:USB/core/usb_core.c **** }
 2116              		.loc 1 1837 0
 2117 0018 0020     		movs	r0, #0
 2118 001a 7047     		bx	lr
 2119              	.LVL252:
 2120              	.L154:
1818:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2121              		.loc 1 1818 0
 2122 001c 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2123 001e 0433     		adds	r3, r3, #4
 2124 0020 00EB8300 		add	r0, r0, r3, lsl #2
 2125              	.LVL253:
 2126 0024 8268     		ldr	r2, [r0, #8]
 2127              	.LVL254:
1819:USB/core/usb_core.c ****     /* set the disable and stall bits */
 2128              		.loc 1 1819 0
 2129 0026 1368     		ldr	r3, [r2]
 2130              	.LVL255:
1821:USB/core/usb_core.c ****     {
 2131              		.loc 1 1821 0
 2132 0028 002B     		cmp	r3, #0
 2133 002a 03DB     		blt	.L155
 2134              	.L152:
1825:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2135              		.loc 1 1825 0
 2136 002c 43F40013 		orr	r3, r3, #2097152
 2137              	.LVL256:
1826:USB/core/usb_core.c ****   }
 2138              		.loc 1 1826 0
 2139 0030 1360     		str	r3, [r2]
 2140 0032 F1E7     		b	.L153
 2141              	.L155:
1823:USB/core/usb_core.c ****     }
 2142              		.loc 1 1823 0
 2143 0034 43F08043 		orr	r3, r3, #1073741824
 2144              	.LVL257:
 2145 0038 F8E7     		b	.L152
 2146              		.cfi_endproc
 2147              	.LFE149:
 2149              		.section	.text.USB_OTG_EPClearStall,"ax",%progbits
 2150              		.align	1
 2151              		.global	USB_OTG_EPClearStall
 2152              		.syntax unified
 2153              		.thumb
ARM GAS  /tmp/ccePzV9F.s 			page 73


 2154              		.thumb_func
 2155              		.fpu fpv4-sp-d16
 2157              	USB_OTG_EPClearStall:
 2158              	.LFB150:
1838:USB/core/usb_core.c **** 
1839:USB/core/usb_core.c **** 
1840:USB/core/usb_core.c **** /**
1841:USB/core/usb_core.c **** * @brief  Clear the EP STALL
1842:USB/core/usb_core.c **** * @param  pdev : Selected device
1843:USB/core/usb_core.c **** * @retval USB_OTG_STS : status
1844:USB/core/usb_core.c **** */
1845:USB/core/usb_core.c **** USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
1846:USB/core/usb_core.c **** {
 2159              		.loc 1 1846 0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 0
 2162              		@ frame_needed = 0, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
 2164              	.LVL258:
1847:USB/core/usb_core.c ****   USB_OTG_STS status = USB_OTG_OK;
1848:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
1849:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
1850:USB/core/usb_core.c ****   
1851:USB/core/usb_core.c ****   depctl.d32 = 0;
1852:USB/core/usb_core.c ****   
1853:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2165              		.loc 1 1853 0
 2166 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2167 0002 012B     		cmp	r3, #1
 2168 0004 0FD0     		beq	.L160
1854:USB/core/usb_core.c ****   {
1855:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
1856:USB/core/usb_core.c ****   }
1857:USB/core/usb_core.c ****   else
1858:USB/core/usb_core.c ****   {
1859:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2169              		.loc 1 1859 0
 2170 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2171 0008 1433     		adds	r3, r3, #20
 2172 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2173              	.LVL259:
 2174 000e 4068     		ldr	r0, [r0, #4]
 2175              	.LVL260:
 2176              	.L158:
1860:USB/core/usb_core.c ****   }
1861:USB/core/usb_core.c ****   depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2177              		.loc 1 1861 0
 2178 0010 0268     		ldr	r2, [r0]
 2179              	.LVL261:
1862:USB/core/usb_core.c ****   /* clear the stall bits */
1863:USB/core/usb_core.c ****   depctl.b.stall = 0;
 2180              		.loc 1 1863 0
 2181 0012 6FF35552 		bfc	r2, #21, #1
1864:USB/core/usb_core.c ****   if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 2182              		.loc 1 1864 0
 2183 0016 CB78     		ldrb	r3, [r1, #3]	@ zero_extendqisi2
 2184 0018 023B     		subs	r3, r3, #2
ARM GAS  /tmp/ccePzV9F.s 			page 74


 2185 001a DBB2     		uxtb	r3, r3
 2186 001c 012B     		cmp	r3, #1
 2187 001e 08D9     		bls	.L161
 2188              	.L159:
1865:USB/core/usb_core.c ****   {
1866:USB/core/usb_core.c ****     depctl.b.setd0pid = 1; /* DATA0 */
1867:USB/core/usb_core.c ****   }
1868:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 2189              		.loc 1 1868 0
 2190 0020 0260     		str	r2, [r0]
1869:USB/core/usb_core.c ****   return status;
1870:USB/core/usb_core.c **** }
 2191              		.loc 1 1870 0
 2192 0022 0020     		movs	r0, #0
 2193              	.LVL262:
 2194 0024 7047     		bx	lr
 2195              	.LVL263:
 2196              	.L160:
1855:USB/core/usb_core.c ****   }
 2197              		.loc 1 1855 0
 2198 0026 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2199 0028 0433     		adds	r3, r3, #4
 2200 002a 00EB8300 		add	r0, r0, r3, lsl #2
 2201              	.LVL264:
 2202 002e 8068     		ldr	r0, [r0, #8]
 2203              	.LVL265:
 2204 0030 EEE7     		b	.L158
 2205              	.LVL266:
 2206              	.L161:
1866:USB/core/usb_core.c ****   }
 2207              		.loc 1 1866 0
 2208 0032 42F08052 		orr	r2, r2, #268435456
 2209              	.LVL267:
 2210 0036 F3E7     		b	.L159
 2211              		.cfi_endproc
 2212              	.LFE150:
 2214              		.section	.text.USB_OTG_ReadDevAllOutEp_itr,"ax",%progbits
 2215              		.align	1
 2216              		.global	USB_OTG_ReadDevAllOutEp_itr
 2217              		.syntax unified
 2218              		.thumb
 2219              		.thumb_func
 2220              		.fpu fpv4-sp-d16
 2222              	USB_OTG_ReadDevAllOutEp_itr:
 2223              	.LFB151:
1871:USB/core/usb_core.c **** 
1872:USB/core/usb_core.c **** 
1873:USB/core/usb_core.c **** /**
1874:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
1875:USB/core/usb_core.c **** * @param  pdev : Selected device
1876:USB/core/usb_core.c **** * @retval OUT endpoint interrupt bits
1877:USB/core/usb_core.c **** */
1878:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
1879:USB/core/usb_core.c **** {
 2224              		.loc 1 1879 0
 2225              		.cfi_startproc
 2226              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccePzV9F.s 			page 75


 2227              		@ frame_needed = 0, uses_anonymous_args = 0
 2228              		@ link register save eliminated.
 2229              	.LVL268:
1880:USB/core/usb_core.c ****   uint32_t v;
1881:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2230              		.loc 1 1881 0
 2231 0000 0369     		ldr	r3, [r0, #16]
 2232 0002 9869     		ldr	r0, [r3, #24]
 2233              	.LVL269:
1882:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2234              		.loc 1 1882 0
 2235 0004 DB69     		ldr	r3, [r3, #28]
 2236 0006 1840     		ands	r0, r0, r3
 2237              	.LVL270:
1883:USB/core/usb_core.c ****   return ((v & 0xffff0000) >> 16);
1884:USB/core/usb_core.c **** }
 2238              		.loc 1 1884 0
 2239 0008 000C     		lsrs	r0, r0, #16
 2240              	.LVL271:
 2241 000a 7047     		bx	lr
 2242              		.cfi_endproc
 2243              	.LFE151:
 2245              		.section	.text.USB_OTG_ReadDevOutEP_itr,"ax",%progbits
 2246              		.align	1
 2247              		.global	USB_OTG_ReadDevOutEP_itr
 2248              		.syntax unified
 2249              		.thumb
 2250              		.thumb_func
 2251              		.fpu fpv4-sp-d16
 2253              	USB_OTG_ReadDevOutEP_itr:
 2254              	.LFB152:
1885:USB/core/usb_core.c **** 
1886:USB/core/usb_core.c **** 
1887:USB/core/usb_core.c **** /**
1888:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevOutEP_itr : returns Device OUT EP Interrupt register
1889:USB/core/usb_core.c **** * @param  pdev : Selected device
1890:USB/core/usb_core.c **** * @param  ep : end point number
1891:USB/core/usb_core.c **** * @retval Device OUT EP Interrupt register
1892:USB/core/usb_core.c **** */
1893:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
1894:USB/core/usb_core.c **** {
 2255              		.loc 1 1894 0
 2256              		.cfi_startproc
 2257              		@ args = 0, pretend = 0, frame = 0
 2258              		@ frame_needed = 0, uses_anonymous_args = 0
 2259              		@ link register save eliminated.
 2260              	.LVL272:
1895:USB/core/usb_core.c ****   uint32_t v;
1896:USB/core/usb_core.c ****   v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 2261              		.loc 1 1896 0
 2262 0000 1431     		adds	r1, r1, #20
 2263              	.LVL273:
 2264 0002 00EB8101 		add	r1, r0, r1, lsl #2
 2265 0006 4B68     		ldr	r3, [r1, #4]
 2266 0008 9A68     		ldr	r2, [r3, #8]
 2267              	.LVL274:
1897:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
ARM GAS  /tmp/ccePzV9F.s 			page 76


 2268              		.loc 1 1897 0
 2269 000a 0369     		ldr	r3, [r0, #16]
 2270 000c 5869     		ldr	r0, [r3, #20]
 2271              	.LVL275:
1898:USB/core/usb_core.c ****   return v;
1899:USB/core/usb_core.c **** }
 2272              		.loc 1 1899 0
 2273 000e 1040     		ands	r0, r0, r2
 2274              	.LVL276:
 2275 0010 7047     		bx	lr
 2276              		.cfi_endproc
 2277              	.LFE152:
 2279              		.section	.text.USB_OTG_ReadDevAllInEPItr,"ax",%progbits
 2280              		.align	1
 2281              		.global	USB_OTG_ReadDevAllInEPItr
 2282              		.syntax unified
 2283              		.thumb
 2284              		.thumb_func
 2285              		.fpu fpv4-sp-d16
 2287              	USB_OTG_ReadDevAllInEPItr:
 2288              	.LFB153:
1900:USB/core/usb_core.c **** 
1901:USB/core/usb_core.c **** 
1902:USB/core/usb_core.c **** /**
1903:USB/core/usb_core.c **** * @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
1904:USB/core/usb_core.c **** * @param  pdev : Selected device
1905:USB/core/usb_core.c **** * @retval int status register
1906:USB/core/usb_core.c **** */
1907:USB/core/usb_core.c **** uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
1908:USB/core/usb_core.c **** {
 2289              		.loc 1 1908 0
 2290              		.cfi_startproc
 2291              		@ args = 0, pretend = 0, frame = 0
 2292              		@ frame_needed = 0, uses_anonymous_args = 0
 2293              		@ link register save eliminated.
 2294              	.LVL277:
1909:USB/core/usb_core.c ****   uint32_t v;
1910:USB/core/usb_core.c ****   v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 2295              		.loc 1 1910 0
 2296 0000 0369     		ldr	r3, [r0, #16]
 2297 0002 9869     		ldr	r0, [r3, #24]
 2298              	.LVL278:
1911:USB/core/usb_core.c ****   v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 2299              		.loc 1 1911 0
 2300 0004 DB69     		ldr	r3, [r3, #28]
 2301 0006 1840     		ands	r0, r0, r3
 2302              	.LVL279:
1912:USB/core/usb_core.c ****   return (v & 0xffff);
1913:USB/core/usb_core.c **** }
 2303              		.loc 1 1913 0
 2304 0008 80B2     		uxth	r0, r0
 2305              	.LVL280:
 2306 000a 7047     		bx	lr
 2307              		.cfi_endproc
 2308              	.LFE153:
 2310              		.section	.text.USB_OTG_EP0_OutStart,"ax",%progbits
 2311              		.align	1
ARM GAS  /tmp/ccePzV9F.s 			page 77


 2312              		.global	USB_OTG_EP0_OutStart
 2313              		.syntax unified
 2314              		.thumb
 2315              		.thumb_func
 2316              		.fpu fpv4-sp-d16
 2318              	USB_OTG_EP0_OutStart:
 2319              	.LFB154:
1914:USB/core/usb_core.c **** 
1915:USB/core/usb_core.c **** /**
1916:USB/core/usb_core.c **** * @brief  configures EPO to receive SETUP packets
1917:USB/core/usb_core.c **** * @param  None
1918:USB/core/usb_core.c **** * @retval : None
1919:USB/core/usb_core.c **** */
1920:USB/core/usb_core.c **** void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
1921:USB/core/usb_core.c **** {
 2320              		.loc 1 1921 0
 2321              		.cfi_startproc
 2322              		@ args = 0, pretend = 0, frame = 8
 2323              		@ frame_needed = 0, uses_anonymous_args = 0
 2324              		@ link register save eliminated.
 2325              	.LVL281:
 2326 0000 82B0     		sub	sp, sp, #8
 2327              	.LCFI33:
 2328              		.cfi_def_cfa_offset 8
1922:USB/core/usb_core.c ****   USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
1923:USB/core/usb_core.c ****   doeptsize0.d32 = 0;
 2329              		.loc 1 1923 0
 2330 0002 0023     		movs	r3, #0
 2331 0004 0093     		str	r3, [sp]
1924:USB/core/usb_core.c ****   doeptsize0.b.supcnt = 3;
 2332              		.loc 1 1924 0
 2333 0006 C023     		movs	r3, #192
 2334 0008 8DF80330 		strb	r3, [sp, #3]
1925:USB/core/usb_core.c ****   doeptsize0.b.pktcnt = 1;
 2335              		.loc 1 1925 0
 2336 000c 4FF00003 		mov	r3, #0
 2337 0010 0122     		movs	r2, #1
 2338 0012 62F3C403 		bfi	r3, r2, #3, #2
 2339 0016 8DF80230 		strb	r3, [sp, #2]
1926:USB/core/usb_core.c ****   doeptsize0.b.xfersize = 8 * 3;
 2340              		.loc 1 1926 0
 2341 001a 1823     		movs	r3, #24
 2342 001c 8DF80030 		strb	r3, [sp]
1927:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 2343              		.loc 1 1927 0
 2344 0020 436D     		ldr	r3, [r0, #84]
 2345 0022 009A     		ldr	r2, [sp]
 2346 0024 1A61     		str	r2, [r3, #16]
1928:USB/core/usb_core.c ****   
1929:USB/core/usb_core.c ****   if (pdev->cfg.dma_enable == 1)
 2347              		.loc 1 1929 0
 2348 0026 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 2349 0028 012B     		cmp	r3, #1
 2350 002a 01D0     		beq	.L168
 2351              	.L165:
1930:USB/core/usb_core.c ****   {
1931:USB/core/usb_core.c ****     USB_OTG_DEPCTL_TypeDef  doepctl;
ARM GAS  /tmp/ccePzV9F.s 			page 78


1932:USB/core/usb_core.c ****     doepctl.d32 = 0;
1933:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
1934:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
1935:USB/core/usb_core.c ****     
1936:USB/core/usb_core.c ****     /* EP enable */
1937:USB/core/usb_core.c ****     doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
1938:USB/core/usb_core.c ****     doepctl.b.epena = 1;
1939:USB/core/usb_core.c ****     doepctl.d32 = 0x80008000;
1940:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
1941:USB/core/usb_core.c ****   }
1942:USB/core/usb_core.c **** }
 2352              		.loc 1 1942 0
 2353 002c 02B0     		add	sp, sp, #8
 2354              	.LCFI34:
 2355              		.cfi_remember_state
 2356              		.cfi_def_cfa_offset 0
 2357              		@ sp needed
 2358 002e 7047     		bx	lr
 2359              	.L168:
 2360              	.LCFI35:
 2361              		.cfi_restore_state
 2362              	.LBB5:
1933:USB/core/usb_core.c ****                         (uint32_t)&pdev->dev.setup_packet);
 2363              		.loc 1 1933 0
 2364 0030 436D     		ldr	r3, [r0, #84]
 2365 0032 00F2CC52 		addw	r2, r0, #1484
 2366 0036 5A61     		str	r2, [r3, #20]
1937:USB/core/usb_core.c ****     doepctl.b.epena = 1;
 2367              		.loc 1 1937 0
 2368 0038 436D     		ldr	r3, [r0, #84]
 2369 003a 1A68     		ldr	r2, [r3]
1940:USB/core/usb_core.c ****   }
 2370              		.loc 1 1940 0
 2371 003c 4FF08022 		mov	r2, #-2147450880
 2372 0040 1A60     		str	r2, [r3]
 2373              	.LBE5:
 2374              		.loc 1 1942 0
 2375 0042 F3E7     		b	.L165
 2376              		.cfi_endproc
 2377              	.LFE154:
 2379              		.section	.text.USB_OTG_ActiveRemoteWakeup,"ax",%progbits
 2380              		.align	1
 2381              		.global	USB_OTG_ActiveRemoteWakeup
 2382              		.syntax unified
 2383              		.thumb
 2384              		.thumb_func
 2385              		.fpu fpv4-sp-d16
 2387              	USB_OTG_ActiveRemoteWakeup:
 2388              	.LFB155:
1943:USB/core/usb_core.c **** 
1944:USB/core/usb_core.c **** /**
1945:USB/core/usb_core.c **** * @brief  USB_OTG_RemoteWakeup : active remote wakeup signalling
1946:USB/core/usb_core.c **** * @param  None
1947:USB/core/usb_core.c **** * @retval : None
1948:USB/core/usb_core.c **** */
1949:USB/core/usb_core.c **** void USB_OTG_ActiveRemoteWakeup(USB_OTG_CORE_HANDLE *pdev)
1950:USB/core/usb_core.c **** {
ARM GAS  /tmp/ccePzV9F.s 			page 79


 2389              		.loc 1 1950 0
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 0
 2392              		@ frame_needed = 0, uses_anonymous_args = 0
 2393              	.LVL282:
1951:USB/core/usb_core.c ****   
1952:USB/core/usb_core.c ****   USB_OTG_DCTL_TypeDef     dctl;
1953:USB/core/usb_core.c ****   USB_OTG_DSTS_TypeDef     dsts;
1954:USB/core/usb_core.c ****   USB_OTG_PCGCCTL_TypeDef  power;  
1955:USB/core/usb_core.c ****   
1956:USB/core/usb_core.c ****   if (pdev->dev.DevRemoteWakeup) 
 2394              		.loc 1 1956 0
 2395 0000 D0F81831 		ldr	r3, [r0, #280]
 2396 0004 FBB1     		cbz	r3, .L173
1957:USB/core/usb_core.c ****   {
1958:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 2397              		.loc 1 1958 0
 2398 0006 0369     		ldr	r3, [r0, #16]
 2399 0008 9B68     		ldr	r3, [r3, #8]
1959:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 2400              		.loc 1 1959 0
 2401 000a 13F0010F 		tst	r3, #1
 2402 000e 1AD0     		beq	.L173
1950:USB/core/usb_core.c ****   
 2403              		.loc 1 1950 0
 2404 0010 10B5     		push	{r4, lr}
 2405              	.LCFI36:
 2406              		.cfi_def_cfa_offset 8
 2407              		.cfi_offset 4, -8
 2408              		.cfi_offset 14, -4
1960:USB/core/usb_core.c ****     {
1961:USB/core/usb_core.c ****       if(pdev->cfg.low_power)
 2409              		.loc 1 1961 0
 2410 0012 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 2411 0014 43B1     		cbz	r3, .L171
1962:USB/core/usb_core.c ****       {
1963:USB/core/usb_core.c ****         /* un-gate USB Core clock */
1964:USB/core/usb_core.c ****         power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 2412              		.loc 1 1964 0
 2413 0016 D0F80C31 		ldr	r3, [r0, #268]
1965:USB/core/usb_core.c ****         power.b.gatehclk = 0;
 2414              		.loc 1 1965 0
 2415 001a 6FF34103 		bfc	r3, #1, #1
 2416              	.LVL283:
1966:USB/core/usb_core.c ****         power.b.stoppclk = 0;
 2417              		.loc 1 1966 0
 2418 001e 6FF30003 		bfc	r3, #0, #1
1967:USB/core/usb_core.c ****         USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 2419              		.loc 1 1967 0
 2420 0022 D0F80C21 		ldr	r2, [r0, #268]
 2421 0026 1360     		str	r3, [r2]
 2422              	.L171:
 2423 0028 0446     		mov	r4, r0
1968:USB/core/usb_core.c ****       }   
1969:USB/core/usb_core.c ****       /* active Remote wakeup signaling */
1970:USB/core/usb_core.c ****       dctl.d32 = 0;
1971:USB/core/usb_core.c ****       dctl.b.rmtwkupsig = 1;
ARM GAS  /tmp/ccePzV9F.s 			page 80


1972:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, 0, dctl.d32);
 2424              		.loc 1 1972 0
 2425 002a 0269     		ldr	r2, [r0, #16]
 2426 002c 5368     		ldr	r3, [r2, #4]
 2427              	.LVL284:
 2428 002e 43F00103 		orr	r3, r3, #1
 2429 0032 5360     		str	r3, [r2, #4]
1973:USB/core/usb_core.c ****       USB_OTG_BSP_mDelay(5);
 2430              		.loc 1 1973 0
 2431 0034 0520     		movs	r0, #5
 2432              	.LVL285:
 2433 0036 FFF7FEFF 		bl	USB_OTG_BSP_mDelay
 2434              	.LVL286:
1974:USB/core/usb_core.c ****       USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 2435              		.loc 1 1974 0
 2436 003a 2269     		ldr	r2, [r4, #16]
 2437 003c 5368     		ldr	r3, [r2, #4]
 2438 003e 23F00103 		bic	r3, r3, #1
 2439 0042 5360     		str	r3, [r2, #4]
 2440 0044 10BD     		pop	{r4, pc}
 2441              	.LVL287:
 2442              	.L173:
 2443              	.LCFI37:
 2444              		.cfi_def_cfa_offset 0
 2445              		.cfi_restore 4
 2446              		.cfi_restore 14
 2447 0046 7047     		bx	lr
 2448              		.cfi_endproc
 2449              	.LFE155:
 2451              		.section	.text.USB_OTG_UngateClock,"ax",%progbits
 2452              		.align	1
 2453              		.global	USB_OTG_UngateClock
 2454              		.syntax unified
 2455              		.thumb
 2456              		.thumb_func
 2457              		.fpu fpv4-sp-d16
 2459              	USB_OTG_UngateClock:
 2460              	.LFB156:
1975:USB/core/usb_core.c ****     }
1976:USB/core/usb_core.c ****   }
1977:USB/core/usb_core.c **** }
1978:USB/core/usb_core.c **** 
1979:USB/core/usb_core.c **** 
1980:USB/core/usb_core.c **** /**
1981:USB/core/usb_core.c **** * @brief  USB_OTG_UngateClock : active USB Core clock
1982:USB/core/usb_core.c **** * @param  None
1983:USB/core/usb_core.c **** * @retval : None
1984:USB/core/usb_core.c **** */
1985:USB/core/usb_core.c **** void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
1986:USB/core/usb_core.c **** {
 2461              		.loc 1 1986 0
 2462              		.cfi_startproc
 2463              		@ args = 0, pretend = 0, frame = 0
 2464              		@ frame_needed = 0, uses_anonymous_args = 0
 2465              		@ link register save eliminated.
 2466              	.LVL288:
1987:USB/core/usb_core.c ****   if(pdev->cfg.low_power)
ARM GAS  /tmp/ccePzV9F.s 			page 81


 2467              		.loc 1 1987 0
 2468 0000 837A     		ldrb	r3, [r0, #10]	@ zero_extendqisi2
 2469 0002 6BB1     		cbz	r3, .L176
 2470              	.LBB6:
1988:USB/core/usb_core.c ****   {
1989:USB/core/usb_core.c ****     
1990:USB/core/usb_core.c ****     USB_OTG_DSTS_TypeDef     dsts;
1991:USB/core/usb_core.c ****     USB_OTG_PCGCCTL_TypeDef  power; 
1992:USB/core/usb_core.c ****     
1993:USB/core/usb_core.c ****     dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 2471              		.loc 1 1993 0
 2472 0004 0369     		ldr	r3, [r0, #16]
 2473 0006 9B68     		ldr	r3, [r3, #8]
1994:USB/core/usb_core.c ****     
1995:USB/core/usb_core.c ****     if(dsts.b.suspsts == 1)
 2474              		.loc 1 1995 0
 2475 0008 13F0010F 		tst	r3, #1
 2476 000c 08D0     		beq	.L176
1996:USB/core/usb_core.c ****     {
1997:USB/core/usb_core.c ****       /* un-gate USB Core clock */
1998:USB/core/usb_core.c ****       power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 2477              		.loc 1 1998 0
 2478 000e D0F80C31 		ldr	r3, [r0, #268]
1999:USB/core/usb_core.c ****       power.b.gatehclk = 0;
 2479              		.loc 1 1999 0
 2480 0012 6FF34103 		bfc	r3, #1, #1
 2481              	.LVL289:
2000:USB/core/usb_core.c ****       power.b.stoppclk = 0;
 2482              		.loc 1 2000 0
 2483 0016 6FF30003 		bfc	r3, #0, #1
2001:USB/core/usb_core.c ****       USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 2484              		.loc 1 2001 0
 2485 001a D0F80C21 		ldr	r2, [r0, #268]
 2486 001e 1360     		str	r3, [r2]
 2487              	.L176:
 2488 0020 7047     		bx	lr
 2489              	.LBE6:
 2490              		.cfi_endproc
 2491              	.LFE156:
 2493              		.section	.text.USB_OTG_StopDevice,"ax",%progbits
 2494              		.align	1
 2495              		.global	USB_OTG_StopDevice
 2496              		.syntax unified
 2497              		.thumb
 2498              		.thumb_func
 2499              		.fpu fpv4-sp-d16
 2501              	USB_OTG_StopDevice:
 2502              	.LFB157:
2002:USB/core/usb_core.c ****       
2003:USB/core/usb_core.c ****     }
2004:USB/core/usb_core.c ****   }
2005:USB/core/usb_core.c **** }
2006:USB/core/usb_core.c **** 
2007:USB/core/usb_core.c **** /**
2008:USB/core/usb_core.c **** * @brief  Stop the device and clean up fifo's
2009:USB/core/usb_core.c **** * @param  None
2010:USB/core/usb_core.c **** * @retval : None
ARM GAS  /tmp/ccePzV9F.s 			page 82


2011:USB/core/usb_core.c **** */
2012:USB/core/usb_core.c **** void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
2013:USB/core/usb_core.c **** {
 2503              		.loc 1 2013 0
 2504              		.cfi_startproc
 2505              		@ args = 0, pretend = 0, frame = 0
 2506              		@ frame_needed = 0, uses_anonymous_args = 0
 2507              	.LVL290:
 2508 0000 10B5     		push	{r4, lr}
 2509              	.LCFI38:
 2510              		.cfi_def_cfa_offset 8
 2511              		.cfi_offset 4, -8
 2512              		.cfi_offset 14, -4
 2513 0002 0446     		mov	r4, r0
2014:USB/core/usb_core.c ****   uint32_t i;
2015:USB/core/usb_core.c ****   
2016:USB/core/usb_core.c ****   pdev->dev.device_status = 1;
 2514              		.loc 1 2016 0
 2515 0004 0123     		movs	r3, #1
 2516 0006 80F81231 		strb	r3, [r0, #274]
 2517              	.LVL291:
2017:USB/core/usb_core.c ****   
2018:USB/core/usb_core.c ****   for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 2518              		.loc 1 2018 0
 2519 000a 0023     		movs	r3, #0
 2520 000c 0CE0     		b	.L180
 2521              	.LVL292:
 2522              	.L181:
2019:USB/core/usb_core.c ****   {
2020:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 2523              		.loc 1 2020 0 discriminator 3
 2524 000e 1A1D     		adds	r2, r3, #4
 2525 0010 04EB8202 		add	r2, r4, r2, lsl #2
 2526 0014 9268     		ldr	r2, [r2, #8]
 2527 0016 FF21     		movs	r1, #255
 2528 0018 9160     		str	r1, [r2, #8]
2021:USB/core/usb_core.c ****     USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 2529              		.loc 1 2021 0 discriminator 3
 2530 001a 03F11402 		add	r2, r3, #20
 2531 001e 04EB8202 		add	r2, r4, r2, lsl #2
 2532 0022 5268     		ldr	r2, [r2, #4]
 2533 0024 9160     		str	r1, [r2, #8]
2018:USB/core/usb_core.c ****   {
 2534              		.loc 1 2018 0 discriminator 3
 2535 0026 0133     		adds	r3, r3, #1
 2536              	.LVL293:
 2537              	.L180:
2018:USB/core/usb_core.c ****   {
 2538              		.loc 1 2018 0 is_stmt 0 discriminator 1
 2539 0028 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 2540 002a 9342     		cmp	r3, r2
 2541 002c EFD3     		bcc	.L181
2022:USB/core/usb_core.c ****   }
2023:USB/core/usb_core.c ****   
2024:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 2542              		.loc 1 2024 0 is_stmt 1
 2543 002e 2269     		ldr	r2, [r4, #16]
ARM GAS  /tmp/ccePzV9F.s 			page 83


 2544 0030 0023     		movs	r3, #0
 2545              	.LVL294:
 2546 0032 1361     		str	r3, [r2, #16]
2025:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 2547              		.loc 1 2025 0
 2548 0034 2269     		ldr	r2, [r4, #16]
 2549 0036 5361     		str	r3, [r2, #20]
2026:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 2550              		.loc 1 2026 0
 2551 0038 2269     		ldr	r2, [r4, #16]
 2552 003a D361     		str	r3, [r2, #28]
2027:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
 2553              		.loc 1 2027 0
 2554 003c 2369     		ldr	r3, [r4, #16]
 2555 003e 4FF0FF32 		mov	r2, #-1
 2556 0042 9A61     		str	r2, [r3, #24]
2028:USB/core/usb_core.c ****   
2029:USB/core/usb_core.c ****   /* Flush the FIFO */
2030:USB/core/usb_core.c ****   USB_OTG_FlushRxFifo(pdev);
 2557              		.loc 1 2030 0
 2558 0044 2046     		mov	r0, r4
 2559              	.LVL295:
 2560 0046 FFF7FEFF 		bl	USB_OTG_FlushRxFifo
 2561              	.LVL296:
2031:USB/core/usb_core.c ****   USB_OTG_FlushTxFifo(pdev ,  0x10 );  
 2562              		.loc 1 2031 0
 2563 004a 1021     		movs	r1, #16
 2564 004c 2046     		mov	r0, r4
 2565 004e FFF7FEFF 		bl	USB_OTG_FlushTxFifo
 2566              	.LVL297:
 2567 0052 10BD     		pop	{r4, pc}
 2568              		.cfi_endproc
 2569              	.LFE157:
 2571              		.section	.text.USB_OTG_GetEPStatus,"ax",%progbits
 2572              		.align	1
 2573              		.global	USB_OTG_GetEPStatus
 2574              		.syntax unified
 2575              		.thumb
 2576              		.thumb_func
 2577              		.fpu fpv4-sp-d16
 2579              	USB_OTG_GetEPStatus:
 2580              	.LFB158:
2032:USB/core/usb_core.c **** }
2033:USB/core/usb_core.c **** 
2034:USB/core/usb_core.c **** /**
2035:USB/core/usb_core.c **** * @brief  returns the EP Status
2036:USB/core/usb_core.c **** * @param  pdev : Selected device
2037:USB/core/usb_core.c **** *         ep : endpoint structure
2038:USB/core/usb_core.c **** * @retval : EP status
2039:USB/core/usb_core.c **** */
2040:USB/core/usb_core.c **** 
2041:USB/core/usb_core.c **** uint32_t USB_OTG_GetEPStatus(USB_OTG_CORE_HANDLE *pdev ,USB_OTG_EP *ep)
2042:USB/core/usb_core.c **** {
 2581              		.loc 1 2042 0
 2582              		.cfi_startproc
 2583              		@ args = 0, pretend = 0, frame = 0
 2584              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccePzV9F.s 			page 84


 2585              		@ link register save eliminated.
 2586              	.LVL298:
2043:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
2044:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
2045:USB/core/usb_core.c ****   uint32_t Status = 0;  
2046:USB/core/usb_core.c ****   
2047:USB/core/usb_core.c ****   depctl.d32 = 0;
2048:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2587              		.loc 1 2048 0
 2588 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2589 0002 012B     		cmp	r3, #1
 2590 0004 10D0     		beq	.L190
2049:USB/core/usb_core.c ****   {
2050:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2051:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2052:USB/core/usb_core.c ****     
2053:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
2054:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
2055:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
2056:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
2057:USB/core/usb_core.c ****     else 
2058:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_VALID;     
2059:USB/core/usb_core.c ****     
2060:USB/core/usb_core.c ****   }
2061:USB/core/usb_core.c ****   else
2062:USB/core/usb_core.c ****   {
2063:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2591              		.loc 1 2063 0
 2592 0006 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2593 0008 1433     		adds	r3, r3, #20
 2594 000a 00EB8300 		add	r0, r0, r3, lsl #2
 2595              	.LVL299:
 2596 000e 4368     		ldr	r3, [r0, #4]
 2597              	.LVL300:
2064:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2598              		.loc 1 2064 0
 2599 0010 1B68     		ldr	r3, [r3]
 2600              	.LVL301:
2065:USB/core/usb_core.c ****     if (depctl.b.stall == 1)  
 2601              		.loc 1 2065 0
 2602 0012 C3F30743 		ubfx	r3, r3, #16, #8
 2603 0016 13F0200F 		tst	r3, #32
 2604 001a 1CD1     		bne	.L188
2066:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_STALL;
2067:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 2605              		.loc 1 2067 0
 2606 001c 13F0020F 		tst	r3, #2
 2607 0020 12D1     		bne	.L191
2068:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_NAK;
2069:USB/core/usb_core.c ****     else 
2070:USB/core/usb_core.c ****       Status = USB_OTG_EP_RX_VALID; 
 2608              		.loc 1 2070 0
 2609 0022 4FF44050 		mov	r0, #12288
 2610              	.LVL302:
2071:USB/core/usb_core.c ****   } 
2072:USB/core/usb_core.c ****   
2073:USB/core/usb_core.c ****   /* Return the current status */
ARM GAS  /tmp/ccePzV9F.s 			page 85


2074:USB/core/usb_core.c ****   return Status;
2075:USB/core/usb_core.c **** }
 2611              		.loc 1 2075 0
 2612 0026 7047     		bx	lr
 2613              	.LVL303:
 2614              	.L190:
2050:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2615              		.loc 1 2050 0
 2616 0028 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2617 002a 0433     		adds	r3, r3, #4
 2618 002c 00EB8300 		add	r0, r0, r3, lsl #2
 2619              	.LVL304:
 2620 0030 8368     		ldr	r3, [r0, #8]
 2621              	.LVL305:
2051:USB/core/usb_core.c ****     
 2622              		.loc 1 2051 0
 2623 0032 1B68     		ldr	r3, [r3]
 2624              	.LVL306:
2053:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_STALL;
 2625              		.loc 1 2053 0
 2626 0034 C3F30743 		ubfx	r3, r3, #16, #8
 2627 0038 13F0200F 		tst	r3, #32
 2628 003c 07D1     		bne	.L186
2055:USB/core/usb_core.c ****       Status = USB_OTG_EP_TX_NAK;
 2629              		.loc 1 2055 0
 2630 003e 13F0020F 		tst	r3, #2
 2631 0042 06D0     		beq	.L187
2056:USB/core/usb_core.c ****     else 
 2632              		.loc 1 2056 0
 2633 0044 2020     		movs	r0, #32
 2634              	.LVL307:
 2635 0046 7047     		bx	lr
 2636              	.LVL308:
 2637              	.L191:
2068:USB/core/usb_core.c ****     else 
 2638              		.loc 1 2068 0
 2639 0048 4FF40050 		mov	r0, #8192
 2640              	.LVL309:
 2641 004c 7047     		bx	lr
 2642              	.LVL310:
 2643              	.L186:
2054:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 2644              		.loc 1 2054 0
 2645 004e 1020     		movs	r0, #16
 2646              	.LVL311:
 2647 0050 7047     		bx	lr
 2648              	.LVL312:
 2649              	.L187:
2058:USB/core/usb_core.c ****     
 2650              		.loc 1 2058 0
 2651 0052 3020     		movs	r0, #48
 2652              	.LVL313:
 2653 0054 7047     		bx	lr
 2654              	.LVL314:
 2655              	.L188:
2066:USB/core/usb_core.c ****     else if (depctl.b.naksts == 1)
 2656              		.loc 1 2066 0
ARM GAS  /tmp/ccePzV9F.s 			page 86


 2657 0056 4FF48050 		mov	r0, #4096
 2658              	.LVL315:
 2659 005a 7047     		bx	lr
 2660              		.cfi_endproc
 2661              	.LFE158:
 2663              		.section	.text.USB_OTG_SetEPStatus,"ax",%progbits
 2664              		.align	1
 2665              		.global	USB_OTG_SetEPStatus
 2666              		.syntax unified
 2667              		.thumb
 2668              		.thumb_func
 2669              		.fpu fpv4-sp-d16
 2671              	USB_OTG_SetEPStatus:
 2672              	.LFB159:
2076:USB/core/usb_core.c **** 
2077:USB/core/usb_core.c **** /**
2078:USB/core/usb_core.c **** * @brief  Set the EP Status
2079:USB/core/usb_core.c **** * @param  pdev : Selected device
2080:USB/core/usb_core.c **** *         Status : new Status
2081:USB/core/usb_core.c **** *         ep : EP structure
2082:USB/core/usb_core.c **** * @retval : None
2083:USB/core/usb_core.c **** */
2084:USB/core/usb_core.c **** void USB_OTG_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep , uint32_t Status)
2085:USB/core/usb_core.c **** {
 2673              		.loc 1 2085 0
 2674              		.cfi_startproc
 2675              		@ args = 0, pretend = 0, frame = 0
 2676              		@ frame_needed = 0, uses_anonymous_args = 0
 2677              	.LVL316:
 2678 0000 10B5     		push	{r4, lr}
 2679              	.LCFI39:
 2680              		.cfi_def_cfa_offset 8
 2681              		.cfi_offset 4, -8
 2682              		.cfi_offset 14, -4
2086:USB/core/usb_core.c ****   USB_OTG_DEPCTL_TypeDef  depctl;
2087:USB/core/usb_core.c ****   __IO uint32_t *depctl_addr;
2088:USB/core/usb_core.c ****   
2089:USB/core/usb_core.c ****   depctl.d32 = 0;
2090:USB/core/usb_core.c ****   
2091:USB/core/usb_core.c ****   /* Process for IN endpoint */
2092:USB/core/usb_core.c ****   if (ep->is_in == 1)
 2683              		.loc 1 2092 0
 2684 0002 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 2685 0004 012B     		cmp	r3, #1
 2686 0006 12D0     		beq	.L206
2093:USB/core/usb_core.c ****   {
2094:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
2095:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
2096:USB/core/usb_core.c ****     
2097:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_TX_STALL)  
2098:USB/core/usb_core.c ****     {
2099:USB/core/usb_core.c ****       USB_OTG_EPSetStall(pdev, ep); return;
2100:USB/core/usb_core.c ****     }
2101:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_NAK)
2102:USB/core/usb_core.c ****       depctl.b.snak = 1;
2103:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
2104:USB/core/usb_core.c ****     {
ARM GAS  /tmp/ccePzV9F.s 			page 87


2105:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2106:USB/core/usb_core.c ****       {  
2107:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2108:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2109:USB/core/usb_core.c ****         return;
2110:USB/core/usb_core.c ****       }      
2111:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2112:USB/core/usb_core.c ****       depctl.b.usbactep = 1; 
2113:USB/core/usb_core.c ****       depctl.b.epena = 1;
2114:USB/core/usb_core.c ****     }
2115:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_DIS)
2116:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
2117:USB/core/usb_core.c ****   } 
2118:USB/core/usb_core.c ****   else /* Process for OUT endpoint */
2119:USB/core/usb_core.c ****   {
2120:USB/core/usb_core.c ****     depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 2687              		.loc 1 2120 0
 2688 0008 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2689 000a 1433     		adds	r3, r3, #20
 2690 000c 00EB8303 		add	r3, r0, r3, lsl #2
 2691 0010 5C68     		ldr	r4, [r3, #4]
 2692              	.LVL317:
2121:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
 2693              		.loc 1 2121 0
 2694 0012 2368     		ldr	r3, [r4]
 2695              	.LVL318:
2122:USB/core/usb_core.c ****     
2123:USB/core/usb_core.c ****     if (Status == USB_OTG_EP_RX_STALL)  {
 2696              		.loc 1 2123 0
 2697 0014 B2F5805F 		cmp	r2, #4096
 2698 0018 2CD0     		beq	.L207
2124:USB/core/usb_core.c ****       depctl.b.stall = 1;
2125:USB/core/usb_core.c ****     }
2126:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_NAK)
 2699              		.loc 1 2126 0
 2700 001a B2F5005F 		cmp	r2, #8192
 2701 001e 2DD0     		beq	.L208
2127:USB/core/usb_core.c ****       depctl.b.snak = 1;
2128:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 2702              		.loc 1 2128 0
 2703 0020 B2F5405F 		cmp	r2, #12288
 2704 0024 2DD0     		beq	.L209
2129:USB/core/usb_core.c ****     {
2130:USB/core/usb_core.c ****       if (depctl.b.stall == 1)
2131:USB/core/usb_core.c ****       {  
2132:USB/core/usb_core.c ****         ep->even_odd_frame = 0;
2133:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
2134:USB/core/usb_core.c ****         return;
2135:USB/core/usb_core.c ****       }  
2136:USB/core/usb_core.c ****       depctl.b.cnak = 1;
2137:USB/core/usb_core.c ****       depctl.b.usbactep = 1;    
2138:USB/core/usb_core.c ****       depctl.b.epena = 1;
2139:USB/core/usb_core.c ****     }
2140:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_DIS)
 2705              		.loc 1 2140 0
 2706 0026 3ABB     		cbnz	r2, .L197
2141:USB/core/usb_core.c ****     {
ARM GAS  /tmp/ccePzV9F.s 			page 88


2142:USB/core/usb_core.c ****       depctl.b.usbactep = 0;    
 2707              		.loc 1 2142 0
 2708 0028 6FF3CF33 		bfc	r3, #15, #1
 2709 002c 24E0     		b	.L197
 2710              	.LVL319:
 2711              	.L206:
2094:USB/core/usb_core.c ****     depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 2712              		.loc 1 2094 0
 2713 002e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 2714 0030 0433     		adds	r3, r3, #4
 2715 0032 00EB8303 		add	r3, r0, r3, lsl #2
 2716 0036 9C68     		ldr	r4, [r3, #8]
 2717              	.LVL320:
2095:USB/core/usb_core.c ****     
 2718              		.loc 1 2095 0
 2719 0038 2368     		ldr	r3, [r4]
 2720              	.LVL321:
2097:USB/core/usb_core.c ****     {
 2721              		.loc 1 2097 0
 2722 003a 102A     		cmp	r2, #16
 2723 003c 07D0     		beq	.L210
2101:USB/core/usb_core.c ****       depctl.b.snak = 1;
 2724              		.loc 1 2101 0
 2725 003e 202A     		cmp	r2, #32
 2726 0040 08D0     		beq	.L211
2103:USB/core/usb_core.c ****     {
 2727              		.loc 1 2103 0
 2728 0042 302A     		cmp	r2, #48
 2729 0044 09D0     		beq	.L212
2115:USB/core/usb_core.c ****       depctl.b.usbactep = 0;
 2730              		.loc 1 2115 0
 2731 0046 BAB9     		cbnz	r2, .L197
2116:USB/core/usb_core.c ****   } 
 2732              		.loc 1 2116 0
 2733 0048 6FF3CF33 		bfc	r3, #15, #1
 2734 004c 14E0     		b	.L197
 2735              	.L210:
2099:USB/core/usb_core.c ****     }
 2736              		.loc 1 2099 0
 2737 004e FFF7FEFF 		bl	USB_OTG_EPSetStall
 2738              	.LVL322:
 2739 0052 10BD     		pop	{r4, pc}
 2740              	.LVL323:
 2741              	.L211:
2102:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_TX_VALID)
 2742              		.loc 1 2102 0
 2743 0054 43F00063 		orr	r3, r3, #134217728
 2744              	.LVL324:
 2745 0058 0EE0     		b	.L197
 2746              	.LVL325:
 2747              	.L212:
2105:USB/core/usb_core.c ****       {  
 2748              		.loc 1 2105 0
 2749 005a 13F4001F 		tst	r3, #2097152
 2750 005e 04D1     		bne	.L213
2113:USB/core/usb_core.c ****     }
 2751              		.loc 1 2113 0
ARM GAS  /tmp/ccePzV9F.s 			page 89


 2752 0060 43F00443 		orr	r3, r3, #-2080374784
 2753              	.LVL326:
 2754 0064 43F40043 		orr	r3, r3, #32768
 2755              	.LVL327:
 2756 0068 06E0     		b	.L197
 2757              	.LVL328:
 2758              	.L213:
2107:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 2759              		.loc 1 2107 0
 2760 006a 0023     		movs	r3, #0
 2761              	.LVL329:
 2762 006c 4B71     		strb	r3, [r1, #5]
2108:USB/core/usb_core.c ****         return;
 2763              		.loc 1 2108 0
 2764 006e FFF7FEFF 		bl	USB_OTG_EPClearStall
 2765              	.LVL330:
2109:USB/core/usb_core.c ****       }      
 2766              		.loc 1 2109 0
 2767 0072 10BD     		pop	{r4, pc}
 2768              	.LVL331:
 2769              	.L207:
2124:USB/core/usb_core.c ****     }
 2770              		.loc 1 2124 0
 2771 0074 43F40013 		orr	r3, r3, #2097152
 2772              	.LVL332:
 2773              	.L197:
2143:USB/core/usb_core.c ****     }
2144:USB/core/usb_core.c ****   }
2145:USB/core/usb_core.c ****   
2146:USB/core/usb_core.c ****   USB_OTG_WRITE_REG32(depctl_addr, depctl.d32); 
 2774              		.loc 1 2146 0 discriminator 1
 2775 0078 2360     		str	r3, [r4]
 2776 007a 10BD     		pop	{r4, pc}
 2777              	.LVL333:
 2778              	.L208:
2127:USB/core/usb_core.c ****     else if (Status == USB_OTG_EP_RX_VALID)
 2779              		.loc 1 2127 0
 2780 007c 43F00063 		orr	r3, r3, #134217728
 2781              	.LVL334:
 2782 0080 FAE7     		b	.L197
 2783              	.LVL335:
 2784              	.L209:
2130:USB/core/usb_core.c ****       {  
 2785              		.loc 1 2130 0
 2786 0082 13F4001F 		tst	r3, #2097152
 2787 0086 04D1     		bne	.L214
2138:USB/core/usb_core.c ****     }
 2788              		.loc 1 2138 0
 2789 0088 43F00443 		orr	r3, r3, #-2080374784
 2790              	.LVL336:
 2791 008c 43F40043 		orr	r3, r3, #32768
 2792              	.LVL337:
 2793 0090 F2E7     		b	.L197
 2794              	.LVL338:
 2795              	.L214:
2132:USB/core/usb_core.c ****         USB_OTG_EPClearStall(pdev, ep);
 2796              		.loc 1 2132 0
ARM GAS  /tmp/ccePzV9F.s 			page 90


 2797 0092 0023     		movs	r3, #0
 2798              	.LVL339:
 2799 0094 4B71     		strb	r3, [r1, #5]
2133:USB/core/usb_core.c ****         return;
 2800              		.loc 1 2133 0
 2801 0096 FFF7FEFF 		bl	USB_OTG_EPClearStall
 2802              	.LVL340:
2134:USB/core/usb_core.c ****       }  
 2803              		.loc 1 2134 0
 2804 009a 10BD     		pop	{r4, pc}
 2805              		.cfi_endproc
 2806              	.LFE159:
 2808              		.text
 2809              	.Letext0:
 2810              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 2811              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 2812              		.file 4 "F4_CORE/core_cm4.h"
 2813              		.file 5 "USER/system_stm32f4xx.h"
 2814              		.file 6 "/usr/include/newlib/sys/lock.h"
 2815              		.file 7 "/usr/include/newlib/sys/_types.h"
 2816              		.file 8 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 2817              		.file 9 "/usr/include/newlib/sys/reent.h"
 2818              		.file 10 "USB/core/usb_regs.h"
 2819              		.file 11 "USB/core/usb_defines.h"
 2820              		.file 12 "USB/core/usb_core.h"
 2821              		.file 13 "USB/core/usb_bsp.h"
ARM GAS  /tmp/ccePzV9F.s 			page 91


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usb_core.c
     /tmp/ccePzV9F.s:18     .text.USB_OTG_EnableCommonInt:0000000000000000 $t
     /tmp/ccePzV9F.s:24     .text.USB_OTG_EnableCommonInt:0000000000000000 USB_OTG_EnableCommonInt
     /tmp/ccePzV9F.s:52     .text.USB_OTG_EnableCommonInt:0000000000000018 $d
     /tmp/ccePzV9F.s:57     .text.USB_OTG_CoreReset:0000000000000000 $t
     /tmp/ccePzV9F.s:63     .text.USB_OTG_CoreReset:0000000000000000 USB_OTG_CoreReset
     /tmp/ccePzV9F.s:147    .text.USB_OTG_CoreReset:0000000000000054 $d
     /tmp/ccePzV9F.s:152    .text.USB_OTG_WritePacket:0000000000000000 $t
     /tmp/ccePzV9F.s:159    .text.USB_OTG_WritePacket:0000000000000000 USB_OTG_WritePacket
     /tmp/ccePzV9F.s:219    .text.USB_OTG_ReadPacket:0000000000000000 $t
     /tmp/ccePzV9F.s:226    .text.USB_OTG_ReadPacket:0000000000000000 USB_OTG_ReadPacket
     /tmp/ccePzV9F.s:275    .text.USB_OTG_SelectCore:0000000000000000 $t
     /tmp/ccePzV9F.s:282    .text.USB_OTG_SelectCore:0000000000000000 USB_OTG_SelectCore
     /tmp/ccePzV9F.s:447    .text.USB_OTG_SelectCore:00000000000000d0 $d
     /tmp/ccePzV9F.s:452    .text.USB_OTG_CoreInit:0000000000000000 $t
     /tmp/ccePzV9F.s:459    .text.USB_OTG_CoreInit:0000000000000000 USB_OTG_CoreInit
     /tmp/ccePzV9F.s:589    .text.USB_OTG_EnableGlobalInt:0000000000000000 $t
     /tmp/ccePzV9F.s:596    .text.USB_OTG_EnableGlobalInt:0000000000000000 USB_OTG_EnableGlobalInt
     /tmp/ccePzV9F.s:617    .text.USB_OTG_DisableGlobalInt:0000000000000000 $t
     /tmp/ccePzV9F.s:624    .text.USB_OTG_DisableGlobalInt:0000000000000000 USB_OTG_DisableGlobalInt
     /tmp/ccePzV9F.s:645    .text.USB_OTG_FlushTxFifo:0000000000000000 $t
     /tmp/ccePzV9F.s:652    .text.USB_OTG_FlushTxFifo:0000000000000000 USB_OTG_FlushTxFifo
     /tmp/ccePzV9F.s:715    .text.USB_OTG_FlushTxFifo:0000000000000044 $d
     /tmp/ccePzV9F.s:720    .text.USB_OTG_FlushRxFifo:0000000000000000 $t
     /tmp/ccePzV9F.s:727    .text.USB_OTG_FlushRxFifo:0000000000000000 USB_OTG_FlushRxFifo
     /tmp/ccePzV9F.s:785    .text.USB_OTG_FlushRxFifo:000000000000003c $d
     /tmp/ccePzV9F.s:790    .text.USB_OTG_SetCurrentMode:0000000000000000 $t
     /tmp/ccePzV9F.s:797    .text.USB_OTG_SetCurrentMode:0000000000000000 USB_OTG_SetCurrentMode
     /tmp/ccePzV9F.s:847    .text.USB_OTG_GetMode:0000000000000000 $t
     /tmp/ccePzV9F.s:854    .text.USB_OTG_GetMode:0000000000000000 USB_OTG_GetMode
     /tmp/ccePzV9F.s:873    .text.USB_OTG_IsDeviceMode:0000000000000000 $t
     /tmp/ccePzV9F.s:880    .text.USB_OTG_IsDeviceMode:0000000000000000 USB_OTG_IsDeviceMode
     /tmp/ccePzV9F.s:904    .text.USB_OTG_IsHostMode:0000000000000000 $t
     /tmp/ccePzV9F.s:911    .text.USB_OTG_IsHostMode:0000000000000000 USB_OTG_IsHostMode
     /tmp/ccePzV9F.s:936    .text.USB_OTG_ReadCoreItr:0000000000000000 $t
     /tmp/ccePzV9F.s:943    .text.USB_OTG_ReadCoreItr:0000000000000000 USB_OTG_ReadCoreItr
     /tmp/ccePzV9F.s:966    .text.USB_OTG_ReadOtgItr:0000000000000000 $t
     /tmp/ccePzV9F.s:973    .text.USB_OTG_ReadOtgItr:0000000000000000 USB_OTG_ReadOtgItr
     /tmp/ccePzV9F.s:991    .text.USB_OTG_InitDevSpeed:0000000000000000 $t
     /tmp/ccePzV9F.s:998    .text.USB_OTG_InitDevSpeed:0000000000000000 USB_OTG_InitDevSpeed
     /tmp/ccePzV9F.s:1019   .text.USB_OTG_EnableDevInt:0000000000000000 $t
     /tmp/ccePzV9F.s:1026   .text.USB_OTG_EnableDevInt:0000000000000000 USB_OTG_EnableDevInt
     /tmp/ccePzV9F.s:1085   .text.USB_OTG_CoreInitDev:0000000000000000 $t
     /tmp/ccePzV9F.s:1092   .text.USB_OTG_CoreInitDev:0000000000000000 USB_OTG_CoreInitDev
     /tmp/ccePzV9F.s:1331   .text.USB_OTG_GetDeviceSpeed:0000000000000000 $t
     /tmp/ccePzV9F.s:1338   .text.USB_OTG_GetDeviceSpeed:0000000000000000 USB_OTG_GetDeviceSpeed
     /tmp/ccePzV9F.s:1378   .text.USB_OTG_EP0Activate:0000000000000000 $t
     /tmp/ccePzV9F.s:1385   .text.USB_OTG_EP0Activate:0000000000000000 USB_OTG_EP0Activate
     /tmp/ccePzV9F.s:1429   .text.USB_OTG_EPActivate:0000000000000000 $t
     /tmp/ccePzV9F.s:1436   .text.USB_OTG_EPActivate:0000000000000000 USB_OTG_EPActivate
     /tmp/ccePzV9F.s:1530   .text.USB_OTG_EPDeactivate:0000000000000000 $t
     /tmp/ccePzV9F.s:1537   .text.USB_OTG_EPDeactivate:0000000000000000 USB_OTG_EPDeactivate
     /tmp/ccePzV9F.s:1617   .text.USB_OTG_EPStartXfer:0000000000000000 $t
     /tmp/ccePzV9F.s:1624   .text.USB_OTG_EPStartXfer:0000000000000000 USB_OTG_EPStartXfer
     /tmp/ccePzV9F.s:1864   .text.USB_OTG_EP0StartXfer:0000000000000000 $t
     /tmp/ccePzV9F.s:1871   .text.USB_OTG_EP0StartXfer:0000000000000000 USB_OTG_EP0StartXfer
ARM GAS  /tmp/ccePzV9F.s 			page 92


     /tmp/ccePzV9F.s:2080   .text.USB_OTG_EPSetStall:0000000000000000 $t
     /tmp/ccePzV9F.s:2087   .text.USB_OTG_EPSetStall:0000000000000000 USB_OTG_EPSetStall
     /tmp/ccePzV9F.s:2150   .text.USB_OTG_EPClearStall:0000000000000000 $t
     /tmp/ccePzV9F.s:2157   .text.USB_OTG_EPClearStall:0000000000000000 USB_OTG_EPClearStall
     /tmp/ccePzV9F.s:2215   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 $t
     /tmp/ccePzV9F.s:2222   .text.USB_OTG_ReadDevAllOutEp_itr:0000000000000000 USB_OTG_ReadDevAllOutEp_itr
     /tmp/ccePzV9F.s:2246   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 $t
     /tmp/ccePzV9F.s:2253   .text.USB_OTG_ReadDevOutEP_itr:0000000000000000 USB_OTG_ReadDevOutEP_itr
     /tmp/ccePzV9F.s:2280   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 $t
     /tmp/ccePzV9F.s:2287   .text.USB_OTG_ReadDevAllInEPItr:0000000000000000 USB_OTG_ReadDevAllInEPItr
     /tmp/ccePzV9F.s:2311   .text.USB_OTG_EP0_OutStart:0000000000000000 $t
     /tmp/ccePzV9F.s:2318   .text.USB_OTG_EP0_OutStart:0000000000000000 USB_OTG_EP0_OutStart
     /tmp/ccePzV9F.s:2380   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 $t
     /tmp/ccePzV9F.s:2387   .text.USB_OTG_ActiveRemoteWakeup:0000000000000000 USB_OTG_ActiveRemoteWakeup
     /tmp/ccePzV9F.s:2452   .text.USB_OTG_UngateClock:0000000000000000 $t
     /tmp/ccePzV9F.s:2459   .text.USB_OTG_UngateClock:0000000000000000 USB_OTG_UngateClock
     /tmp/ccePzV9F.s:2494   .text.USB_OTG_StopDevice:0000000000000000 $t
     /tmp/ccePzV9F.s:2501   .text.USB_OTG_StopDevice:0000000000000000 USB_OTG_StopDevice
     /tmp/ccePzV9F.s:2572   .text.USB_OTG_GetEPStatus:0000000000000000 $t
     /tmp/ccePzV9F.s:2579   .text.USB_OTG_GetEPStatus:0000000000000000 USB_OTG_GetEPStatus
     /tmp/ccePzV9F.s:2664   .text.USB_OTG_SetEPStatus:0000000000000000 $t
     /tmp/ccePzV9F.s:2671   .text.USB_OTG_SetEPStatus:0000000000000000 USB_OTG_SetEPStatus
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
USB_OTG_BSP_uDelay
USB_OTG_BSP_mDelay
