#!/usr/bin/python3

# This is the top-level BREW V1 CPU

import sys
from pathlib import Path
import itertools

sys.path.append(str(Path(__file__).parent / ".." / ".." / ".." / "silicon"))
sys.path.append(str(Path(__file__).parent / ".." / ".." / ".." / "silicon" / "unit_tests"))

try:
    from .brew_types import *
    from .brew_utils import *

    from .pipeline import Pipeline
    from .bus_if import BusIf
    from .cpu_dma import CpuDma
    from .synth import *
    from .assembler import *
except ImportError:
    from brew_types import *
    from brew_utils import *

    from pipeline import Pipeline
    from bus_if import BusIf
    from cpu_dma import CpuDma
    from synth import *
    from assembler import *

class BrewV1Top(GenericModule):
    clk               = ClkPort()
    rst               = RstPort()

    # DRAM interface
    dram              = Output(ExternalBusIf)

    # External dma-request
    drq               = Input(Unsigned(4))

    n_int             = Input(logic)

    def construct(self, csr_base: int = 0x1, nram_base: int = 0x0, has_multiply: bool = True, has_shift: bool = True, page_bits: int = 7):
        self.csr_base = csr_base
        self.nram_base = nram_base
        self.has_multiply = has_multiply
        self.has_shift = has_shift
        self.page_bits = page_bits

        self.csr_top_level_ofs = 0
        self.csr_cpu_ver_reg    = (self.csr_base << 30) + self.csr_top_level_ofs + 0*4
        self.csr_pmem_base_reg  = (self.csr_base << 30) + self.csr_top_level_ofs + 1*4
        self.csr_pmem_limit_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 2*4
        self.csr_dmem_base_reg  = (self.csr_base << 30) + self.csr_top_level_ofs + 3*4
        self.csr_dmem_limit_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 4*4
        self.csr_ecause_reg     = (self.csr_base << 30) + self.csr_top_level_ofs + 5*4
        self.csr_eaddr_reg      = (self.csr_base << 30) + self.csr_top_level_ofs + 6*4
        self.csr_event_sel_reg  = (self.csr_base << 30) + self.csr_top_level_ofs + 7*4
        self.csr_event_cnt0_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 8*4
        self.csr_event_cnt1_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 9*4
        self.csr_event_cnt2_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 10*4
        self.csr_event_cnt3_reg = (self.csr_base << 30) + self.csr_top_level_ofs + 11*4

    def body(self):
        bus_if = BusIf(nram_base=self.nram_base)
        pipeline = Pipeline(csr_base=self.csr_base, has_multiply=self.has_multiply, has_shift=self.has_shift, page_bits=self.page_bits)
        dma = CpuDma()

        # Things that need CSR access
        ecause     = Wire(Unsigned(12))
        eaddr      = Wire(BrewAddr)
        pmem_base  = Wire(BrewMemBase)
        pmem_limit = Wire(BrewMemBase)
        dmem_base  = Wire(BrewMemBase)
        dmem_limit = Wire(BrewMemBase)

        fetch_to_bus = Wire(BusIfRequestIf)
        bus_to_fetch = Wire(BusIfResponseIf)
        mem_to_bus = Wire(BusIfRequestIf)
        bus_to_mem = Wire(BusIfResponseIf)
        dma_to_bus = Wire(BusIfDmaRequestIf)
        bus_to_dma = Wire(BusIfDmaResponseIf)
        csr_if = Wire(ApbIf)
        bus_if_reg_if = Wire(ApbIf)
        dma_reg_if = Wire(ApbIf)

        # BUS INTERFACE
        ###########################
        bus_if.fetch_request <<= fetch_to_bus
        bus_to_fetch <<= bus_if.fetch_response
        bus_if.mem_request <<= mem_to_bus
        bus_to_mem <<= bus_if.mem_response
        bus_if.dma_request <<= dma_to_bus
        bus_to_dma <<= bus_if.dma_response

        self.dram <<= bus_if.dram

        bus_if.reg_if <<= bus_if_reg_if

        # DMA
        ###########################
        dma_to_bus <<= dma.bus_req_if
        dma.bus_rsp_if <<= bus_to_dma

        dma.drq <<= self.drq

        dma.reg_if <<= dma_reg_if

        # PIPELINE
        ############################
        fetch_to_bus <<= pipeline.fetch_to_bus
        pipeline.bus_to_fetch <<= bus_to_fetch
        mem_to_bus <<= pipeline.mem_to_bus
        pipeline.bus_to_mem <<= bus_to_mem
        csr_if <<= pipeline.csr_if

        ecause <<= pipeline.ecause
        eaddr  <<= pipeline.eaddr
        pipeline.pmem_base  <<= pmem_base
        pipeline.pmem_limit <<= pmem_limit
        pipeline.dmem_base  <<= dmem_base
        pipeline.dmem_limit <<= dmem_limit

        pipeline.interrupt <<= ~self.n_int

        event_fetch_wait_on_bus = pipeline.fetch_wait_on_bus
        event_decode_wait_on_rf = pipeline.decode_wait_on_rf
        event_mem_wait_on_bus   = pipeline.mem_wait_on_bus
        event_branch_taken      = pipeline.branch_taken
        event_branch            = pipeline.branch
        event_load              = pipeline.load
        event_store             = pipeline.store
        event_execute           = pipeline.execute

        # CSR address decode
        #############################
        csr_top_level_psel = csr_if.psel & (csr_if.paddr[9:8] == 0)
        csr_event_psel     = csr_if.psel & (csr_if.paddr[9:8] == 1)
        csr_bus_if_psel    = csr_if.psel & (csr_if.paddr[9:8] == 2)
        csr_dma_psel       = csr_if.psel & (csr_if.paddr[9:8] == 3)

        top_level_prdata = Wire(Unsigned(32))
        top_level_pready = Wire(logic)

        # CSR bus routing
        #############################
        dma_reg_if.pwrite  <<= csr_if.pwrite
        dma_reg_if.psel    <<= csr_dma_psel
        dma_reg_if.penable <<= csr_if.penable
        dma_reg_if.paddr   <<= csr_if.paddr[3:0]
        dma_reg_if.pwdata  <<= csr_if.pwdata

        bus_if_reg_if.pwrite  <<= csr_if.pwrite
        bus_if_reg_if.psel    <<= csr_bus_if_psel
        bus_if_reg_if.penable <<= csr_if.penable
        bus_if_reg_if.paddr   <<= csr_if.paddr[3:0]
        bus_if_reg_if.pwdata  <<= csr_if.pwdata

        event_prdata = Wire(BrewData)

        csr_if.prdata <<= SelectOne(
            csr_dma_psel, dma_reg_if.prdata,
            csr_bus_if_psel, bus_if_reg_if.prdata,
            csr_event_psel, event_prdata,
            default_port = top_level_prdata
        )
        csr_if.pready <<= SelectOne(
            csr_dma_psel, dma_reg_if.pready,
            csr_bus_if_psel, bus_if_reg_if.pready,
            csr_event_psel, 1,
            default_port = top_level_pready
        )

        # EVENT COUNTERS
        #############################

        event_cnts = []
        event_selects = []
        event_regs = []
        event_counter_cnt = 8
        event_enabled = Wire(logic)
        event_write_strobe = csr_event_psel &  csr_if.pwrite & csr_if.penable

        for i in range(event_counter_cnt):
            event_cnt = Wire(Unsigned(20))
            event_select = Wire(Unsigned(4))
            event = Select(event_select, 1, event_fetch_wait_on_bus, event_decode_wait_on_rf, event_mem_wait_on_bus, event_branch_taken, event_branch, event_load, event_store, event_execute)
            event_cnt <<= Reg((event_cnt + 1)[event_cnt.get_num_bits()-1:0], clock_en=(event & event_enabled))
            setattr(self, f"event_cnt_{i}", event_cnt)
            setattr(self, f"event_select_{i}", event_select)
            event_cnts.append(event_cnt)
            event_selects.append(event_select)
            event_regs.append(event_select)
            event_regs.append(event_cnt)
            del event
            del event_cnt
            del event_select

        event_addr = csr_if.paddr[4:0]
        event_prdata <<= Reg(Select(
            event_addr,
            event_enabled, # Global enable register
            0,             # Reserved
            *event_regs,   # Pairs of selector/counter registers
        ))
        event_enabled <<= Reg(csr_if.pwdata[0], clock_en=(event_addr == 0) & event_write_strobe) # Global enable register
        for i, (event_cnt, event_select) in enumerate(zip(event_cnts, event_selects)):
            event_select <<= Reg(csr_if.pwdata[event_select.get_num_bits()-1:0], clock_en=(event_addr == i*2+2) & event_write_strobe) # Selector registers
            # Counters are read-only.
        del event_cnt
        del event_select

        # CSRs
        #####################

        '''
        APB signalling

                        <-- read -->      <-- write ->
            CLK     \__/^^\__/^^\__/^^\__/^^\__/^^\__/^^\__/
            psel    ___/^^^^^^^^^^^\_____/^^^^^^^^^^^\______
            penable _________/^^^^^\___________/^^^^^\______
            pready  ---------/^^^^^\-----------/^^^^^\------
            pwrite  ---/^^^^^^^^^^^\-----\___________/------
            paddr   ---<===========>-----<===========>------
            prdata  ---------<=====>------------------------
            pwdata  ---------------------<===========>------
            csr_rs  ___/^^^^^^^^^^^\________________________
            csr_wr  ___________________________/^^^^^\______
        '''

        #csr_read_strobe = csr_top_level_psel & ~csr_if.pwrite # we don't care about qualification: perform a ready every clock...
        csr_write_strobe = csr_top_level_psel &  csr_if.pwrite & csr_if.penable
        top_level_pready <<= 1

        csr_addr = Wire(Unsigned(4))
        csr_addr <<= csr_if.paddr[3:0]
        top_level_prdata <<= Reg(Select(
            csr_addr,
            ## CSR0: version and capabilities
            0x00000000,
            ## CSR1: pmem_base
            concat(pmem_base, "10'b0"),
            ## CSR2: pmem_limit
            concat(pmem_limit, "10'b0"),
            ## CSR3: dmem_base
            concat(dmem_base, "10'b0"),
            ## CSR4: dmem_limit
            concat(dmem_limit, "10'b0"),
            ## CSR5: ecause
            ecause,
            ## CSR6: eaddr
            eaddr,
        ))
        pmem_base  <<= Reg(csr_if.pwdata[31:10], clock_en=(csr_addr == 1) & csr_write_strobe)
        pmem_limit <<= Reg(csr_if.pwdata[31:10], clock_en=(csr_addr == 2) & csr_write_strobe)
        dmem_base  <<= Reg(csr_if.pwdata[31:10], clock_en=(csr_addr == 3) & csr_write_strobe)
        dmem_limit <<= Reg(csr_if.pwdata[31:10], clock_en=(csr_addr == 4) & csr_write_strobe)

def gen():
    def top():
        return BrewV1Top(csr_base=0x1, nram_base=0x0, has_multiply=True, has_shift=True, page_bits=7)

    back_end = SystemVerilog()
    back_end.yosys_fix = True
    back_end.support_cast = False
    netlist = Build.generate_rtl(top, "brew_v1_top.sv", back_end)
    top_level_name = netlist.get_module_class_name(netlist.top_level)
    cyclone_v_device = "5CEBA4U15C7"
    max_10_device = "10M04SAE144C7G"
    flow = QuartusFlow(
        target_dir="q_brew_v1_top",
        top_level="brew_v1",
        source_files=("brew_v1.sv", "brew_v1_top.sv"),
        constraint_files=("brew_v1.sdc",),
        clocks=(("clk", 100),),
        device=max_10_device,
        project_name="BREW_V1"
    )
    flow.generate()
    flow.run()

if __name__ == "__main__":
    gen()

