<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF109-605-149  </DOCNO><DOCID>09 605 149.andO;</DOCID><JOURNAL>EDN  Oct 18 1990 v35 n21A p3(2).andM;</JOURNAL><TITLE>Fujitsu to detail third-generation SPARC specs: on-chip FPU willboost execution to 5 MFLOPS. (includes a related article on theintroduction of the PCXI system at Wescon) (product announcement)</TITLE><AUTHOR>Arnold, Bill.andM;</AUTHOR><TEXT><ABSTRACT>Fujitsu plans to show selected customers at Wescon the technicaldetails of its third-generation SPARC RISC processor.andP;  The MB86903includes an on-chip floating-point unit, although it is unclearwhich manufacturer's design will be adopted.andP;  The chip willoperate at 33 and 40 MHz and provide integer performance of 20 and25 MIPS with floating-point performance of 4 and 5 MFLOPS.andP;  Theinteger unit, based on Version 7 of the SPARC architecture, has asingle-pulse clock input, 136 registers organized into eightwindows, a 4-stage pipeline to handle data interlocks, and anoptimized branch handler.andP;  A tagged operand architecture supportsartificial-intelligence languages.andP;  The MB86903 will be availablein the first quarter of 1991.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Fujitsu Ltd. (Product development).andO;Topic:     Reduced instruction set computersFloating-point arithmeticIntegrated circuitsWescon.andM;</DESCRIPT></DOC>