# é¡¹ç›® Clone æ¸…å•

> **æœ€åæ›´æ–°**: 2026-01-18
> **ç”¨é€”**: è®°å½•æ‰€æœ‰éœ€è¦ clone çš„å¼€æºé¡¹ç›®ï¼ŒæŒ‰ä¼˜å…ˆçº§å’Œé˜¶æ®µåˆ†ç±»

---

## ğŸ“‹ ç›®å½•

- [ç¬¬1ä¼˜å…ˆçº§ - ç«‹å³éœ€è¦](#ç¬¬1ä¼˜å…ˆçº§---ç«‹å³éœ€è¦phase-1-3)
- [ç¬¬2ä¼˜å…ˆçº§ - AXIå‡çº§](#ç¬¬2ä¼˜å…ˆçº§---axiå‡çº§phase-3)
- [ç¬¬3ä¼˜å…ˆçº§ - æ·±å…¥å­¦ä¹ ](#ç¬¬3ä¼˜å…ˆçº§---æ·±å…¥å­¦ä¹ phase-6ç§‹æ‹›å‡†å¤‡)
- [Clone æ‰§è¡Œè®¡åˆ’](#clone-æ‰§è¡Œè®¡åˆ’)
- [é¡¹ç›®ä¼˜å…ˆçº§æ€»ç»“](#é¡¹ç›®ä¼˜å…ˆçº§æ€»ç»“)
- [å­˜å‚¨ç©ºé—´ä¼°ç®—](#å­˜å‚¨ç©ºé—´ä¼°ç®—)

---

## ğŸ”´ ç¬¬1ä¼˜å…ˆçº§ - ç«‹å³éœ€è¦ï¼ˆPhase 1-3ï¼‰

### 1. **tiny-tpu-v2** â­â­â­â­â­

```bash
# çŠ¶æ€ï¼šâœ… å·²ä¸‹è½½
# ä½ç½®ï¼š/home/jjt/Titan_TPU_V2/_vendor/tiny-tpu-v2
git clone https://github.com/tiny-tpu-v2/tiny-tpu.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/tiny-tpu-v2/tiny-tpu
- **æ–‡æ¡£ç½‘ç«™**: https://tinytpu.com
- **Stars**: 1000+
- **è¯­è¨€**: SystemVerilog (46%) + Python (45%)
- **è§„æ¨¡**: ~2000è¡Œï¼Œ17ä¸ªSVæ–‡ä»¶
- **ç”¨é€”**: æ ¸å¿ƒTPUä»£ç ï¼Œä½ çš„é­”æ”¹åŸºç¡€
- **é˜¶æ®µ**: Phase 1-6 å…¨ç¨‹ä½¿ç”¨

**æ ¸å¿ƒæ–‡ä»¶æ¸…å•**ï¼š
| æ–‡ä»¶ | åŠŸèƒ½ | é‡è¦æ€§ | è¡Œæ•° |
|------|------|--------|------|
| `pe.sv` | Processing Element (MACå•å…ƒ) | â­â­â­â­â­ | ~100 |
| `systolic.sv` | 2Ã—2 è„‰åŠ¨é˜µåˆ— | â­â­â­â­â­ | ~200 |
| `vpu.sv` | å‘é‡å¤„ç†å•å…ƒé¡¶å±‚ | â­â­â­â­ | ~150 |
| `unified_buffer.sv` | ç»Ÿä¸€ç¼“å­˜ | â­â­â­â­ | ~100 |
| `control_unit.sv` | 94ä½ISAæ§åˆ¶å™¨ | â­â­â­â­ | ~300 |
| `tpu.sv` | TPUé¡¶å±‚ | â­â­â­â­â­ | ~200 |
| `fixedpoint.sv` | Q8.8å®šç‚¹è¿ç®—åº“ | â­â­â­ | ~400 |

**ä¸ºä»€ä¹ˆé€‰æ‹©å®ƒ**ï¼š
1. âœ… ä»£ç é‡é€‚ä¸­ï¼š~2000è¡Œï¼Œä¸€ä¸ªæœˆèƒ½è¯»å®Œ
2. âœ… SystemVerilogï¼šé¢è¯•æ ‡é…è¯­è¨€
3. âœ… æ–‡æ¡£æå¥½ï¼šæœ‰ä¸“é—¨ç½‘ç«™ tinytpu.com
4. âœ… åŠŸèƒ½å®Œæ•´ï¼šå‰å‘+åå‘ä¼ æ’­éƒ½æœ‰
5. âœ… 94ä½ISAï¼šå±•ç¤ºç³»ç»Ÿè®¾è®¡èƒ½åŠ›
6. âœ… æ´»è·ƒç»´æŠ¤ï¼šæŒç»­æ›´æ–°ä¸­

---

### 2. **verilog-axi** â­â­â­â­

```bash
# çŠ¶æ€ï¼šâœ… å·²ä¸‹è½½
# ä½ç½®ï¼š/home/jjt/Titan_TPU_V2/_vendor/verilog-axi
git clone https://github.com/alexforencich/verilog-axi.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/alexforencich/verilog-axi
- **ä½œè€…**: Alex Forencich
- **è¯­è¨€**: Verilog
- **ç”¨é€”**: åŸºç¡€AXIæ¥å£åº“
- **é˜¶æ®µ**: Phase 3ï¼ˆç³»ç»Ÿé›†æˆï¼‰

**è¯´æ˜**ï¼š
- è¿™æ˜¯åŸºç¡€ç‰ˆæœ¬ï¼Œåç»­ä¼šå‡çº§ä¸º TAXIï¼ˆSystemVerilogç‰ˆï¼‰
- å¯ä»¥å…ˆï¿½ï¿½å®ƒç†è§£ AXI åè®®
- ä»£ç é£æ ¼æ¸…æ™°ï¼Œé€‚åˆå­¦ä¹ 

---

## ğŸŸ¡ ç¬¬2ä¼˜å…ˆçº§ - AXIå‡çº§ï¼ˆPhase 3ï¼‰

### 3. **TAXI** â­â­â­â­â­ (é¦–é€‰)

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½
# å»ºè®®æ—¶é—´ï¼šWeek 5ï¼ˆç³»ç»Ÿé›†æˆå‰ï¼‰
cd /home/jjt/Titan_TPU_V2/_vendor
git clone https://github.com/fpganinja/taxi.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/fpganinja/taxi
- **ä½œè€…**: Alex Forencichï¼ˆåŒ verilog-axiï¼‰
- **è¯­è¨€**: SystemVerilog
- **ç‰¹ç‚¹**: verilog-axi çš„ SV ç»§ä»»è€…

**ä¸ºä»€ä¹ˆé¦–é€‰**ï¼š
- âœ… åŒä¸€ä½œè€…ï¼ŒAPI å…¼å®¹
- âœ… å®Œå…¨ SystemVerilogï¼Œä¸é¡¹ç›®è¯­è¨€ä¸€è‡´
- âœ… å¯ç›´æ¥æ›¿æ¢ verilog-axi
- âœ… ä»£ç é£æ ¼ç°ä»£

**å…³é”®æ¨¡å—**ï¼š
```
taxi/
â”œâ”€â”€ axi_adapter.sv
â”œâ”€â”€ axi_crossbar.sv
â”œâ”€â”€ axi_interconnect.sv
â”œâ”€â”€ axi_ram.sv
â””â”€â”€ axi_register.sv
```

**ä½¿ç”¨åœºæ™¯**ï¼š
- Phase 3 ç³»ç»Ÿé›†æˆ
- æ·»åŠ  AXI4-Lite æ¥å£
- SoC é›†æˆæ¼”ç¤º

---

### 4. **pulp-axi** â­â­â­â­

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½ï¼ˆå¯é€‰ï¼‰
# å»ºè®®æ—¶é—´ï¼šWeek 5ï¼ˆå¦‚æœéœ€è¦é«˜æ€§èƒ½æ–¹æ¡ˆï¼‰
cd /home/jjt/Titan_TPU_V2/_vendor
git clone https://github.com/pulp-platform/axi.git pulp-axi
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/pulp-platform/axi
- **æ¥æº**: ETH Zurich PULP å›¢é˜Ÿ
- **è¯­è¨€**: SystemVerilog
- **ç‰¹ç‚¹**: ç°ä»£é«˜æ€§èƒ½ SoC é¦–é€‰

**é€‚ç”¨åœºæ™¯**ï¼š
- éœ€è¦é«˜æ€§èƒ½ AXI äº¤å‰å¼€å…³
- å¤æ‚ SoC é›†æˆ
- é¢è¯• ARM/é«˜é€šç­‰å…¬å¸

**ä¼˜åŠ¿**ï¼š
- å­¦æœ¯ç•Œè®¤å¯åº¦é«˜ï¼ˆETH Zurichï¼‰
- ä»£ç è´¨é‡é«˜
- æ–‡æ¡£å®Œå–„

---

### 5. **wb2axip** â­â­â­

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½ï¼ˆå¯é€‰ï¼‰
# å»ºè®®æ—¶é—´ï¼šWeek 5ï¼ˆå¦‚æœéœ€è¦å½¢å¼åŒ–éªŒè¯ï¼‰
cd /home/jjt/Titan_TPU_V2/_vendor
git clone https://github.com/ZipCPU/wb2axip.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/ZipCPU/wb2axip
- **ä½œè€…**: ZipCPU (ä¸šç•ŒçŸ¥å)
- **è¯­è¨€**: Verilog
- **ç‰¹ç‚¹**: å½¢å¼åŒ–éªŒè¯ï¼Œæåº¦å¥å£®

**é€‚ç”¨åœºæ™¯**ï¼š
- å¼ºè°ƒè®¾è®¡å¯é æ€§
- éœ€è¦è®²å½¢å¼åŒ–éªŒè¯
- Wishbone â†” AXI æ¡¥æ¥

**ä¼˜åŠ¿**ï¼š
- å½¢å¼åŒ–éªŒè¯ä¿è¯æ­£ç¡®æ€§
- ä»£ç æåº¦å¥å£®
- é€‚åˆè®²"å¯é æ€§"æ•…äº‹

---

## ğŸŸ¢ ç¬¬3ä¼˜å…ˆçº§ - æ·±å…¥å­¦ä¹ ï¼ˆPhase 6+ï¼Œç§‹æ‹›å‡†å¤‡ï¼‰

### 6. **Gemmini** â­â­â­â­â­ (å­¦æœ¯æœ€å¼º)

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½
# å»ºè®®æ—¶é—´ï¼šWeek 13+ï¼ˆç§‹æ‹›å‡†å¤‡é˜¶æ®µï¼‰
mkdir -p /home/jjt/learning/ai-accelerators
cd /home/jjt/learning/ai-accelerators
git clone https://github.com/ucb-bar/gemmini.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/ucb-bar/gemmini
- **æ¥æº**: UC Berkeley
- **ç”Ÿæ€**: Chipyard / RISC-V
- **è¯­è¨€**: Chisel â†’ Verilog

**æ ¸å¿ƒä»·å€¼**ï¼š
- ğŸ† ä½“ç³»ç»“æ„ç ”ç©¶æ ‡æ†
- ğŸ† è½¯ç¡¬ååŒè®¾è®¡ (RoCC æ¥å£)
- ğŸ† å¯å‘é¡¶ä¼šè®ºæ–‡ (ISCA/MICRO/HPCA)
- ğŸ† å­¦æœ¯ç•Œè®¤å¯åº¦æœ€é«˜

**å­¦ä¹ è·¯å¾„**ï¼š
```
Week 1: é˜…è¯» Gemmini è®ºæ–‡
Week 2: æ­å»º Chipyard ç¯å¢ƒ
Week 3: è·‘é€š Gemmini ä»¿çœŸ
Week 4-5: ä¿®æ”¹å‚æ•°ç”Ÿæˆå˜ä½“
Week 6: å¯¹æ¯”åˆ†æ vs Titan-TPU
```

**å…³é”®è®ºæ–‡**ï¼š
- "Gemmini: An Agile Systolic Array Generator Enabling Systematic Evaluations of Deep-Learning Architectures" (DAC 2021)

**é¢è¯•ä»·å€¼**ï¼š
- å±•ç¤ºå­¦æœ¯ç ”ç©¶èƒ½åŠ›
- ç†è§£ Chisel ç¡¬ä»¶ç”Ÿæˆå™¨
- è½¯ç¡¬ååŒè®¾è®¡ç»éªŒ
- é€‚åˆç”³è¯·ç ”ç©¶å‹å²—ä½

---

### 7. **NVDLA** â­â­â­â­â­ (å·¥ä¸šæ ‡æ†)

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½
# å»ºè®®æ—¶é—´ï¼šWeek 13+ï¼ˆç§‹æ‹›å‡†å¤‡é˜¶æ®µï¼‰
cd /home/jjt/learning/ai-accelerators
git clone https://github.com/nvdla/hw.git nvdla
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/nvdla/hw
- **å®˜ç½‘**: https://nvdla.org
- **æ¥æº**: NVIDIA
- **è§„æ¨¡**: ~50000 è¡Œ Verilog

**æ ¸å¿ƒä»·å€¼**ï¼š
- ğŸ­ å·¥ä¸šçº§ NPU è®¾è®¡è§„èŒƒ
- ğŸ­ å®Œæ•´ CNN åŠ é€Ÿå™¨æ¶æ„
- ğŸ­ æ–‡æ¡£æ˜¯å­¦ä¹ æ­£è§„è®¾è®¡çš„æœ€ä½³å‚è€ƒ
- ğŸ­ é¢è¯• NVIDIA/AMD å¿…çœ‹

**é‡ç‚¹æ¨¡å—**ï¼š
| æ¨¡å— | åŠŸèƒ½ | å­¦ä¹ ä»·å€¼ |
|------|------|----------|
| CMAC | å·ç§¯æ ¸å¿ƒ | ç†è§£ MAC é˜µåˆ— |
| SDP | åå¤„ç† | æ¿€æ´»/æ± åŒ– |
| PDP | æ± åŒ– | Pooling å®ç° |
| CDMA | DMA | æ•°æ®æ¬è¿ |

**å­¦ä¹ é‡ç‚¹**ï¼š
- å·¥ä¸šçº§ä»£ç è§„èŒƒ
- æ¨¡å—åŒ–è®¾è®¡
- æ¥å£æ ‡å‡†åŒ–
- æ–‡æ¡£è§„èŒƒ

**é¢è¯•ä»·å€¼**ï¼š
- å±•ç¤ºå·¥ä¸šçº§é¡¹ç›®ç»éªŒ
- ç†è§£å®Œæ•´ NPU æ¶æ„
- é€‚åˆç”³è¯· NVIDIA/AMD/å¯’æ­¦çºª

---

### 8. **Ztachip** â­â­â­â­ (FPGAå®æˆ˜)

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½
# å»ºè®®æ—¶é—´ï¼šWeek 13+ï¼ˆå¦‚æœéœ€è¦FPGAéªŒè¯ï¼‰
cd /home/jjt/learning/ai-accelerators
git clone https://github.com/ztachip/ztachip.git
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/ztachip/ztachip
- **ç‰¹ç‚¹**: åŸºäº RISC-V çš„è½»é‡çº§ AI åŠ é€Ÿå™¨
- **å¹³å°**: Artix-7 ç­‰ä½ç«¯ FPGA
- **åº”ç”¨**: Vision AI

**æ ¸å¿ƒä»·å€¼**ï¼š
- ğŸ’¡ å¯ä»¥åœ¨ä¾¿å®œ FPGA ä¸Šè·‘é€š
- ğŸ’¡ æœ‰å®Œæ•´çš„è§†è§‰ Demo
- ğŸ’¡ é€‚åˆç¡¬ä»¶éªŒè¯å’Œæ¼”ç¤º

**é€‚ç”¨åœºæ™¯**ï¼š
- éœ€è¦å®é™…ç¡¬ä»¶æ¼”ç¤º
- å­¦ä¹  FPGA å®ç°
- å±•ç¤ºç«¯åˆ°ç«¯èƒ½åŠ›

**é¢è¯•ä»·å€¼**ï¼š
- å±•ç¤º FPGA å®æˆ˜ç»éªŒ
- æœ‰å®é™…ç¡¬ä»¶æ¼”ç¤º
- é€‚åˆç”³è¯· FPGA ç›¸å…³å²—ä½

---

### 9. **TVM-VTA** â­â­â­â­ (ç¼–è¯‘å™¨å…¨æ ˆ)

```bash
# çŠ¶æ€ï¼šğŸ“‹ å¾…ä¸‹è½½
# å»ºè®®æ—¶é—´ï¼šWeek 20+ï¼ˆç¬¬4å±‚æ‰©å±•ï¼‰
cd /home/jjt/learning/ai-accelerators
git clone https://github.com/apache/tvm.git
# VTA æ˜¯ TVM çš„ä¸€éƒ¨åˆ†
```

**é¡¹ç›®ä¿¡æ¯**ï¼š
- **GitHub**: https://github.com/apache/tvm-vta
- **å®˜ç½‘**: https://tvm.apache.org
- **ç‰¹ç‚¹**: æ¡†æ¶â†’ç¼–è¯‘å™¨â†’ç¡¬ä»¶ å…¨æµç¨‹
- **è¯­è¨€**: Chisel + Python

**æ ¸å¿ƒä»·å€¼**ï¼š
- ğŸ”— æ‰“é€š PyTorch/TensorFlow â†’ ç¼–è¯‘å™¨ â†’ ç¡¬ä»¶
- ğŸ”— å±•ç¤ºè½¯ç¡¬ååŒèƒ½åŠ›
- ğŸ”— é€‚åˆç³»ç»Ÿæ¶æ„å¸ˆæ–¹å‘

**å­¦ä¹ å†…å®¹**ï¼š
- TVM ç¼–è¯‘å™¨åŸç†
- ç®—å­ä¼˜åŒ–
- ç¡¬ä»¶åç«¯é€‚é…
- ç«¯åˆ°ç«¯æ€§èƒ½ä¼˜åŒ–

**é¢è¯•ä»·å€¼**ï¼š
- å±•ç¤ºå…¨æ ˆèƒ½åŠ›
- ç†è§£ç¼–è¯‘å™¨ä¼˜åŒ–
- é€‚åˆç”³è¯·ç³»ç»Ÿæ¶æ„å¸ˆå²—ä½

---

## ğŸ“… Clone æ‰§è¡Œè®¡åˆ’

### ç«‹å³æ‰§è¡Œï¼ˆæœ¬å‘¨ï¼‰

```bash
# æ£€æŸ¥å·²æœ‰é¡¹ç›®
cd /home/jjt/Titan_TPU_V2/_vendor
ls -la tiny-tpu-v2/    # åº”è¯¥å·²å­˜åœ¨
ls -la verilog-axi/    # åº”è¯¥å·²å­˜åœ¨

# å¦‚æœä¸å­˜åœ¨ï¼Œæ‰§è¡Œï¼š
git clone https://github.com/tiny-tpu-v2/tiny-tpu.git tiny-tpu-v2
git clone https://github.com/alexforencich/verilog-axi.git
```

---

### Week 5 æ‰§è¡Œï¼ˆç³»ç»Ÿé›†æˆå‰ï¼‰

```bash
cd /home/jjt/Titan_TPU_V2/_vendor

# Clone TAXIï¼ˆé¦–é€‰ï¼‰
echo "Cloning TAXI..."
git clone https://github.com/fpganinja/taxi.git

# å¯é€‰ï¼šå¦‚æœéœ€è¦å¯¹æ¯”ä¸åŒAXIåº“
echo "Cloning pulp-axi (optional)..."
git clone https://github.com/pulp-platform/axi.git pulp-axi

echo "Cloning wb2axip (optional)..."
git clone https://github.com/ZipCPU/wb2axip.git

echo "âœ… AXI libraries cloned!"
```

---

### Week 13+ æ‰§è¡Œï¼ˆç§‹æ‹›å‡†å¤‡ï¼‰

```bash
# åˆ›å»ºå­¦ä¹ ç›®å½•
mkdir -p /home/jjt/learning/ai-accelerators
cd /home/jjt/learning/ai-accelerators

# å­¦æœ¯ç ”ç©¶
echo "Cloning Gemmini..."
git clone https://github.com/ucb-bar/gemmini.git

# å·¥ä¸šå‚è€ƒ
echo "Cloning NVDLA..."
git clone https://github.com/nvdla/hw.git nvdla

# FPGAå®æˆ˜
echo "Cloning Ztachip..."
git clone https://github.com/ztachip/ztachip.git

# ç¼–è¯‘å™¨å…¨æ ˆï¼ˆå¯é€‰ï¼‰
echo "Cloning TVM..."
git clone https://github.com/apache/tvm.git

echo "âœ… All learning projects cloned!"
```

---

## ğŸ“Š é¡¹ç›®ä¼˜å…ˆçº§æ€»ç»“

| é¡¹ç›® | ä¼˜å…ˆçº§ | ä½•æ—¶éœ€è¦ | è§„æ¨¡ | è¯­è¨€ | ç”¨é€” |
|------|--------|----------|------|------|------|
| **tiny-tpu-v2** | â­â­â­â­â­ | ç«‹å³ | 2Kè¡Œ | SV | æ ¸å¿ƒä»£ç  |
| **verilog-axi** | â­â­â­â­ | ç«‹å³ | ä¸­ç­‰ | Verilog | åŸºç¡€AXI |
| **TAXI** | â­â­â­â­â­ | Week 5 | ä¸­ç­‰ | SV | AXIå‡çº§ï¼ˆé¦–é€‰ï¼‰ |
| **pulp-axi** | â­â­â­â­ | Week 5 | ä¸­ç­‰ | SV | å¯é€‰AXIï¼ˆé«˜æ€§èƒ½ï¼‰ |
| **wb2axip** | â­â­â­ | Week 5 | ä¸­ç­‰ | Verilog | å¯é€‰AXIï¼ˆå½¢å¼åŒ–ï¼‰ |
| **Gemmini** | â­â­â­â­â­ | Week 13+ | å¤§å‹ | Chisel | å­¦æœ¯ç ”ç©¶ |
| **NVDLA** | â­â­â­â­â­ | Week 13+ | 50Kè¡Œ | Verilog | å·¥ä¸šå‚è€ƒ |
| **Ztachip** | â­â­â­â­ | Week 13+ | ä¸­ç­‰ | SV | FPGAå®æˆ˜ |
| **TVM-VTA** | â­â­â­â­ | Week 20+ | å¤§å‹ | Chisel+Py | ç¼–è¯‘å™¨å…¨æ ˆ |

---

## ğŸ’¾ å­˜å‚¨ç©ºé—´ä¼°ç®—

```
tiny-tpu-v2:    ~10 MB
verilog-axi:    ~5 MB
TAXI:           ~5 MB
pulp-axi:       ~20 MB
wb2axip:        ~10 MB
Gemmini:        ~50 MB
NVDLA:          ~100 MB
Ztachip:        ~30 MB
TVM:            ~200 MB
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
æ€»è®¡:           ~430 MB
```

**å»ºè®®**ï¼š
- é¢„ç•™ **1GB** ç©ºé—´ï¼ˆåŒ…æ‹¬ç¼–è¯‘äº§ç‰©ï¼‰
- å®šæœŸæ¸…ç†ç¼–è¯‘ç¼“å­˜
- ä½¿ç”¨ `git clone --depth 1` å‡å°‘ç©ºé—´ï¼ˆå¦‚æœä¸éœ€è¦å®Œæ•´å†å²ï¼‰

---

## ğŸ¯ ä½¿ç”¨å»ºè®®

### 1. ä¸è¦ä¸€æ¬¡æ€§å…¨éƒ¨ clone
- âŒ é¿å…æ··ä¹±å’Œå­˜å‚¨æµªè´¹
- âœ… æŒ‰é˜¶æ®µéœ€è¦é€æ­¥ clone
- âœ… ä¿æŒé¡¹ç›®ç›®å½•æ•´æ´

### 2. æŒ‰é˜¶æ®µ clone
```
Phase 1-2 (Week 1-4):
  â†’ åªç”¨ tiny-tpu-v2

Phase 3 (Week 5-6):
  â†’ æ·»åŠ  TAXI

Phase 6+ (Week 13+):
  â†’ æ·»åŠ å­¦ä¹ é¡¹ç›®ï¼ˆGemmini/NVDLAç­‰ï¼‰
```

### 3. åˆ›å»ºåˆç†çš„ç›®å½•ç»“æ„
```
/home/jjt/
â”œâ”€â”€ Titan_TPU_V2/              # ä¸»é¡¹ç›®
â”‚   â””â”€â”€ _vendor/               # æ ¸å¿ƒä¾èµ–
â”‚       â”œâ”€â”€ tiny-tpu-v2/       # âœ…
â”‚       â”œâ”€â”€ verilog-axi/       # âœ…
â”‚       â””â”€â”€ taxi/              # Week 5
â”‚
â””â”€â”€ learning/                  # å­¦ä¹ é¡¹ç›®
    â””â”€â”€ ai-accelerators/       # Week 13+
        â”œâ”€â”€ gemmini/
        â”œâ”€â”€ nvdla/
        â”œâ”€â”€ ztachip/
        â””â”€â”€ tvm/
```

### 4. ä½¿ç”¨æµ…å…‹éš†èŠ‚çœç©ºé—´ï¼ˆå¯é€‰ï¼‰
```bash
# åªå…‹éš†æœ€æ–°ç‰ˆæœ¬ï¼Œä¸è¦å®Œæ•´å†å²
git clone --depth 1 https://github.com/xxx/xxx.git

# ä¼˜ç‚¹ï¼šèŠ‚çœç©ºé—´å’Œæ—¶é—´
# ç¼ºç‚¹ï¼šæ— æ³•æŸ¥çœ‹å†å²æäº¤
```

### 5. å®šæœŸæ›´æ–°é¡¹ç›®
```bash
# è¿›å…¥é¡¹ç›®ç›®å½•
cd /home/jjt/Titan_TPU_V2/_vendor/tiny-tpu-v2

# æ‹‰å–æœ€æ–°æ›´æ–°
git pull origin main

# æŸ¥çœ‹æ›´æ–°å†…å®¹
git log --oneline -10
```

---

## ğŸ“ æ£€æŸ¥æ¸…å•

### Phase 1-2 æ£€æŸ¥ï¼ˆå½“å‰ï¼‰
- [x] tiny-tpu-v2 å·²ä¸‹è½½
- [x] verilog-axi å·²ä¸‹è½½
- [ ] éªŒè¯é¡¹ç›®å¯ç¼–è¯‘
- [ ] é˜…è¯»æ ¸å¿ƒä»£ç 

### Phase 3 æ£€æŸ¥ï¼ˆWeek 5ï¼‰
- [ ] TAXI å·²ä¸‹è½½
- [ ] ç†è§£ AXI åè®®
- [ ] æµ‹è¯• AXI æ¨¡å—

### Phase 6+ æ£€æŸ¥ï¼ˆWeek 13+ï¼‰
- [ ] Gemmini å·²ä¸‹è½½
- [ ] NVDLA å·²ä¸‹è½½
- [ ] é€‰æ‹©æ€§ä¸‹è½½ Ztachip/TVM
- [ ] å¼€å§‹æ·±å…¥å­¦ä¹ 

---

## ğŸ”— å¿«é€Ÿé“¾æ¥

### æ ¸å¿ƒé¡¹ç›®
- tiny-tpu-v2: https://github.com/tiny-tpu-v2/tiny-tpu
- æ–‡æ¡£ç½‘ç«™: https://tinytpu.com

### AXI åº“
- TAXI: https://github.com/fpganinja/taxi
- pulp-axi: https://github.com/pulp-platform/axi
- wb2axip: https://github.com/ZipCPU/wb2axip
- verilog-axi: https://github.com/alexforencich/verilog-axi

### å­¦ä¹ é¡¹ç›®
- Gemmini: https://github.com/ucb-bar/gemmini
- NVDLA: https://github.com/nvdla/hw
- NVDLA å®˜ç½‘: https://nvdla.org
- Ztachip: https://github.com/ztachip/ztachip
- TVM: https://github.com/apache/tvm
- TVM å®˜ç½‘: https://tvm.apache.org

---

## ğŸ“Œ æ›´æ–°æ—¥å¿—

### 2026-01-18
- âœ… åˆ›å»ºé¡¹ç›® clone æ¸…å•
- âœ… æ•´ç†9ä¸ªæ ¸å¿ƒé¡¹ç›®
- âœ… æŒ‰ä¼˜å…ˆçº§å’Œé˜¶æ®µåˆ†ç±»
- âœ… æ·»åŠ æ‰§è¡Œè®¡åˆ’å’Œä½¿ç”¨å»ºè®®

---

*æœ€åæ›´æ–°: 2026-01-18 | ç‰ˆæœ¬: v1.0*
