**RM0364** **Revision history**

# **33 Revision history**


**Table 163. Document revision history**





|Date|Revision|Changes|
|---|---|---|
|29-Jun-2014|1|Initial release.|
|29-Sep-2015|2|Added_Section 9: Peripheral interconnect matrix_<br>Updated<br>Section 18.4.24: TIM1 option registers (TIM1_OR), Section 21: High<br>Resolution Timer (HRTIM),_Section 5: Power control (PWR)_, <br>_Section 14: Digital-to-analog converter (DAC1 and DAC2)_|
|06-Sep-2017|3|Bits 1,2,3,18,21,24,26,27,28,29,31 updated in the following sections:<br>–_ Section 11.2.6: External and internal interrupt/event line mapping_ <br>and note updated<br>–_ Section 11.3.1: Interrupt mask register (EXTI_IMR1)_ and note<br>updated<br>_– Section 11.3.2: Event mask register (EXTI_EMR1)_<br>_– Section 11.3.3: Rising trigger selection register (EXTI_RTSR1)_<br>_– Section 11.3.4: Falling trigger selection register (EXTI_FTSR1)_<br>_– Section 11.3.5: Software interrupt event register (EXTI_SWIER1)_<br>–_ Section 11.3.6: Pending register (EXTI_PR1)_,_Section 11.3.7:_<br>_Interrupt mask register (EXTI_IMR2)_ and note removed<br>_– Section 11.3.8: Event mask register (EXTI_EMR2)_<br>_– Section 11.3.9: Rising trigger selection register (EXTI_RTSR2)_<br>_– Section 11.3.10: Falling trigger selection register (EXTI_FTSR2)_<br>_– Section 11.3.11: Software interrupt event register (EXTI_SWIER2)_<br>_– Section 11.3.12: Pending register (EXTI_PR2)_<br>Updated_Section 26.6.16: RTC tamper and alternate function_<br>_configuration register (RTC_TAFCR)_ to modify bits 5 and 6.|
|16-Jun-2020|4|Updated:<br>– Sections order (homogeneous STM32 reference manuals)<br>–_ Section 1: Documentation conventions_<br>–_ Section 2.2: Memory organization_<br>–_ Section 11: Direct memory access controller (DMA)_<br>–_ Section 17.6.10: TSC I/O group x counter register (TSC_IOGxCR)_<br>–_ Section 21.3.6: Set/reset events priorities and narrow pulses_<br>_management_<br>–_ Section 18.4.7: TIM1 capture/compare mode register 1 [alternate]_<br>_(TIM1_CCMR1)_<br>–_ Section 18.4.9: TIM1 capture/compare mode register 2 [alternate]_<br>_(TIM1_CCMR2)_<br>–_ Figure 321: Watchdog block diagram_<br>–_ Section 26.3.4: Real-time clock and calendar_<br>–_ Section 27.4.1: I2C block diagram_<br>–_ Section 27.5: I2C low-power modes_<br>–_ Section 27.6: I2C interrupts_|


RM0364 Rev 4 1119/1124



1119


