Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0870d5aeb234c6ca75b39bc70b493d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_38_sim_behav xil_defaultlib.decoder_38_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_out' on this module [C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/testbench.v:15]
ERROR: [VRFC 10-3180] cannot find port 'en' on this module [C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/testbench.v:14]
ERROR: [VRFC 10-3180] cannot find port 'data_in' on this module [C:/Users/86157/Desktop/Study/数字逻辑设计/实验一/decorder_38/testbench.v:13]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
