
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022f0 <.init>:
  4022f0:	stp	x29, x30, [sp, #-16]!
  4022f4:	mov	x29, sp
  4022f8:	bl	402ab0 <ferror@plt+0x60>
  4022fc:	ldp	x29, x30, [sp], #16
  402300:	ret

Disassembly of section .plt:

0000000000402310 <memcpy@plt-0x20>:
  402310:	stp	x16, x30, [sp, #-16]!
  402314:	adrp	x16, 42a000 <ferror@plt+0x275b0>
  402318:	ldr	x17, [x16, #4088]
  40231c:	add	x16, x16, #0xff8
  402320:	br	x17
  402324:	nop
  402328:	nop
  40232c:	nop

0000000000402330 <memcpy@plt>:
  402330:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16]
  402338:	add	x16, x16, #0x0
  40233c:	br	x17

0000000000402340 <recvmsg@plt>:
  402340:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #8]
  402348:	add	x16, x16, #0x8
  40234c:	br	x17

0000000000402350 <strtoul@plt>:
  402350:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #16]
  402358:	add	x16, x16, #0x10
  40235c:	br	x17

0000000000402360 <strlen@plt>:
  402360:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #24]
  402368:	add	x16, x16, #0x18
  40236c:	br	x17

0000000000402370 <exit@plt>:
  402370:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #32]
  402378:	add	x16, x16, #0x20
  40237c:	br	x17

0000000000402380 <mount@plt>:
  402380:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #40]
  402388:	add	x16, x16, #0x28
  40238c:	br	x17

0000000000402390 <perror@plt>:
  402390:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #48]
  402398:	add	x16, x16, #0x30
  40239c:	br	x17

00000000004023a0 <__cmsg_nxthdr@plt>:
  4023a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #56]
  4023a8:	add	x16, x16, #0x38
  4023ac:	br	x17

00000000004023b0 <strtoll@plt>:
  4023b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #64]
  4023b8:	add	x16, x16, #0x40
  4023bc:	br	x17

00000000004023c0 <strnlen@plt>:
  4023c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #72]
  4023c8:	add	x16, x16, #0x48
  4023cc:	br	x17

00000000004023d0 <strtod@plt>:
  4023d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #80]
  4023d8:	add	x16, x16, #0x50
  4023dc:	br	x17

00000000004023e0 <geteuid@plt>:
  4023e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #88]
  4023e8:	add	x16, x16, #0x58
  4023ec:	br	x17

00000000004023f0 <sethostent@plt>:
  4023f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #96]
  4023f8:	add	x16, x16, #0x60
  4023fc:	br	x17

0000000000402400 <bind@plt>:
  402400:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #104]
  402408:	add	x16, x16, #0x68
  40240c:	br	x17

0000000000402410 <setbuffer@plt>:
  402410:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #112]
  402418:	add	x16, x16, #0x70
  40241c:	br	x17

0000000000402420 <readlink@plt>:
  402420:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #120]
  402428:	add	x16, x16, #0x78
  40242c:	br	x17

0000000000402430 <ftell@plt>:
  402430:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #128]
  402438:	add	x16, x16, #0x80
  40243c:	br	x17

0000000000402440 <sprintf@plt>:
  402440:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #136]
  402448:	add	x16, x16, #0x88
  40244c:	br	x17

0000000000402450 <getuid@plt>:
  402450:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #144]
  402458:	add	x16, x16, #0x90
  40245c:	br	x17

0000000000402460 <putc@plt>:
  402460:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #152]
  402468:	add	x16, x16, #0x98
  40246c:	br	x17

0000000000402470 <opendir@plt>:
  402470:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #160]
  402478:	add	x16, x16, #0xa0
  40247c:	br	x17

0000000000402480 <strftime@plt>:
  402480:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #168]
  402488:	add	x16, x16, #0xa8
  40248c:	br	x17

0000000000402490 <fputc@plt>:
  402490:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #176]
  402498:	add	x16, x16, #0xb0
  40249c:	br	x17

00000000004024a0 <getprotobyname@plt>:
  4024a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #184]
  4024a8:	add	x16, x16, #0xb8
  4024ac:	br	x17

00000000004024b0 <unshare@plt>:
  4024b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #192]
  4024b8:	add	x16, x16, #0xc0
  4024bc:	br	x17

00000000004024c0 <snprintf@plt>:
  4024c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #200]
  4024c8:	add	x16, x16, #0xc8
  4024cc:	br	x17

00000000004024d0 <umount2@plt>:
  4024d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #208]
  4024d8:	add	x16, x16, #0xd0
  4024dc:	br	x17

00000000004024e0 <fileno@plt>:
  4024e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #216]
  4024e8:	add	x16, x16, #0xd8
  4024ec:	br	x17

00000000004024f0 <localtime@plt>:
  4024f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #224]
  4024f8:	add	x16, x16, #0xe0
  4024fc:	br	x17

0000000000402500 <fclose@plt>:
  402500:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #232]
  402508:	add	x16, x16, #0xe8
  40250c:	br	x17

0000000000402510 <atoi@plt>:
  402510:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #240]
  402518:	add	x16, x16, #0xf0
  40251c:	br	x17

0000000000402520 <time@plt>:
  402520:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #248]
  402528:	add	x16, x16, #0xf8
  40252c:	br	x17

0000000000402530 <malloc@plt>:
  402530:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #256]
  402538:	add	x16, x16, #0x100
  40253c:	br	x17

0000000000402540 <setsockopt@plt>:
  402540:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #264]
  402548:	add	x16, x16, #0x108
  40254c:	br	x17

0000000000402550 <popen@plt>:
  402550:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #272]
  402558:	add	x16, x16, #0x110
  40255c:	br	x17

0000000000402560 <__isoc99_fscanf@plt>:
  402560:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #280]
  402568:	add	x16, x16, #0x118
  40256c:	br	x17

0000000000402570 <strncmp@plt>:
  402570:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #288]
  402578:	add	x16, x16, #0x120
  40257c:	br	x17

0000000000402580 <__libc_start_main@plt>:
  402580:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #296]
  402588:	add	x16, x16, #0x128
  40258c:	br	x17

0000000000402590 <strcat@plt>:
  402590:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #304]
  402598:	add	x16, x16, #0x130
  40259c:	br	x17

00000000004025a0 <if_indextoname@plt>:
  4025a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #312]
  4025a8:	add	x16, x16, #0x138
  4025ac:	br	x17

00000000004025b0 <memset@plt>:
  4025b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #320]
  4025b8:	add	x16, x16, #0x140
  4025bc:	br	x17

00000000004025c0 <gettimeofday@plt>:
  4025c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #328]
  4025c8:	add	x16, x16, #0x148
  4025cc:	br	x17

00000000004025d0 <sendmsg@plt>:
  4025d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #336]
  4025d8:	add	x16, x16, #0x150
  4025dc:	br	x17

00000000004025e0 <calloc@plt>:
  4025e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #344]
  4025e8:	add	x16, x16, #0x158
  4025ec:	br	x17

00000000004025f0 <cap_get_flag@plt>:
  4025f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #352]
  4025f8:	add	x16, x16, #0x160
  4025fc:	br	x17

0000000000402600 <bcmp@plt>:
  402600:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #360]
  402608:	add	x16, x16, #0x168
  40260c:	br	x17

0000000000402610 <strcasecmp@plt>:
  402610:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #368]
  402618:	add	x16, x16, #0x170
  40261c:	br	x17

0000000000402620 <realloc@plt>:
  402620:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #376]
  402628:	add	x16, x16, #0x178
  40262c:	br	x17

0000000000402630 <cap_set_proc@plt>:
  402630:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #384]
  402638:	add	x16, x16, #0x180
  40263c:	br	x17

0000000000402640 <strdup@plt>:
  402640:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #392]
  402648:	add	x16, x16, #0x188
  40264c:	br	x17

0000000000402650 <closedir@plt>:
  402650:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #400]
  402658:	add	x16, x16, #0x190
  40265c:	br	x17

0000000000402660 <strerror@plt>:
  402660:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #408]
  402668:	add	x16, x16, #0x198
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #416]
  402678:	add	x16, x16, #0x1a0
  40267c:	br	x17

0000000000402680 <strrchr@plt>:
  402680:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #424]
  402688:	add	x16, x16, #0x1a8
  40268c:	br	x17

0000000000402690 <recv@plt>:
  402690:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #432]
  402698:	add	x16, x16, #0x1b0
  40269c:	br	x17

00000000004026a0 <__gmon_start__@plt>:
  4026a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #440]
  4026a8:	add	x16, x16, #0x1b8
  4026ac:	br	x17

00000000004026b0 <abort@plt>:
  4026b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #448]
  4026b8:	add	x16, x16, #0x1c0
  4026bc:	br	x17

00000000004026c0 <getservbyport@plt>:
  4026c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #456]
  4026c8:	add	x16, x16, #0x1c8
  4026cc:	br	x17

00000000004026d0 <gnu_dev_major@plt>:
  4026d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #464]
  4026d8:	add	x16, x16, #0x1d0
  4026dc:	br	x17

00000000004026e0 <feof@plt>:
  4026e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #472]
  4026e8:	add	x16, x16, #0x1d8
  4026ec:	br	x17

00000000004026f0 <puts@plt>:
  4026f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #480]
  4026f8:	add	x16, x16, #0x1e0
  4026fc:	br	x17

0000000000402700 <gethostbyname2@plt>:
  402700:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #488]
  402708:	add	x16, x16, #0x1e8
  40270c:	br	x17

0000000000402710 <getopt_long@plt>:
  402710:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #496]
  402718:	add	x16, x16, #0x1f0
  40271c:	br	x17

0000000000402720 <strcmp@plt>:
  402720:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #504]
  402728:	add	x16, x16, #0x1f8
  40272c:	br	x17

0000000000402730 <__ctype_b_loc@plt>:
  402730:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #512]
  402738:	add	x16, x16, #0x200
  40273c:	br	x17

0000000000402740 <strtol@plt>:
  402740:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #520]
  402748:	add	x16, x16, #0x208
  40274c:	br	x17

0000000000402750 <cap_get_proc@plt>:
  402750:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #528]
  402758:	add	x16, x16, #0x210
  40275c:	br	x17

0000000000402760 <fread@plt>:
  402760:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #536]
  402768:	add	x16, x16, #0x218
  40276c:	br	x17

0000000000402770 <getline@plt>:
  402770:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #544]
  402778:	add	x16, x16, #0x220
  40277c:	br	x17

0000000000402780 <gethostbyaddr@plt>:
  402780:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #552]
  402788:	add	x16, x16, #0x228
  40278c:	br	x17

0000000000402790 <statvfs64@plt>:
  402790:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #560]
  402798:	add	x16, x16, #0x230
  40279c:	br	x17

00000000004027a0 <free@plt>:
  4027a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #568]
  4027a8:	add	x16, x16, #0x238
  4027ac:	br	x17

00000000004027b0 <inet_pton@plt>:
  4027b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #576]
  4027b8:	add	x16, x16, #0x240
  4027bc:	br	x17

00000000004027c0 <readdir64@plt>:
  4027c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #584]
  4027c8:	add	x16, x16, #0x248
  4027cc:	br	x17

00000000004027d0 <send@plt>:
  4027d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #592]
  4027d8:	add	x16, x16, #0x250
  4027dc:	br	x17

00000000004027e0 <strspn@plt>:
  4027e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #600]
  4027e8:	add	x16, x16, #0x258
  4027ec:	br	x17

00000000004027f0 <strchr@plt>:
  4027f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #608]
  4027f8:	add	x16, x16, #0x260
  4027fc:	br	x17

0000000000402800 <strtoull@plt>:
  402800:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #616]
  402808:	add	x16, x16, #0x268
  40280c:	br	x17

0000000000402810 <fwrite@plt>:
  402810:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #624]
  402818:	add	x16, x16, #0x270
  40281c:	br	x17

0000000000402820 <fnmatch@plt>:
  402820:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #632]
  402828:	add	x16, x16, #0x278
  40282c:	br	x17

0000000000402830 <socket@plt>:
  402830:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #640]
  402838:	add	x16, x16, #0x280
  40283c:	br	x17

0000000000402840 <fflush@plt>:
  402840:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #648]
  402848:	add	x16, x16, #0x288
  40284c:	br	x17

0000000000402850 <gnu_dev_minor@plt>:
  402850:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #656]
  402858:	add	x16, x16, #0x290
  40285c:	br	x17

0000000000402860 <strcpy@plt>:
  402860:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #664]
  402868:	add	x16, x16, #0x298
  40286c:	br	x17

0000000000402870 <getprotobynumber@plt>:
  402870:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #672]
  402878:	add	x16, x16, #0x2a0
  40287c:	br	x17

0000000000402880 <fopen64@plt>:
  402880:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #680]
  402888:	add	x16, x16, #0x2a8
  40288c:	br	x17

0000000000402890 <setns@plt>:
  402890:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #688]
  402898:	add	x16, x16, #0x2b0
  40289c:	br	x17

00000000004028a0 <cap_clear@plt>:
  4028a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #696]
  4028a8:	add	x16, x16, #0x2b8
  4028ac:	br	x17

00000000004028b0 <isatty@plt>:
  4028b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #704]
  4028b8:	add	x16, x16, #0x2c0
  4028bc:	br	x17

00000000004028c0 <sysconf@plt>:
  4028c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #712]
  4028c8:	add	x16, x16, #0x2c8
  4028cc:	br	x17

00000000004028d0 <open64@plt>:
  4028d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #720]
  4028d8:	add	x16, x16, #0x2d0
  4028dc:	br	x17

00000000004028e0 <asctime@plt>:
  4028e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #728]
  4028e8:	add	x16, x16, #0x2d8
  4028ec:	br	x17

00000000004028f0 <cap_free@plt>:
  4028f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #736]
  4028f8:	add	x16, x16, #0x2e0
  4028fc:	br	x17

0000000000402900 <setservent@plt>:
  402900:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #744]
  402908:	add	x16, x16, #0x2e8
  40290c:	br	x17

0000000000402910 <if_nametoindex@plt>:
  402910:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #752]
  402918:	add	x16, x16, #0x2f0
  40291c:	br	x17

0000000000402920 <strchrnul@plt>:
  402920:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #760]
  402928:	add	x16, x16, #0x2f8
  40292c:	br	x17

0000000000402930 <strstr@plt>:
  402930:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #768]
  402938:	add	x16, x16, #0x300
  40293c:	br	x17

0000000000402940 <__isoc99_sscanf@plt>:
  402940:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #776]
  402948:	add	x16, x16, #0x308
  40294c:	br	x17

0000000000402950 <vsnprintf@plt>:
  402950:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #784]
  402958:	add	x16, x16, #0x310
  40295c:	br	x17

0000000000402960 <strncpy@plt>:
  402960:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #792]
  402968:	add	x16, x16, #0x318
  40296c:	br	x17

0000000000402970 <pclose@plt>:
  402970:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #800]
  402978:	add	x16, x16, #0x320
  40297c:	br	x17

0000000000402980 <strcspn@plt>:
  402980:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402984:	ldr	x17, [x16, #808]
  402988:	add	x16, x16, #0x328
  40298c:	br	x17

0000000000402990 <vfprintf@plt>:
  402990:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402994:	ldr	x17, [x16, #816]
  402998:	add	x16, x16, #0x330
  40299c:	br	x17

00000000004029a0 <printf@plt>:
  4029a0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #824]
  4029a8:	add	x16, x16, #0x338
  4029ac:	br	x17

00000000004029b0 <__assert_fail@plt>:
  4029b0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #832]
  4029b8:	add	x16, x16, #0x340
  4029bc:	br	x17

00000000004029c0 <__errno_location@plt>:
  4029c0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #840]
  4029c8:	add	x16, x16, #0x348
  4029cc:	br	x17

00000000004029d0 <getenv@plt>:
  4029d0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #848]
  4029d8:	add	x16, x16, #0x350
  4029dc:	br	x17

00000000004029e0 <putchar@plt>:
  4029e0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #856]
  4029e8:	add	x16, x16, #0x358
  4029ec:	br	x17

00000000004029f0 <getsockname@plt>:
  4029f0:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #864]
  4029f8:	add	x16, x16, #0x360
  4029fc:	br	x17

0000000000402a00 <getservbyname@plt>:
  402a00:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #872]
  402a08:	add	x16, x16, #0x368
  402a0c:	br	x17

0000000000402a10 <fprintf@plt>:
  402a10:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #880]
  402a18:	add	x16, x16, #0x370
  402a1c:	br	x17

0000000000402a20 <fgets@plt>:
  402a20:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #888]
  402a28:	add	x16, x16, #0x378
  402a2c:	br	x17

0000000000402a30 <inet_ntop@plt>:
  402a30:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #896]
  402a38:	add	x16, x16, #0x380
  402a3c:	br	x17

0000000000402a40 <ioctl@plt>:
  402a40:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #904]
  402a48:	add	x16, x16, #0x388
  402a4c:	br	x17

0000000000402a50 <ferror@plt>:
  402a50:	adrp	x16, 42b000 <memcpy@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #912]
  402a58:	add	x16, x16, #0x390
  402a5c:	br	x17

Disassembly of section .text:

0000000000402a60 <.text>:
  402a60:	mov	x29, #0x0                   	// #0
  402a64:	mov	x30, #0x0                   	// #0
  402a68:	mov	x5, x0
  402a6c:	ldr	x1, [sp]
  402a70:	add	x2, sp, #0x8
  402a74:	mov	x6, sp
  402a78:	movz	x0, #0x0, lsl #48
  402a7c:	movk	x0, #0x0, lsl #32
  402a80:	movk	x0, #0x40, lsl #16
  402a84:	movk	x0, #0x35e4
  402a88:	movz	x3, #0x0, lsl #48
  402a8c:	movk	x3, #0x0, lsl #32
  402a90:	movk	x3, #0x41, lsl #16
  402a94:	movk	x3, #0x4e90
  402a98:	movz	x4, #0x0, lsl #48
  402a9c:	movk	x4, #0x0, lsl #32
  402aa0:	movk	x4, #0x41, lsl #16
  402aa4:	movk	x4, #0x4f10
  402aa8:	bl	402580 <__libc_start_main@plt>
  402aac:	bl	4026b0 <abort@plt>
  402ab0:	adrp	x0, 42a000 <ferror@plt+0x275b0>
  402ab4:	ldr	x0, [x0, #4040]
  402ab8:	cbz	x0, 402ac0 <ferror@plt+0x70>
  402abc:	b	4026a0 <__gmon_start__@plt>
  402ac0:	ret
  402ac4:	nop
  402ac8:	adrp	x0, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402acc:	add	x0, x0, #0xdc8
  402ad0:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402ad4:	add	x1, x1, #0xdc8
  402ad8:	cmp	x1, x0
  402adc:	b.eq	402af4 <ferror@plt+0xa4>  // b.none
  402ae0:	adrp	x1, 414000 <ferror@plt+0x115b0>
  402ae4:	ldr	x1, [x1, #3888]
  402ae8:	cbz	x1, 402af4 <ferror@plt+0xa4>
  402aec:	mov	x16, x1
  402af0:	br	x16
  402af4:	ret
  402af8:	adrp	x0, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402afc:	add	x0, x0, #0xdc8
  402b00:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b04:	add	x1, x1, #0xdc8
  402b08:	sub	x1, x1, x0
  402b0c:	lsr	x2, x1, #63
  402b10:	add	x1, x2, x1, asr #3
  402b14:	cmp	xzr, x1, asr #1
  402b18:	asr	x1, x1, #1
  402b1c:	b.eq	402b34 <ferror@plt+0xe4>  // b.none
  402b20:	adrp	x2, 414000 <ferror@plt+0x115b0>
  402b24:	ldr	x2, [x2, #3896]
  402b28:	cbz	x2, 402b34 <ferror@plt+0xe4>
  402b2c:	mov	x16, x2
  402b30:	br	x16
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	mov	x29, sp
  402b40:	str	x19, [sp, #16]
  402b44:	adrp	x19, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402b48:	ldrb	w0, [x19, #3568]
  402b4c:	cbnz	w0, 402b5c <ferror@plt+0x10c>
  402b50:	bl	402ac8 <ferror@plt+0x78>
  402b54:	mov	w0, #0x1                   	// #1
  402b58:	strb	w0, [x19, #3568]
  402b5c:	ldr	x19, [sp, #16]
  402b60:	ldp	x29, x30, [sp], #32
  402b64:	ret
  402b68:	b	402af8 <ferror@plt+0xa8>
  402b6c:	sub	sp, sp, #0x160
  402b70:	add	x8, sp, #0x20
  402b74:	movi	v0.2d, #0x0
  402b78:	stp	x29, x30, [sp, #304]
  402b7c:	str	x28, [sp, #320]
  402b80:	stp	x20, x19, [sp, #336]
  402b84:	add	x29, sp, #0x130
  402b88:	mov	x20, x0
  402b8c:	stp	q0, q0, [sp, #32]
  402b90:	stp	q0, q0, [sp, #64]
  402b94:	stp	q0, q0, [sp, #96]
  402b98:	str	q0, [sp, #128]
  402b9c:	stp	q0, q0, [x8, #112]
  402ba0:	stp	q0, q0, [x8, #144]
  402ba4:	stp	q0, q0, [x8, #176]
  402ba8:	stp	q0, q0, [x8, #208]
  402bac:	str	q0, [x8, #240]
  402bb0:	stur	q0, [x8, #252]
  402bb4:	stp	xzr, xzr, [sp, #16]
  402bb8:	bl	402c60 <ferror@plt+0x210>
  402bbc:	mov	w19, w0
  402bc0:	cbnz	w0, 402c14 <ferror@plt+0x1c4>
  402bc4:	add	x1, sp, #0x8
  402bc8:	mov	x0, x20
  402bcc:	mov	w2, wzr
  402bd0:	bl	402350 <strtoul@plt>
  402bd4:	ldr	x9, [sp, #8]
  402bd8:	cbz	x9, 402c50 <ferror@plt+0x200>
  402bdc:	cmp	x9, x20
  402be0:	mov	w8, w19
  402be4:	b.eq	402c10 <ferror@plt+0x1c0>  // b.none
  402be8:	ldrb	w8, [x9]
  402bec:	lsr	x9, x0, #32
  402bf0:	cmp	w8, #0x0
  402bf4:	cset	w8, ne  // ne = any
  402bf8:	cmp	x9, #0x0
  402bfc:	cset	w9, ne  // ne = any
  402c00:	orr	w8, w9, w8
  402c04:	cmp	w8, #0x0
  402c08:	csel	w19, wzr, w0, ne  // ne = any
  402c0c:	eor	w8, w8, #0x1
  402c10:	cbz	w8, 402c58 <ferror@plt+0x208>
  402c14:	mov	w0, #0x120                 	// #288
  402c18:	bl	402530 <malloc@plt>
  402c1c:	add	x1, sp, #0x20
  402c20:	mov	w2, #0x10c                 	// #268
  402c24:	mov	x20, x0
  402c28:	bl	402330 <memcpy@plt>
  402c2c:	ldr	q0, [sp, #16]
  402c30:	str	w19, [x20, #268]
  402c34:	str	q0, [x20, #272]
  402c38:	mov	x0, x20
  402c3c:	ldp	x20, x19, [sp, #336]
  402c40:	ldr	x28, [sp, #320]
  402c44:	ldp	x29, x30, [sp, #304]
  402c48:	add	sp, sp, #0x160
  402c4c:	ret
  402c50:	mov	w8, w19
  402c54:	cbnz	w8, 402c14 <ferror@plt+0x1c4>
  402c58:	mov	x20, xzr
  402c5c:	b	402c38 <ferror@plt+0x1e8>
  402c60:	stp	x29, x30, [sp, #-32]!
  402c64:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402c68:	ldrb	w8, [x8, #3676]
  402c6c:	str	x19, [sp, #16]
  402c70:	mov	x19, x0
  402c74:	mov	x29, sp
  402c78:	tbnz	w8, #0, 402c80 <ferror@plt+0x230>
  402c7c:	bl	4057dc <ferror@plt+0x2d8c>
  402c80:	mov	x0, x19
  402c84:	bl	4102ac <ferror@plt+0xd85c>
  402c88:	ldr	x19, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #32
  402c90:	ret
  402c94:	sub	sp, sp, #0x190
  402c98:	stp	x22, x21, [sp, #368]
  402c9c:	add	x22, sp, #0x10
  402ca0:	movi	v0.2d, #0x0
  402ca4:	mov	w8, #0xffffffff            	// #-1
  402ca8:	stp	q0, q0, [x22, #256]
  402cac:	stp	q0, q0, [x22, #224]
  402cb0:	stp	q0, q0, [x22, #192]
  402cb4:	stp	q0, q0, [x22, #160]
  402cb8:	stp	q0, q0, [x22, #128]
  402cbc:	str	w8, [sp, #280]
  402cc0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402cc4:	stp	x20, x19, [sp, #384]
  402cc8:	ldr	w20, [x8, #3576]
  402ccc:	mov	x19, x0
  402cd0:	stp	x29, x30, [sp, #304]
  402cd4:	stp	x28, x27, [sp, #320]
  402cd8:	cmp	w20, #0x1
  402cdc:	stp	x26, x25, [sp, #336]
  402ce0:	stp	x24, x23, [sp, #352]
  402ce4:	add	x29, sp, #0x130
  402ce8:	stp	q0, q0, [sp, #112]
  402cec:	stp	q0, q0, [sp, #80]
  402cf0:	stp	q0, q0, [sp, #48]
  402cf4:	stp	q0, q0, [sp, #16]
  402cf8:	b.eq	402de4 <ferror@plt+0x394>  // b.none
  402cfc:	mov	w21, w1
  402d00:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402d04:	add	x1, x1, #0x958
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, x19
  402d10:	bl	402570 <strncmp@plt>
  402d14:	cbz	w0, 402de4 <ferror@plt+0x394>
  402d18:	cmp	w20, #0x11
  402d1c:	add	x22, x22, #0x108
  402d20:	b.eq	402e8c <ferror@plt+0x43c>  // b.none
  402d24:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402d28:	add	x1, x1, #0x963
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	mov	x0, x19
  402d34:	bl	402570 <strncmp@plt>
  402d38:	cbz	w0, 402e8c <ferror@plt+0x43c>
  402d3c:	cmp	w20, #0x10
  402d40:	b.eq	402f54 <ferror@plt+0x504>  // b.none
  402d44:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402d48:	add	x1, x1, #0x960
  402d4c:	mov	w2, #0x8                   	// #8
  402d50:	mov	x0, x19
  402d54:	bl	402570 <strncmp@plt>
  402d58:	cbz	w0, 402f54 <ferror@plt+0x504>
  402d5c:	cmp	w20, #0x28
  402d60:	b.eq	403040 <ferror@plt+0x5f0>  // b.none
  402d64:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402d68:	add	x1, x1, #0x970
  402d6c:	mov	w2, #0x6                   	// #6
  402d70:	mov	x0, x19
  402d74:	bl	402570 <strncmp@plt>
  402d78:	cbz	w0, 403040 <ferror@plt+0x5f0>
  402d7c:	cmp	w20, #0x2
  402d80:	b.eq	403128 <ferror@plt+0x6d8>  // b.none
  402d84:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402d88:	add	x1, x1, #0x977
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	mov	x0, x19
  402d94:	bl	402570 <strncmp@plt>
  402d98:	cbz	w0, 403128 <ferror@plt+0x6d8>
  402d9c:	cmp	w20, #0xa
  402da0:	b.eq	402dbc <ferror@plt+0x36c>  // b.none
  402da4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402da8:	add	x1, x1, #0x97d
  402dac:	mov	w2, #0x6                   	// #6
  402db0:	mov	x0, x19
  402db4:	bl	402570 <strncmp@plt>
  402db8:	cbnz	w0, 40314c <ferror@plt+0x6fc>
  402dbc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402dc0:	add	x1, x1, #0x97d
  402dc4:	mov	w2, #0x6                   	// #6
  402dc8:	mov	x0, x19
  402dcc:	bl	402570 <strncmp@plt>
  402dd0:	add	x8, x19, #0x6
  402dd4:	cmp	w0, #0x0
  402dd8:	csel	x19, x8, x19, eq  // eq = none
  402ddc:	mov	w20, #0xa                   	// #10
  402de0:	b	40314c <ferror@plt+0x6fc>
  402de4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402de8:	mov	w20, #0x1                   	// #1
  402dec:	add	x1, x1, #0x958
  402df0:	mov	w2, #0x5                   	// #5
  402df4:	mov	x0, x19
  402df8:	strh	w20, [sp, #22]
  402dfc:	bl	402570 <strncmp@plt>
  402e00:	add	x8, x19, #0x5
  402e04:	cmp	w0, #0x0
  402e08:	csel	x0, x8, x19, eq  // eq = none
  402e0c:	bl	402640 <strdup@plt>
  402e10:	mov	x19, x0
  402e14:	bl	402360 <strlen@plt>
  402e18:	lsl	w8, w0, #3
  402e1c:	strh	w8, [sp, #20]
  402e20:	str	x19, [sp, #24]
  402e24:	cbz	w20, 402e48 <ferror@plt+0x3f8>
  402e28:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  402e2c:	add	x8, x8, #0xe04
  402e30:	ldr	w19, [x8]
  402e34:	mov	w0, w20
  402e38:	stur	xzr, [x8, #4]
  402e3c:	bl	4034dc <ferror@plt+0xa8c>
  402e40:	mov	w0, w19
  402e44:	bl	40352c <ferror@plt+0xadc>
  402e48:	mov	w0, #0x120                 	// #288
  402e4c:	bl	402530 <malloc@plt>
  402e50:	mov	x19, x0
  402e54:	cbz	x0, 402e68 <ferror@plt+0x418>
  402e58:	add	x1, sp, #0x10
  402e5c:	mov	w2, #0x120                 	// #288
  402e60:	mov	x0, x19
  402e64:	bl	402330 <memcpy@plt>
  402e68:	mov	x0, x19
  402e6c:	ldp	x20, x19, [sp, #384]
  402e70:	ldp	x22, x21, [sp, #368]
  402e74:	ldp	x24, x23, [sp, #352]
  402e78:	ldp	x26, x25, [sp, #336]
  402e7c:	ldp	x28, x27, [sp, #320]
  402e80:	ldp	x29, x30, [sp, #304]
  402e84:	add	sp, sp, #0x190
  402e88:	ret
  402e8c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402e90:	mov	w8, #0x110000              	// #1114112
  402e94:	add	x1, x1, #0x963
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	mov	x0, x19
  402ea0:	str	w8, [sp, #20]
  402ea4:	mov	w20, #0x5                   	// #5
  402ea8:	bl	402570 <strncmp@plt>
  402eac:	add	x8, x19, #0x5
  402eb0:	cmp	w0, #0x0
  402eb4:	csel	x23, x20, xzr, eq  // eq = none
  402eb8:	csel	x20, x8, x19, eq  // eq = none
  402ebc:	mov	w1, #0x3a                  	// #58
  402ec0:	mov	x0, x20
  402ec4:	bl	4027f0 <strchr@plt>
  402ec8:	cbz	x0, 402f18 <ferror@plt+0x4c8>
  402ecc:	mov	x21, x0
  402ed0:	strb	wzr, [x0]
  402ed4:	ldrb	w8, [x21, #1]!
  402ed8:	cbz	w8, 402f18 <ferror@plt+0x4c8>
  402edc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402ee0:	add	x1, x1, #0x95e
  402ee4:	mov	x0, x21
  402ee8:	bl	402720 <strcmp@plt>
  402eec:	cbz	w0, 402f18 <ferror@plt+0x4c8>
  402ef0:	mov	x0, x22
  402ef4:	mov	x1, x21
  402ef8:	mov	w2, wzr
  402efc:	bl	40c294 <ferror@plt+0x9844>
  402f00:	cbz	w0, 402f18 <ferror@plt+0x4c8>
  402f04:	mov	x0, x21
  402f08:	bl	402c60 <ferror@plt+0x210>
  402f0c:	cmp	w0, #0x1
  402f10:	str	w0, [sp, #280]
  402f14:	b.lt	402f4c <ferror@plt+0x4fc>  // b.tstop
  402f18:	ldrb	w8, [x19, x23]
  402f1c:	cbz	w8, 403038 <ferror@plt+0x5e8>
  402f20:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402f24:	add	x1, x1, #0x95e
  402f28:	mov	x0, x20
  402f2c:	bl	402720 <strcmp@plt>
  402f30:	cbz	w0, 403038 <ferror@plt+0x5e8>
  402f34:	mov	w8, #0x20                  	// #32
  402f38:	add	x0, sp, #0xc
  402f3c:	mov	x1, x20
  402f40:	strh	w8, [sp, #20]
  402f44:	bl	4108cc <ferror@plt+0xde7c>
  402f48:	cbz	w0, 403028 <ferror@plt+0x5d8>
  402f4c:	mov	x19, xzr
  402f50:	b	402e68 <ferror@plt+0x418>
  402f54:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402f58:	mov	w8, #0x100000              	// #1048576
  402f5c:	add	x1, x1, #0x960
  402f60:	mov	w2, #0x8                   	// #8
  402f64:	mov	x0, x19
  402f68:	str	w8, [sp, #20]
  402f6c:	bl	402570 <strncmp@plt>
  402f70:	cmp	w0, #0x0
  402f74:	add	x8, x19, #0x8
  402f78:	csel	x20, x8, x19, eq  // eq = none
  402f7c:	mov	w1, #0x3a                  	// #58
  402f80:	mov	x0, x20
  402f84:	cset	w23, eq  // eq = none
  402f88:	bl	4027f0 <strchr@plt>
  402f8c:	cbz	x0, 402fe0 <ferror@plt+0x590>
  402f90:	mov	x21, x0
  402f94:	strb	wzr, [x0]
  402f98:	ldrb	w8, [x21, #1]!
  402f9c:	cbz	w8, 402fe0 <ferror@plt+0x590>
  402fa0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402fa4:	add	x1, x1, #0x95e
  402fa8:	mov	x0, x21
  402fac:	bl	402720 <strcmp@plt>
  402fb0:	cbz	w0, 402fe0 <ferror@plt+0x590>
  402fb4:	mov	x0, x22
  402fb8:	mov	x1, x21
  402fbc:	mov	w2, wzr
  402fc0:	bl	40c294 <ferror@plt+0x9844>
  402fc4:	cbz	w0, 402fe0 <ferror@plt+0x590>
  402fc8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402fcc:	add	x1, x1, #0x969
  402fd0:	mov	x0, x21
  402fd4:	bl	402720 <strcmp@plt>
  402fd8:	cbnz	w0, 402f4c <ferror@plt+0x4fc>
  402fdc:	str	wzr, [sp, #280]
  402fe0:	lsl	x8, x23, #3
  402fe4:	ldrb	w8, [x19, x8]
  402fe8:	cbz	w8, 403020 <ferror@plt+0x5d0>
  402fec:	adrp	x1, 416000 <ferror@plt+0x135b0>
  402ff0:	add	x1, x1, #0x95e
  402ff4:	mov	x0, x20
  402ff8:	bl	402720 <strcmp@plt>
  402ffc:	cbz	w0, 403020 <ferror@plt+0x5d0>
  403000:	add	x9, sp, #0x10
  403004:	mov	w8, #0x20                  	// #32
  403008:	orr	x0, x9, #0x8
  40300c:	mov	x1, x20
  403010:	strh	w8, [sp, #20]
  403014:	bl	40fa10 <ferror@plt+0xcfc0>
  403018:	cmn	w0, #0x1
  40301c:	b.eq	402f4c <ferror@plt+0x4fc>  // b.none
  403020:	mov	w20, #0x10                  	// #16
  403024:	b	402e24 <ferror@plt+0x3d4>
  403028:	ldrh	w0, [sp, #12]
  40302c:	bl	4033c4 <ferror@plt+0x974>
  403030:	and	w8, w0, #0xffff
  403034:	str	w8, [sp, #24]
  403038:	mov	w20, #0x11                  	// #17
  40303c:	b	402e24 <ferror@plt+0x3d4>
  403040:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403044:	mov	w8, #0xffffffff            	// #-1
  403048:	mov	w9, #0x28                  	// #40
  40304c:	add	x1, x1, #0x970
  403050:	mov	w2, #0x6                   	// #6
  403054:	mov	x0, x19
  403058:	str	w8, [sp, #12]
  40305c:	strh	w9, [sp, #22]
  403060:	mov	w24, #0x6                   	// #6
  403064:	bl	402570 <strncmp@plt>
  403068:	add	x8, x19, #0x6
  40306c:	cmp	w0, #0x0
  403070:	csel	x23, x8, x19, eq  // eq = none
  403074:	csel	x25, x24, xzr, eq  // eq = none
  403078:	mov	x24, x23
  40307c:	tbnz	w21, #0, 403098 <ferror@plt+0x648>
  403080:	mov	w1, #0x3a                  	// #58
  403084:	mov	x0, x23
  403088:	bl	4027f0 <strchr@plt>
  40308c:	mov	x24, x0
  403090:	cbz	x0, 403098 <ferror@plt+0x648>
  403094:	strb	wzr, [x24], #1
  403098:	cbz	x24, 4030d0 <ferror@plt+0x680>
  40309c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4030a0:	add	x1, x1, #0x95e
  4030a4:	mov	x0, x24
  4030a8:	bl	402720 <strcmp@plt>
  4030ac:	cbz	w0, 4030d0 <ferror@plt+0x680>
  4030b0:	mov	x0, x22
  4030b4:	mov	x1, x24
  4030b8:	mov	w2, wzr
  4030bc:	bl	40c618 <ferror@plt+0x9bc8>
  4030c0:	cbz	w0, 4030d0 <ferror@plt+0x680>
  4030c4:	mov	w8, wzr
  4030c8:	tbnz	wzr, #0, 402e24 <ferror@plt+0x3d4>
  4030cc:	b	402f4c <ferror@plt+0x4fc>
  4030d0:	ldrb	w8, [x19, x25]
  4030d4:	cbz	w8, 40310c <ferror@plt+0x6bc>
  4030d8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4030dc:	add	x1, x1, #0x95e
  4030e0:	mov	x0, x23
  4030e4:	bl	402720 <strcmp@plt>
  4030e8:	cbz	w0, 40310c <ferror@plt+0x6bc>
  4030ec:	mov	w8, #0x20                  	// #32
  4030f0:	add	x0, sp, #0xc
  4030f4:	mov	x1, x23
  4030f8:	mov	w2, wzr
  4030fc:	strh	w8, [sp, #20]
  403100:	bl	40c618 <ferror@plt+0x9bc8>
  403104:	mov	w8, wzr
  403108:	cbnz	w0, 403120 <ferror@plt+0x6d0>
  40310c:	ldr	w1, [sp, #12]
  403110:	add	x0, sp, #0x10
  403114:	bl	4033d0 <ferror@plt+0x980>
  403118:	mov	w8, #0x1                   	// #1
  40311c:	mov	w20, #0x28                  	// #40
  403120:	tbnz	w8, #0, 402e24 <ferror@plt+0x3d4>
  403124:	b	402f4c <ferror@plt+0x4fc>
  403128:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40312c:	add	x1, x1, #0x977
  403130:	mov	w2, #0x5                   	// #5
  403134:	mov	x0, x19
  403138:	bl	402570 <strncmp@plt>
  40313c:	add	x8, x19, #0x5
  403140:	cmp	w0, #0x0
  403144:	csel	x19, x8, x19, eq  // eq = none
  403148:	mov	w20, #0x2                   	// #2
  40314c:	ldrb	w8, [x19]
  403150:	cmp	w8, #0x2a
  403154:	b.eq	40317c <ferror@plt+0x72c>  // b.none
  403158:	cmp	w8, #0x5b
  40315c:	b.ne	403184 <ferror@plt+0x734>  // b.any
  403160:	add	x19, x19, #0x1
  403164:	mov	w1, #0x5d                  	// #93
  403168:	mov	x0, x19
  40316c:	bl	4027f0 <strchr@plt>
  403170:	cbz	x0, 402f4c <ferror@plt+0x4fc>
  403174:	strb	wzr, [x0], #1
  403178:	b	4031a0 <ferror@plt+0x750>
  40317c:	add	x0, x19, #0x1
  403180:	b	4031a0 <ferror@plt+0x750>
  403184:	mov	w1, #0x2f                  	// #47
  403188:	mov	x0, x19
  40318c:	bl	4027f0 <strchr@plt>
  403190:	cmp	x0, #0x0
  403194:	csel	x0, x19, x0, eq  // eq = none
  403198:	mov	w1, #0x3a                  	// #58
  40319c:	bl	402680 <strrchr@plt>
  4031a0:	tst	w21, #0x1
  4031a4:	csel	x23, x19, x0, ne  // ne = any
  4031a8:	cbz	x23, 403320 <ferror@plt+0x8d0>
  4031ac:	ldrb	w8, [x23]
  4031b0:	cbz	w8, 403320 <ferror@plt+0x8d0>
  4031b4:	cmp	w8, #0x3a
  4031b8:	b.ne	4031c0 <ferror@plt+0x770>  // b.any
  4031bc:	strb	wzr, [x23], #1
  4031c0:	ldrb	w8, [x23]
  4031c4:	cbz	w8, 403320 <ferror@plt+0x8d0>
  4031c8:	cmp	w8, #0x2a
  4031cc:	b.eq	403320 <ferror@plt+0x8d0>  // b.none
  4031d0:	mov	x0, x22
  4031d4:	mov	x1, x23
  4031d8:	mov	w2, wzr
  4031dc:	bl	40c294 <ferror@plt+0x9844>
  4031e0:	cbz	w0, 403320 <ferror@plt+0x8d0>
  4031e4:	adrp	x24, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4031e8:	ldrb	w8, [x24, #3584]
  4031ec:	tbnz	w8, #2, 4031f8 <ferror@plt+0x7a8>
  4031f0:	mov	x22, xzr
  4031f4:	b	40320c <ferror@plt+0x7bc>
  4031f8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4031fc:	add	x1, x1, #0x6b1
  403200:	mov	x0, x23
  403204:	bl	402a00 <getservbyname@plt>
  403208:	mov	x22, x0
  40320c:	ldrb	w8, [x24, #3584]
  403210:	tbnz	w8, #0, 40321c <ferror@plt+0x7cc>
  403214:	mov	x0, xzr
  403218:	b	40322c <ferror@plt+0x7dc>
  40321c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403220:	add	x1, x1, #0x6dd
  403224:	mov	x0, x23
  403228:	bl	402a00 <getservbyname@plt>
  40322c:	cbz	x22, 403244 <ferror@plt+0x7f4>
  403230:	cbz	x0, 403244 <ferror@plt+0x7f4>
  403234:	ldr	w8, [x22, #16]
  403238:	ldr	w9, [x0, #16]
  40323c:	cmp	w8, w9
  403240:	b.ne	403378 <ferror@plt+0x928>  // b.any
  403244:	cmp	x22, #0x0
  403248:	csel	x8, x22, x0, ne  // ne = any
  40324c:	cbz	x8, 40326c <ferror@plt+0x81c>
  403250:	ldr	w0, [x8, #16]
  403254:	bl	4033c4 <ferror@plt+0x974>
  403258:	and	w8, w0, #0xffff
  40325c:	str	w8, [sp, #280]
  403260:	mov	w8, wzr
  403264:	cbnz	w8, 402f4c <ferror@plt+0x4fc>
  403268:	b	403320 <ferror@plt+0x8d0>
  40326c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403270:	ldr	x25, [x8, #3624]
  403274:	cbz	x25, 403308 <ferror@plt+0x8b8>
  403278:	ldr	w24, [x24, #3584]
  40327c:	adrp	x26, 418000 <ferror@plt+0x155b0>
  403280:	adrp	x27, 418000 <ferror@plt+0x155b0>
  403284:	adrp	x22, 416000 <ferror@plt+0x135b0>
  403288:	add	x26, x26, #0x6b1
  40328c:	add	x27, x27, #0x6dd
  403290:	add	x22, x22, #0x984
  403294:	b	4032a8 <ferror@plt+0x858>
  403298:	ldr	w8, [x25, #8]
  40329c:	str	w8, [sp, #280]
  4032a0:	ldr	x25, [x25]
  4032a4:	cbz	x25, 403308 <ferror@plt+0x8b8>
  4032a8:	ldr	x9, [x25, #24]
  4032ac:	tst	w24, #0x1
  4032b0:	cset	w8, eq  // eq = none
  4032b4:	and	w10, w24, #0x4
  4032b8:	cmp	x9, x26
  4032bc:	cset	w11, eq  // eq = none
  4032c0:	cmp	x9, x27
  4032c4:	and	w10, w11, w10, lsr #2
  4032c8:	cset	w9, ne  // ne = any
  4032cc:	tbnz	w10, #0, 4032d8 <ferror@plt+0x888>
  4032d0:	orr	w8, w9, w8
  4032d4:	tbnz	w8, #0, 4032a0 <ferror@plt+0x850>
  4032d8:	ldr	x0, [x25, #16]
  4032dc:	cbz	x0, 4032a0 <ferror@plt+0x850>
  4032e0:	mov	x1, x23
  4032e4:	bl	402720 <strcmp@plt>
  4032e8:	cbnz	w0, 4032a0 <ferror@plt+0x850>
  4032ec:	ldr	w8, [sp, #280]
  4032f0:	cmp	w8, #0x1
  4032f4:	b.lt	403298 <ferror@plt+0x848>  // b.tstop
  4032f8:	ldr	w9, [x25, #8]
  4032fc:	cmp	w8, w9
  403300:	b.eq	403298 <ferror@plt+0x848>  // b.none
  403304:	b	4033a4 <ferror@plt+0x954>
  403308:	ldr	w8, [sp, #280]
  40330c:	cmp	w8, #0x0
  403310:	b.le	40339c <ferror@plt+0x94c>
  403314:	mov	w8, wzr
  403318:	cbz	w8, 403260 <ferror@plt+0x810>
  40331c:	cbnz	w8, 402f4c <ferror@plt+0x4fc>
  403320:	tbnz	w21, #0, 402e24 <ferror@plt+0x3d4>
  403324:	ldrb	w8, [x19]
  403328:	cbz	w8, 402e24 <ferror@plt+0x3d4>
  40332c:	cmp	w8, #0x2a
  403330:	b.eq	402e24 <ferror@plt+0x3d4>  // b.none
  403334:	add	x0, sp, #0x10
  403338:	mov	x1, x19
  40333c:	mov	w2, w20
  403340:	bl	40cdec <ferror@plt+0xa39c>
  403344:	cbz	w0, 402e24 <ferror@plt+0x3d4>
  403348:	add	x0, sp, #0x10
  40334c:	mov	x1, x19
  403350:	mov	w2, w20
  403354:	bl	403428 <ferror@plt+0x9d8>
  403358:	cbz	w0, 402e24 <ferror@plt+0x3d4>
  40335c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403360:	ldr	x0, [x8, #3528]
  403364:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403368:	add	x1, x1, #0x9c9
  40336c:	mov	x2, x19
  403370:	bl	402a10 <fprintf@plt>
  403374:	b	402f4c <ferror@plt+0x4fc>
  403378:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40337c:	ldr	x0, [x8, #3528]
  403380:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403384:	add	x1, x1, #0x984
  403388:	mov	x2, x23
  40338c:	bl	402a10 <fprintf@plt>
  403390:	mov	w8, #0x1                   	// #1
  403394:	cbnz	w8, 402f4c <ferror@plt+0x4fc>
  403398:	b	403320 <ferror@plt+0x8d0>
  40339c:	adrp	x22, 416000 <ferror@plt+0x135b0>
  4033a0:	add	x22, x22, #0x9a1
  4033a4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4033a8:	ldr	x0, [x8, #3528]
  4033ac:	mov	x1, x22
  4033b0:	mov	x2, x23
  4033b4:	bl	402a10 <fprintf@plt>
  4033b8:	mov	w8, #0x1                   	// #1
  4033bc:	cbnz	w8, 40331c <ferror@plt+0x8cc>
  4033c0:	b	403260 <ferror@plt+0x810>
  4033c4:	rev	w8, w0
  4033c8:	lsr	w0, w8, #16
  4033cc:	ret
  4033d0:	mov	x8, #0x40000               	// #262144
  4033d4:	movk	x8, #0x28, lsl #48
  4033d8:	movi	v0.2d, #0x0
  4033dc:	str	x8, [x0]
  4033e0:	stur	q0, [x0, #8]
  4033e4:	stur	q0, [x0, #24]
  4033e8:	stur	q0, [x0, #40]
  4033ec:	stur	q0, [x0, #56]
  4033f0:	stur	q0, [x0, #72]
  4033f4:	stur	q0, [x0, #88]
  4033f8:	stur	q0, [x0, #104]
  4033fc:	stur	q0, [x0, #120]
  403400:	stur	q0, [x0, #136]
  403404:	stur	q0, [x0, #152]
  403408:	stur	q0, [x0, #168]
  40340c:	stur	q0, [x0, #184]
  403410:	stur	q0, [x0, #200]
  403414:	stur	q0, [x0, #216]
  403418:	stur	q0, [x0, #232]
  40341c:	stur	q0, [x0, #248]
  403420:	str	w1, [x0, #8]
  403424:	ret
  403428:	stp	x29, x30, [sp, #-64]!
  40342c:	stp	x22, x21, [sp, #32]
  403430:	stp	x20, x19, [sp, #48]
  403434:	strh	wzr, [x0, #4]
  403438:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40343c:	ldrb	w8, [x22, #3680]
  403440:	mov	w20, w2
  403444:	mov	x19, x0
  403448:	mov	x21, x1
  40344c:	str	x23, [sp, #16]
  403450:	mov	x29, sp
  403454:	tbnz	w8, #0, 403468 <ferror@plt+0xa18>
  403458:	mov	w0, #0x1                   	// #1
  40345c:	mov	w23, #0x1                   	// #1
  403460:	bl	4023f0 <sethostent@plt>
  403464:	strb	w23, [x22, #3680]
  403468:	cmp	w20, #0x0
  40346c:	mov	w8, #0x2                   	// #2
  403470:	csel	w1, w8, w20, eq  // eq = none
  403474:	mov	x0, x21
  403478:	bl	402700 <gethostbyname2@plt>
  40347c:	cbz	x0, 403498 <ferror@plt+0xa48>
  403480:	mov	x1, x0
  403484:	mov	x0, x19
  403488:	bl	405828 <ferror@plt+0x2dd8>
  40348c:	mov	w22, w0
  403490:	cbnz	w20, 4034c0 <ferror@plt+0xa70>
  403494:	b	4034a0 <ferror@plt+0xa50>
  403498:	mov	w22, wzr
  40349c:	cbnz	w20, 4034c0 <ferror@plt+0xa70>
  4034a0:	mov	w1, #0xa                   	// #10
  4034a4:	mov	x0, x21
  4034a8:	bl	402700 <gethostbyname2@plt>
  4034ac:	cbz	x0, 4034c0 <ferror@plt+0xa70>
  4034b0:	mov	x1, x0
  4034b4:	mov	x0, x19
  4034b8:	bl	405828 <ferror@plt+0x2dd8>
  4034bc:	add	w22, w0, w22
  4034c0:	cmp	w22, #0x0
  4034c4:	ldp	x20, x19, [sp, #48]
  4034c8:	ldp	x22, x21, [sp, #32]
  4034cc:	ldr	x23, [sp, #16]
  4034d0:	cset	w0, eq  // eq = none
  4034d4:	ldp	x29, x30, [sp], #64
  4034d8:	ret
  4034dc:	adrp	x8, 415000 <ferror@plt+0x125b0>
  4034e0:	add	x8, x8, #0x6f0
  4034e4:	mov	w9, #0x28                  	// #40
  4034e8:	adrp	x10, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4034ec:	add	x10, x10, #0xe04
  4034f0:	smaddl	x8, w0, w9, x8
  4034f4:	ldr	w9, [x10]
  4034f8:	ldur	x13, [x10, #4]
  4034fc:	ldr	w8, [x8, #4]
  403500:	mov	w11, #0x1                   	// #1
  403504:	adrp	x12, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403508:	strb	w11, [x12, #3656]
  40350c:	lsl	x11, x11, x0
  403510:	orr	x11, x13, x11
  403514:	orr	w8, w9, w8
  403518:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40351c:	stur	x11, [x10, #4]
  403520:	str	w8, [x10]
  403524:	str	w0, [x9, #3576]
  403528:	ret
  40352c:	cbz	w0, 403538 <ferror@plt+0xae8>
  403530:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403534:	str	w0, [x8, #3588]
  403538:	ret
  40353c:	sub	sp, sp, #0x140
  403540:	mov	w1, #0x2f                  	// #47
  403544:	stp	x29, x30, [sp, #288]
  403548:	stp	x28, x19, [sp, #304]
  40354c:	add	x29, sp, #0x120
  403550:	mov	x19, x0
  403554:	bl	4027f0 <strchr@plt>
  403558:	cbz	x0, 4035a4 <ferror@plt+0xb54>
  40355c:	mov	x8, sp
  403560:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403564:	add	x2, x8, #0x110
  403568:	add	x3, x8, #0x114
  40356c:	add	x1, x1, #0x9fe
  403570:	mov	x0, x19
  403574:	bl	402940 <__isoc99_sscanf@plt>
  403578:	cmp	w0, #0x2
  40357c:	b.ne	4035cc <ferror@plt+0xb7c>  // b.any
  403580:	mov	w0, #0x120                 	// #288
  403584:	bl	402530 <malloc@plt>
  403588:	mov	x19, x0
  40358c:	cbz	x0, 4035d0 <ferror@plt+0xb80>
  403590:	mov	x1, sp
  403594:	mov	w2, #0x120                 	// #288
  403598:	mov	x0, x19
  40359c:	bl	402330 <memcpy@plt>
  4035a0:	b	4035d0 <ferror@plt+0xb80>
  4035a4:	mov	x9, sp
  4035a8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4035ac:	mov	w8, #0xffffffff            	// #-1
  4035b0:	add	x2, x9, #0x110
  4035b4:	add	x1, x1, #0xa01
  4035b8:	mov	x0, x19
  4035bc:	str	w8, [sp, #276]
  4035c0:	bl	402940 <__isoc99_sscanf@plt>
  4035c4:	cmp	w0, #0x1
  4035c8:	b.eq	403580 <ferror@plt+0xb30>  // b.none
  4035cc:	mov	x19, xzr
  4035d0:	mov	x0, x19
  4035d4:	ldp	x28, x19, [sp, #304]
  4035d8:	ldp	x29, x30, [sp, #288]
  4035dc:	add	sp, sp, #0x140
  4035e0:	ret
  4035e4:	sub	sp, sp, #0x70
  4035e8:	stp	x28, x27, [sp, #32]
  4035ec:	stp	x26, x25, [sp, #48]
  4035f0:	stp	x24, x23, [sp, #64]
  4035f4:	adrp	x24, 416000 <ferror@plt+0x135b0>
  4035f8:	adrp	x25, 415000 <ferror@plt+0x125b0>
  4035fc:	adrp	x28, 414000 <ferror@plt+0x115b0>
  403600:	stp	x22, x21, [sp, #80]
  403604:	stp	x20, x19, [sp, #96]
  403608:	mov	x21, x1
  40360c:	mov	w22, w0
  403610:	mov	w27, wzr
  403614:	mov	x20, xzr
  403618:	mov	w19, wzr
  40361c:	add	x24, x24, #0xa04
  403620:	add	x25, x25, #0x1e8
  403624:	add	x28, x28, #0xf40
  403628:	stp	x29, x30, [sp, #16]
  40362c:	add	x29, sp, #0x10
  403630:	str	wzr, [sp, #4]
  403634:	str	xzr, [sp, #8]
  403638:	b	403648 <ferror@plt+0xbf8>
  40363c:	mov	w0, #0x2                   	// #2
  403640:	bl	4034dc <ferror@plt+0xa8c>
  403644:	mov	w19, w23
  403648:	mov	w0, w22
  40364c:	mov	x1, x21
  403650:	mov	x2, x24
  403654:	mov	x3, x25
  403658:	mov	x4, xzr
  40365c:	mov	w23, w19
  403660:	bl	402710 <getopt_long@plt>
  403664:	add	w8, w0, #0x1
  403668:	cmp	w8, #0x105
  40366c:	b.hi	403cb4 <ferror@plt+0x1264>  // b.pmore
  403670:	adr	x9, 40363c <ferror@plt+0xbec>
  403674:	ldrh	w10, [x28, x8, lsl #1]
  403678:	add	x9, x9, x10, lsl #2
  40367c:	mov	w19, #0xfff                 	// #4095
  403680:	br	x9
  403684:	mov	w0, #0x11                  	// #17
  403688:	b	403640 <ferror@plt+0xbf0>
  40368c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403690:	mov	w9, #0x1                   	// #1
  403694:	strb	w9, [x8, #3668]
  403698:	mov	w19, w23
  40369c:	b	403648 <ferror@plt+0xbf8>
  4036a0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036a4:	mov	w9, #0x1                   	// #1
  4036a8:	strb	w9, [x8, #3632]
  4036ac:	mov	w19, w23
  4036b0:	b	403648 <ferror@plt+0xbf8>
  4036b4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  4036b8:	mov	w9, #0x1                   	// #1
  4036bc:	str	w9, [x8, #1720]
  4036c0:	mov	w19, w23
  4036c4:	b	403648 <ferror@plt+0xbf8>
  4036c8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4036cc:	ldr	x26, [x8, #3536]
  4036d0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4036d4:	add	x1, x1, #0xa2c
  4036d8:	mov	x0, x26
  4036dc:	bl	402720 <strcmp@plt>
  4036e0:	cbz	w0, 40363c <ferror@plt+0xbec>
  4036e4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  4036e8:	add	x1, x1, #0xa31
  4036ec:	mov	x0, x26
  4036f0:	bl	402720 <strcmp@plt>
  4036f4:	cbz	w0, 403778 <ferror@plt+0xd28>
  4036f8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4036fc:	add	x1, x1, #0x593
  403700:	mov	x0, x26
  403704:	bl	402720 <strcmp@plt>
  403708:	cbz	w0, 403684 <ferror@plt+0xc34>
  40370c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403710:	add	x1, x1, #0x5ff
  403714:	mov	x0, x26
  403718:	bl	402720 <strcmp@plt>
  40371c:	cbz	w0, 403780 <ferror@plt+0xd30>
  403720:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403724:	add	x1, x1, #0x590
  403728:	mov	x0, x26
  40372c:	bl	402720 <strcmp@plt>
  403730:	cbz	w0, 4039cc <ferror@plt+0xf7c>
  403734:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403738:	add	x1, x1, #0xa37
  40373c:	mov	x0, x26
  403740:	bl	402720 <strcmp@plt>
  403744:	cbz	w0, 403788 <ferror@plt+0xd38>
  403748:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40374c:	add	x1, x1, #0xa3c
  403750:	mov	x0, x26
  403754:	bl	402720 <strcmp@plt>
  403758:	cbz	w0, 403790 <ferror@plt+0xd40>
  40375c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403760:	add	x1, x1, #0xa42
  403764:	mov	x0, x26
  403768:	bl	402720 <strcmp@plt>
  40376c:	cbnz	w0, 403d28 <ferror@plt+0x12d8>
  403770:	mov	w0, #0x2c                  	// #44
  403774:	b	403640 <ferror@plt+0xbf0>
  403778:	mov	w0, #0xa                   	// #10
  40377c:	b	403640 <ferror@plt+0xbf0>
  403780:	mov	w0, #0x1                   	// #1
  403784:	b	403640 <ferror@plt+0xbf0>
  403788:	mov	w0, #0x1e                  	// #30
  40378c:	b	403640 <ferror@plt+0xbf0>
  403790:	mov	w0, #0x28                  	// #40
  403794:	b	403640 <ferror@plt+0xbf0>
  403798:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40379c:	mov	w9, #0x1                   	// #1
  4037a0:	strb	w9, [x8, #3640]
  4037a4:	mov	w19, w23
  4037a8:	b	403648 <ferror@plt+0xbf8>
  4037ac:	mov	w0, #0x3                   	// #3
  4037b0:	b	403824 <ferror@plt+0xdd4>
  4037b4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4037b8:	mov	w9, #0x1                   	// #1
  4037bc:	strb	w9, [x8, #3664]
  4037c0:	mov	w19, w23
  4037c4:	b	403648 <ferror@plt+0xbf8>
  4037c8:	mov	w0, #0xa                   	// #10
  4037cc:	b	403824 <ferror@plt+0xdd4>
  4037d0:	mov	w0, #0x2                   	// #2
  4037d4:	b	403824 <ferror@plt+0xdd4>
  4037d8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4037dc:	mov	w9, #0x1                   	// #1
  4037e0:	strb	w9, [x8, #3652]
  4037e4:	mov	w19, w23
  4037e8:	b	403648 <ferror@plt+0xbf8>
  4037ec:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4037f0:	mov	w9, #0x1                   	// #1
  4037f4:	strb	w9, [x8, #3672]
  4037f8:	mov	w19, w23
  4037fc:	b	403648 <ferror@plt+0xbf8>
  403800:	mov	w19, #0x480                 	// #1152
  403804:	b	403648 <ferror@plt+0xbf8>
  403808:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40380c:	ldr	x0, [x8, #3536]
  403810:	bl	410d54 <ferror@plt+0xe304>
  403814:	mov	w19, w23
  403818:	cbz	w0, 403648 <ferror@plt+0xbf8>
  40381c:	b	403d40 <ferror@plt+0x12f0>
  403820:	mov	w0, #0x1                   	// #1
  403824:	mov	w1, #0x1                   	// #1
  403828:	bl	404174 <ferror@plt+0x1724>
  40382c:	mov	w19, w23
  403830:	b	403648 <ferror@plt+0xbf8>
  403834:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403838:	mov	w9, #0x1                   	// #1
  40383c:	strb	w9, [x8, #3636]
  403840:	mov	w19, w23
  403844:	b	403648 <ferror@plt+0xbf8>
  403848:	ldr	w8, [sp, #4]
  40384c:	cbz	w8, 40396c <ferror@plt+0xf1c>
  403850:	mov	w19, w23
  403854:	b	403994 <ferror@plt+0xf44>
  403858:	mov	w27, #0x1                   	// #1
  40385c:	mov	w19, w23
  403860:	b	403648 <ferror@plt+0xbf8>
  403864:	mov	w1, #0x1                   	// #1
  403868:	mov	w0, wzr
  40386c:	b	403828 <ferror@plt+0xdd8>
  403870:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403874:	ldr	x8, [x8, #3536]
  403878:	mov	w19, w23
  40387c:	str	x8, [sp, #8]
  403880:	b	403648 <ferror@plt+0xbf8>
  403884:	cbnz	x20, 403d48 <ferror@plt+0x12f8>
  403888:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40388c:	ldr	x0, [x8, #3536]
  403890:	ldrb	w8, [x0]
  403894:	cmp	w8, #0x2d
  403898:	b.ne	403950 <ferror@plt+0xf00>  // b.any
  40389c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038a0:	ldr	x20, [x8, #3560]
  4038a4:	mov	w19, w23
  4038a8:	cbnz	x20, 403648 <ferror@plt+0xbf8>
  4038ac:	b	403d6c <ferror@plt+0x131c>
  4038b0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038b4:	ldr	w9, [x8, #3644]
  4038b8:	add	w9, w9, #0x1
  4038bc:	str	w9, [x8, #3644]
  4038c0:	bl	403e64 <ferror@plt+0x1414>
  4038c4:	mov	w19, w23
  4038c8:	b	403648 <ferror@plt+0xbf8>
  4038cc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038d0:	mov	w9, #0x1                   	// #1
  4038d4:	strb	w9, [x8, #3608]
  4038d8:	mov	w19, w23
  4038dc:	b	403648 <ferror@plt+0xbf8>
  4038e0:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  4038e4:	mov	w9, #0x1                   	// #1
  4038e8:	str	w9, [x8, #1676]
  4038ec:	mov	w19, w23
  4038f0:	b	403648 <ferror@plt+0xbf8>
  4038f4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4038f8:	ldr	w9, [x8, #3648]
  4038fc:	adrp	x10, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403900:	mov	w11, #0x1                   	// #1
  403904:	strb	w11, [x10, #3632]
  403908:	add	w9, w9, #0x1
  40390c:	str	w9, [x8, #3648]
  403910:	mov	w19, w23
  403914:	b	403648 <ferror@plt+0xbf8>
  403918:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40391c:	ldr	w9, [x8, #1672]
  403920:	adrp	x10, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403924:	mov	w11, #0x1                   	// #1
  403928:	strb	w11, [x10, #3632]
  40392c:	add	w9, w9, #0x1
  403930:	str	w9, [x8, #1672]
  403934:	mov	w19, w23
  403938:	b	403648 <ferror@plt+0xbf8>
  40393c:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  403940:	mov	w9, #0x1                   	// #1
  403944:	str	w9, [x8, #1712]
  403948:	mov	w19, w23
  40394c:	b	403648 <ferror@plt+0xbf8>
  403950:	adrp	x1, 419000 <ferror@plt+0x165b0>
  403954:	add	x1, x1, #0x732
  403958:	bl	402880 <fopen64@plt>
  40395c:	mov	x20, x0
  403960:	mov	w19, w23
  403964:	cbnz	x20, 403648 <ferror@plt+0xbf8>
  403968:	b	403d6c <ferror@plt+0x131c>
  40396c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403970:	cmp	w23, #0x0
  403974:	mov	w9, #0xb37                 	// #2871
  403978:	adrp	x10, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40397c:	mov	w11, #0x1                   	// #1
  403980:	str	wzr, [x8, #3584]
  403984:	csel	w19, w9, w23, eq  // eq = none
  403988:	mov	w8, #0x1                   	// #1
  40398c:	str	w8, [sp, #4]
  403990:	strb	w11, [x10, #3656]
  403994:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403998:	ldr	x23, [x8, #3536]
  40399c:	mov	w1, #0x2c                  	// #44
  4039a0:	mov	x0, x23
  4039a4:	bl	4027f0 <strchr@plt>
  4039a8:	mov	x26, x0
  4039ac:	cbz	x0, 4039b4 <ferror@plt+0xf64>
  4039b0:	strb	wzr, [x26]
  4039b4:	mov	x0, x23
  4039b8:	bl	404210 <ferror@plt+0x17c0>
  4039bc:	cbnz	w0, 403d08 <ferror@plt+0x12b8>
  4039c0:	add	x23, x26, #0x1
  4039c4:	cbnz	x26, 40399c <ferror@plt+0xf4c>
  4039c8:	b	403648 <ferror@plt+0xbf8>
  4039cc:	mov	w0, #0x10                  	// #16
  4039d0:	b	403640 <ferror@plt+0xbf0>
  4039d4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039d8:	ldrsw	x19, [x8, #3544]
  4039dc:	sub	w22, w22, w19
  4039e0:	cbz	w27, 4039f8 <ferror@plt+0xfa8>
  4039e4:	bl	4042c8 <ferror@plt+0x1878>
  4039e8:	cbnz	w22, 4039f8 <ferror@plt+0xfa8>
  4039ec:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4039f0:	ldrb	w8, [x8, #3656]
  4039f4:	cbz	w8, 403df4 <ferror@plt+0x13a4>
  4039f8:	cmp	w22, #0x1
  4039fc:	add	x21, x21, x19, lsl #3
  403a00:	b.lt	403aac <ferror@plt+0x105c>  // b.tstop
  403a04:	adrp	x24, 416000 <ferror@plt+0x135b0>
  403a08:	adrp	x25, 416000 <ferror@plt+0x135b0>
  403a0c:	adrp	x26, 416000 <ferror@plt+0x135b0>
  403a10:	mov	w28, wzr
  403a14:	add	x24, x24, #0xaf1
  403a18:	add	x25, x25, #0xaf7
  403a1c:	mov	w19, #0xfff                 	// #4095
  403a20:	add	x26, x26, #0xaff
  403a24:	b	403a54 <ferror@plt+0x1004>
  403a28:	cmp	w22, #0x1
  403a2c:	b.le	403d24 <ferror@plt+0x12d4>
  403a30:	ldr	x0, [x21, #8]
  403a34:	cmp	w28, #0x0
  403a38:	csel	w23, w19, w23, eq  // eq = none
  403a3c:	bl	404400 <ferror@plt+0x19b0>
  403a40:	bic	w23, w23, w0
  403a44:	subs	w22, w22, #0x2
  403a48:	add	x21, x21, #0x10
  403a4c:	mov	w28, #0x1                   	// #1
  403a50:	b.le	403aac <ferror@plt+0x105c>
  403a54:	ldr	x27, [x21]
  403a58:	mov	x1, x24
  403a5c:	mov	x0, x27
  403a60:	bl	402720 <strcmp@plt>
  403a64:	cbz	w0, 403a8c <ferror@plt+0x103c>
  403a68:	mov	x0, x27
  403a6c:	mov	x1, x25
  403a70:	bl	402720 <strcmp@plt>
  403a74:	cbz	w0, 403a28 <ferror@plt+0xfd8>
  403a78:	mov	x0, x27
  403a7c:	mov	x1, x26
  403a80:	bl	402720 <strcmp@plt>
  403a84:	cbz	w0, 403a28 <ferror@plt+0xfd8>
  403a88:	b	403aac <ferror@plt+0x105c>
  403a8c:	cmp	w22, #0x1
  403a90:	b.le	403d24 <ferror@plt+0x12d4>
  403a94:	ldr	x0, [x21, #8]
  403a98:	cmp	w28, #0x0
  403a9c:	csel	w23, wzr, w23, eq  // eq = none
  403aa0:	bl	404400 <ferror@plt+0x19b0>
  403aa4:	orr	w23, w0, w23
  403aa8:	b	403a44 <ferror@plt+0xff4>
  403aac:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ab0:	ldrb	w8, [x8, #3656]
  403ab4:	tbnz	w8, #0, 403ad0 <ferror@plt+0x1080>
  403ab8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403abc:	cmp	w23, #0x0
  403ac0:	mov	w8, #0xb37                 	// #2871
  403ac4:	add	x0, x0, #0xb04
  403ac8:	csel	w23, w8, w23, eq  // eq = none
  403acc:	bl	404210 <ferror@plt+0x17c0>
  403ad0:	mov	w0, w23
  403ad4:	bl	40352c <ferror@plt+0xadc>
  403ad8:	bl	404564 <ferror@plt+0x1b14>
  403adc:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  403ae0:	ldr	w8, [x8, #1720]
  403ae4:	cbnz	w8, 403b0c <ferror@plt+0x10bc>
  403ae8:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  403aec:	ldr	w8, [x8, #1712]
  403af0:	cbz	w8, 403b0c <ferror@plt+0x10bc>
  403af4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403af8:	ldrh	w8, [x8, #3584]
  403afc:	mov	w9, #0x477                 	// #1143
  403b00:	tst	w8, w9
  403b04:	b.eq	403b0c <ferror@plt+0x10bc>  // b.none
  403b08:	bl	404600 <ferror@plt+0x1bb0>
  403b0c:	adrp	x19, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b10:	ldr	w8, [x19, #3584]
  403b14:	cbz	w8, 403d80 <ferror@plt+0x1330>
  403b18:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b1c:	ldr	x9, [x9, #3592]
  403b20:	cbz	x9, 403d94 <ferror@plt+0x1344>
  403b24:	adrp	x23, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b28:	ldr	w9, [x23, #3588]
  403b2c:	cbz	w9, 403dac <ferror@plt+0x135c>
  403b30:	ldr	x9, [sp, #8]
  403b34:	cbnz	x9, 403dd0 <ferror@plt+0x1380>
  403b38:	adrp	x0, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b3c:	add	x0, x0, #0xe10
  403b40:	mov	w1, w22
  403b44:	mov	x2, x21
  403b48:	mov	x3, x20
  403b4c:	bl	40bf38 <ferror@plt+0x94e8>
  403b50:	cbnz	w0, 403cb4 <ferror@plt+0x1264>
  403b54:	ldr	w8, [x19, #3584]
  403b58:	sub	w9, w8, #0x1
  403b5c:	tst	w8, w9
  403b60:	b.ne	403b70 <ferror@plt+0x1120>  // b.any
  403b64:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  403b68:	mov	w9, #0x1                   	// #1
  403b6c:	str	w9, [x8, #960]
  403b70:	ldr	w8, [x23, #3588]
  403b74:	sub	w9, w8, #0x1
  403b78:	tst	w8, w9
  403b7c:	b.ne	403b8c <ferror@plt+0x113c>  // b.any
  403b80:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  403b84:	mov	w9, #0x1                   	// #1
  403b88:	str	w9, [x8, #1000]
  403b8c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403b90:	ldrb	w8, [x8, #3672]
  403b94:	tbnz	w8, #0, 403b9c <ferror@plt+0x114c>
  403b98:	bl	4048f4 <ferror@plt+0x1ea4>
  403b9c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ba0:	ldr	x0, [x8, #3552]
  403ba4:	bl	402840 <fflush@plt>
  403ba8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bac:	ldrb	w8, [x8, #3652]
  403bb0:	cmp	w8, #0x1
  403bb4:	b.eq	403dec <ferror@plt+0x139c>  // b.none
  403bb8:	adrp	x20, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403bbc:	ldrb	w8, [x20, #3585]
  403bc0:	tbz	w8, #1, 403bc8 <ferror@plt+0x1178>
  403bc4:	bl	404a70 <ferror@plt+0x2020>
  403bc8:	ldrh	w8, [x19, #3584]
  403bcc:	tst	w8, #0x180
  403bd0:	b.eq	403bd8 <ferror@plt+0x1188>  // b.none
  403bd4:	bl	404bac <ferror@plt+0x215c>
  403bd8:	ldrb	w8, [x19, #3584]
  403bdc:	tst	w8, #0x70
  403be0:	b.eq	403be8 <ferror@plt+0x1198>  // b.none
  403be4:	bl	404c38 <ferror@plt+0x21e8>
  403be8:	ldrb	w8, [x19, #3584]
  403bec:	tbnz	w8, #3, 403c80 <ferror@plt+0x1230>
  403bf0:	ldrb	w8, [x19, #3584]
  403bf4:	tbnz	w8, #2, 403c8c <ferror@plt+0x123c>
  403bf8:	ldrb	w8, [x19, #3584]
  403bfc:	tbnz	w8, #0, 403c98 <ferror@plt+0x1248>
  403c00:	ldrb	w8, [x19, #3584]
  403c04:	tbnz	w8, #1, 403ca4 <ferror@plt+0x1254>
  403c08:	ldrb	w8, [x20, #3585]
  403c0c:	tbz	w8, #2, 403c14 <ferror@plt+0x11c4>
  403c10:	bl	40546c <ferror@plt+0x2a1c>
  403c14:	ldrb	w8, [x20, #3585]
  403c18:	tst	w8, #0x18
  403c1c:	b.eq	403c24 <ferror@plt+0x11d4>  // b.none
  403c20:	bl	4054c4 <ferror@plt+0x2a74>
  403c24:	ldrb	w8, [x20, #3585]
  403c28:	tbz	w8, #5, 403c30 <ferror@plt+0x11e0>
  403c2c:	bl	405540 <ferror@plt+0x2af0>
  403c30:	ldrb	w8, [x20, #3585]
  403c34:	tbz	w8, #6, 403c3c <ferror@plt+0x11ec>
  403c38:	bl	405594 <ferror@plt+0x2b44>
  403c3c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c40:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403c44:	ldr	w8, [x8, #3644]
  403c48:	ldr	w9, [x9, #3660]
  403c4c:	orr	w8, w9, w8
  403c50:	cbz	w8, 403c58 <ferror@plt+0x1208>
  403c54:	bl	405610 <ferror@plt+0x2bc0>
  403c58:	bl	405684 <ferror@plt+0x2c34>
  403c5c:	ldp	x20, x19, [sp, #96]
  403c60:	ldp	x22, x21, [sp, #80]
  403c64:	ldp	x24, x23, [sp, #64]
  403c68:	ldp	x26, x25, [sp, #48]
  403c6c:	ldp	x28, x27, [sp, #32]
  403c70:	ldp	x29, x30, [sp, #16]
  403c74:	mov	w0, wzr
  403c78:	add	sp, sp, #0x70
  403c7c:	ret
  403c80:	bl	405014 <ferror@plt+0x25c4>
  403c84:	ldrb	w8, [x19, #3584]
  403c88:	tbz	w8, #2, 403bf8 <ferror@plt+0x11a8>
  403c8c:	bl	405138 <ferror@plt+0x26e8>
  403c90:	ldrb	w8, [x19, #3584]
  403c94:	tbz	w8, #0, 403c00 <ferror@plt+0x11b0>
  403c98:	bl	40525c <ferror@plt+0x280c>
  403c9c:	ldrb	w8, [x19, #3584]
  403ca0:	tbz	w8, #1, 403c08 <ferror@plt+0x11b8>
  403ca4:	bl	405414 <ferror@plt+0x29c4>
  403ca8:	ldrb	w8, [x20, #3585]
  403cac:	tbnz	w8, #2, 403c10 <ferror@plt+0x11c0>
  403cb0:	b	403c14 <ferror@plt+0x11c4>
  403cb4:	bl	4041f4 <ferror@plt+0x17a4>
  403cb8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403cbc:	adrp	x1, 415000 <ferror@plt+0x125b0>
  403cc0:	add	x0, x0, #0xab9
  403cc4:	add	x1, x1, #0x6e8
  403cc8:	bl	4029a0 <printf@plt>
  403ccc:	mov	w0, wzr
  403cd0:	bl	402370 <exit@plt>
  403cd4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403cd8:	ldr	w9, [x8, #3660]
  403cdc:	add	w9, w9, #0x1
  403ce0:	str	w9, [x8, #3660]
  403ce4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403ce8:	ldr	x3, [x8, #3528]
  403cec:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403cf0:	add	x0, x0, #0xad4
  403cf4:	mov	w1, #0x1c                  	// #28
  403cf8:	mov	w2, #0x1                   	// #1
  403cfc:	bl	402810 <fwrite@plt>
  403d00:	mov	w0, #0x1                   	// #1
  403d04:	bl	402370 <exit@plt>
  403d08:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d0c:	ldr	x0, [x8, #3528]
  403d10:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403d14:	add	x1, x1, #0xa67
  403d18:	mov	x2, x23
  403d1c:	bl	402a10 <fprintf@plt>
  403d20:	bl	4041f4 <ferror@plt+0x17a4>
  403d24:	bl	40d1b8 <ferror@plt+0xa768>
  403d28:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403d2c:	add	x1, x1, #0xa46
  403d30:	mov	x0, x26
  403d34:	bl	402720 <strcmp@plt>
  403d38:	cbnz	w0, 403dfc <ferror@plt+0x13ac>
  403d3c:	bl	4041d8 <ferror@plt+0x1788>
  403d40:	mov	w0, #0x1                   	// #1
  403d44:	bl	402370 <exit@plt>
  403d48:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d4c:	ldr	x3, [x8, #3528]
  403d50:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403d54:	add	x0, x0, #0xa8c
  403d58:	mov	w1, #0x1a                  	// #26
  403d5c:	mov	w2, #0x1                   	// #1
  403d60:	bl	402810 <fwrite@plt>
  403d64:	mov	w0, #0xffffffff            	// #-1
  403d68:	bl	402370 <exit@plt>
  403d6c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403d70:	add	x0, x0, #0xaa7
  403d74:	bl	402390 <perror@plt>
  403d78:	mov	w0, #0xffffffff            	// #-1
  403d7c:	bl	402370 <exit@plt>
  403d80:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d84:	ldr	x3, [x8, #3528]
  403d88:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403d8c:	add	x0, x0, #0xb08
  403d90:	b	403dbc <ferror@plt+0x136c>
  403d94:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403d98:	ldr	x3, [x8, #3528]
  403d9c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403da0:	add	x0, x0, #0xb38
  403da4:	mov	w1, #0x2a                  	// #42
  403da8:	b	403dc0 <ferror@plt+0x1370>
  403dac:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403db0:	ldr	x3, [x8, #3528]
  403db4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403db8:	add	x0, x0, #0xb63
  403dbc:	mov	w1, #0x2f                  	// #47
  403dc0:	mov	w2, #0x1                   	// #1
  403dc4:	bl	402810 <fwrite@plt>
  403dc8:	mov	w0, wzr
  403dcc:	bl	402370 <exit@plt>
  403dd0:	tbnz	w8, #0, 403e18 <ferror@plt+0x13c8>
  403dd4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403dd8:	ldr	x3, [x8, #3528]
  403ddc:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403de0:	add	x0, x0, #0xb93
  403de4:	mov	w1, #0x31                  	// #49
  403de8:	b	403dc0 <ferror@plt+0x1370>
  403dec:	bl	404960 <ferror@plt+0x1f10>
  403df0:	bl	402370 <exit@plt>
  403df4:	mov	w0, wzr
  403df8:	bl	402370 <exit@plt>
  403dfc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e00:	ldr	x0, [x8, #3528]
  403e04:	adrp	x1, 416000 <ferror@plt+0x135b0>
  403e08:	add	x1, x1, #0xa4b
  403e0c:	mov	x2, x26
  403e10:	bl	402a10 <fprintf@plt>
  403e14:	bl	4041f4 <ferror@plt+0x17a4>
  403e18:	ldr	x8, [sp, #8]
  403e1c:	ldrb	w8, [x8]
  403e20:	cmp	w8, #0x2d
  403e24:	b.ne	403e34 <ferror@plt+0x13e4>  // b.any
  403e28:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e2c:	ldr	x19, [x8, #3552]
  403e30:	b	403e48 <ferror@plt+0x13f8>
  403e34:	ldr	x0, [sp, #8]
  403e38:	adrp	x1, 418000 <ferror@plt+0x155b0>
  403e3c:	add	x1, x1, #0x635
  403e40:	bl	402880 <fopen64@plt>
  403e44:	mov	x19, x0
  403e48:	mov	w1, #0x6                   	// #6
  403e4c:	mov	x0, x19
  403e50:	bl	4047a0 <ferror@plt+0x1d50>
  403e54:	mov	x0, x19
  403e58:	bl	402840 <fflush@plt>
  403e5c:	mov	w0, wzr
  403e60:	bl	402370 <exit@plt>
  403e64:	stp	x29, x30, [sp, #-96]!
  403e68:	stp	x28, x27, [sp, #16]
  403e6c:	stp	x26, x25, [sp, #32]
  403e70:	stp	x24, x23, [sp, #48]
  403e74:	stp	x22, x21, [sp, #64]
  403e78:	stp	x20, x19, [sp, #80]
  403e7c:	mov	x29, sp
  403e80:	sub	sp, sp, #0x890
  403e84:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403e88:	add	x0, x0, #0xc75
  403e8c:	bl	4029d0 <getenv@plt>
  403e90:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  403e94:	ldrb	w9, [x8, #3684]
  403e98:	adrp	x10, 416000 <ferror@plt+0x135b0>
  403e9c:	add	x10, x10, #0xc7f
  403ea0:	cmp	x0, #0x0
  403ea4:	csel	x10, x10, x0, eq  // eq = none
  403ea8:	str	x10, [sp, #16]
  403eac:	tbnz	w9, #0, 404154 <ferror@plt+0x1704>
  403eb0:	ldr	x1, [sp, #16]
  403eb4:	mov	w9, #0x1                   	// #1
  403eb8:	add	x0, sp, #0x488
  403ebc:	mov	w2, #0x400                 	// #1024
  403ec0:	strb	w9, [x8, #3684]
  403ec4:	add	x19, sp, #0x488
  403ec8:	bl	40e660 <ferror@plt+0xbc10>
  403ecc:	add	x0, sp, #0x488
  403ed0:	bl	402360 <strlen@plt>
  403ed4:	cbz	x0, 403ee8 <ferror@plt+0x1498>
  403ed8:	add	x8, x0, x19
  403edc:	ldurb	w8, [x8, #-1]
  403ee0:	cmp	w8, #0x2f
  403ee4:	b.eq	403ef8 <ferror@plt+0x14a8>  // b.none
  403ee8:	add	x0, sp, #0x488
  403eec:	bl	402360 <strlen@plt>
  403ef0:	mov	w8, #0x2f                  	// #47
  403ef4:	strh	w8, [x19, x0]
  403ef8:	add	x0, sp, #0x488
  403efc:	bl	402360 <strlen@plt>
  403f00:	mov	x21, x0
  403f04:	add	x0, sp, #0x488
  403f08:	bl	402470 <opendir@plt>
  403f0c:	cbz	x0, 404154 <ferror@plt+0x1704>
  403f10:	mov	x20, x0
  403f14:	bl	4027c0 <readdir64@plt>
  403f18:	cbz	x0, 40414c <ferror@plt+0x16fc>
  403f1c:	mov	x19, #0x6f73                	// #28531
  403f20:	movk	x19, #0x6b63, lsl #16
  403f24:	sxtw	x8, w21
  403f28:	add	x9, sp, #0x488
  403f2c:	mov	w10, #0x400                 	// #1024
  403f30:	adrp	x21, 416000 <ferror@plt+0x135b0>
  403f34:	adrp	x24, 417000 <ferror@plt+0x145b0>
  403f38:	movk	x19, #0x7465, lsl #32
  403f3c:	add	x21, x21, #0xc92
  403f40:	add	x24, x24, #0xb89
  403f44:	add	x22, sp, #0x41c
  403f48:	movk	x19, #0x5b3a, lsl #48
  403f4c:	add	x9, x9, x8
  403f50:	sub	x8, x10, x8
  403f54:	stp	x8, x9, [sp]
  403f58:	b	403f78 <ferror@plt+0x1528>
  403f5c:	mov	x0, x23
  403f60:	bl	4027a0 <free@plt>
  403f64:	mov	x0, x25
  403f68:	bl	402650 <closedir@plt>
  403f6c:	mov	x0, x20
  403f70:	bl	4027c0 <readdir64@plt>
  403f74:	cbz	x0, 40414c <ferror@plt+0x16fc>
  403f78:	add	x0, x0, #0x13
  403f7c:	add	x2, sp, #0x464
  403f80:	add	x3, sp, #0x460
  403f84:	mov	x1, x21
  403f88:	bl	402940 <__isoc99_sscanf@plt>
  403f8c:	cmp	w0, #0x1
  403f90:	b.ne	403f6c <ferror@plt+0x151c>  // b.any
  403f94:	add	x0, sp, #0x480
  403f98:	bl	405910 <ferror@plt+0x2ec0>
  403f9c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  403fa0:	add	x0, x0, #0xc86
  403fa4:	bl	402640 <strdup@plt>
  403fa8:	ldr	w3, [sp, #1124]
  403fac:	mov	x23, x0
  403fb0:	str	x0, [sp, #1152]
  403fb4:	ldp	x1, x0, [sp]
  403fb8:	adrp	x2, 416000 <ferror@plt+0x135b0>
  403fbc:	add	x2, x2, #0xc97
  403fc0:	bl	4024c0 <snprintf@plt>
  403fc4:	add	x0, sp, #0x488
  403fc8:	bl	402360 <strlen@plt>
  403fcc:	mov	x26, x0
  403fd0:	add	x0, sp, #0x488
  403fd4:	bl	402470 <opendir@plt>
  403fd8:	cbz	x0, 404140 <ferror@plt+0x16f0>
  403fdc:	mov	x25, x0
  403fe0:	strb	wzr, [sp, #1128]
  403fe4:	bl	4027c0 <readdir64@plt>
  403fe8:	cbz	x0, 403f5c <ferror@plt+0x150c>
  403fec:	sxtw	x8, w26
  403ff0:	add	x9, sp, #0x488
  403ff4:	add	x26, x9, x8
  403ff8:	mov	w9, #0x400                 	// #1024
  403ffc:	sub	x27, x9, x8
  404000:	b	404038 <ferror@plt+0x15e8>
  404004:	ldr	w0, [sp, #1116]
  404008:	ldr	w2, [sp, #1124]
  40400c:	ldr	w3, [sp, #1048]
  404010:	add	x1, sp, #0x468
  404014:	mov	x4, x23
  404018:	mov	x5, x28
  40401c:	bl	405920 <ferror@plt+0x2ed0>
  404020:	mov	x0, x28
  404024:	bl	4027a0 <free@plt>
  404028:	add	x22, sp, #0x41c
  40402c:	mov	x0, x25
  404030:	bl	4027c0 <readdir64@plt>
  404034:	cbz	x0, 403f5c <ferror@plt+0x150c>
  404038:	add	x28, x0, #0x13
  40403c:	add	x2, sp, #0x418
  404040:	add	x3, sp, #0x460
  404044:	mov	x0, x28
  404048:	mov	x1, x21
  40404c:	bl	402940 <__isoc99_sscanf@plt>
  404050:	cmp	w0, #0x1
  404054:	b.ne	40402c <ferror@plt+0x15dc>  // b.any
  404058:	ldr	w3, [sp, #1048]
  40405c:	mov	x0, x26
  404060:	mov	x1, x27
  404064:	mov	x2, x24
  404068:	bl	4024c0 <snprintf@plt>
  40406c:	add	x0, sp, #0x488
  404070:	add	x1, sp, #0x41c
  404074:	mov	w2, #0x3f                  	// #63
  404078:	bl	402420 <readlink@plt>
  40407c:	cmn	x0, #0x1
  404080:	b.eq	40402c <ferror@plt+0x15dc>  // b.none
  404084:	strb	wzr, [x22, x0]
  404088:	add	x8, sp, #0x31d
  40408c:	ldur	x8, [x8, #255]
  404090:	cmp	x8, x19
  404094:	b.ne	40402c <ferror@plt+0x15dc>  // b.any
  404098:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40409c:	add	x0, sp, #0x41c
  4040a0:	add	x2, sp, #0x45c
  4040a4:	add	x1, x1, #0xca7
  4040a8:	bl	402940 <__isoc99_sscanf@plt>
  4040ac:	ldr	w4, [sp, #1124]
  4040b0:	ldr	x3, [sp, #16]
  4040b4:	adrp	x2, 416000 <ferror@plt+0x135b0>
  4040b8:	add	x0, sp, #0x18
  4040bc:	mov	w1, #0x400                 	// #1024
  4040c0:	add	x2, x2, #0xcb3
  4040c4:	mov	x5, x28
  4040c8:	bl	4024c0 <snprintf@plt>
  4040cc:	add	x0, sp, #0x478
  4040d0:	bl	405918 <ferror@plt+0x2ec8>
  4040d4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4040d8:	add	x0, x0, #0xc86
  4040dc:	bl	402640 <strdup@plt>
  4040e0:	ldrb	w8, [sp, #1128]
  4040e4:	mov	x28, x0
  4040e8:	str	x0, [sp, #1144]
  4040ec:	cbnz	w8, 404004 <ferror@plt+0x15b4>
  4040f0:	ldr	w4, [sp, #1124]
  4040f4:	ldr	x3, [sp, #16]
  4040f8:	adrp	x2, 416000 <ferror@plt+0x135b0>
  4040fc:	add	x0, sp, #0x18
  404100:	mov	w1, #0x400                 	// #1024
  404104:	add	x2, x2, #0xcbf
  404108:	bl	4024c0 <snprintf@plt>
  40410c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  404110:	add	x0, sp, #0x18
  404114:	add	x1, x1, #0x732
  404118:	bl	402880 <fopen64@plt>
  40411c:	cbz	x0, 404004 <ferror@plt+0x15b4>
  404120:	adrp	x1, 416000 <ferror@plt+0x135b0>
  404124:	add	x2, sp, #0x468
  404128:	add	x1, x1, #0xcca
  40412c:	mov	x22, x0
  404130:	bl	402560 <__isoc99_fscanf@plt>
  404134:	mov	x0, x22
  404138:	bl	402500 <fclose@plt>
  40413c:	b	404004 <ferror@plt+0x15b4>
  404140:	mov	x0, x23
  404144:	bl	4027a0 <free@plt>
  404148:	b	403f6c <ferror@plt+0x151c>
  40414c:	mov	x0, x20
  404150:	bl	402650 <closedir@plt>
  404154:	add	sp, sp, #0x890
  404158:	ldp	x20, x19, [sp, #80]
  40415c:	ldp	x22, x21, [sp, #64]
  404160:	ldp	x24, x23, [sp, #48]
  404164:	ldp	x26, x25, [sp, #32]
  404168:	ldp	x28, x27, [sp, #16]
  40416c:	ldp	x29, x30, [sp], #96
  404170:	ret
  404174:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404178:	tbz	w1, #0, 4041b4 <ferror@plt+0x1764>
  40417c:	adrp	x9, 415000 <ferror@plt+0x125b0>
  404180:	add	x9, x9, #0xdf8
  404184:	mov	w10, #0x28                  	// #40
  404188:	adrp	x11, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40418c:	add	x11, x11, #0xe00
  404190:	smaddl	x9, w0, w10, x9
  404194:	ldr	w9, [x9, #4]
  404198:	ldp	w13, w10, [x11]
  40419c:	mov	w12, #0x1                   	// #1
  4041a0:	lsl	w12, w12, w0
  4041a4:	orr	w9, w10, w9
  4041a8:	str	w9, [x11, #4]
  4041ac:	orr	w9, w13, w12
  4041b0:	b	4041c4 <ferror@plt+0x1774>
  4041b4:	ldr	w9, [x8, #3584]
  4041b8:	mov	w10, #0x1                   	// #1
  4041bc:	lsl	w10, w10, w0
  4041c0:	bic	w9, w9, w10
  4041c4:	str	w9, [x8, #3584]
  4041c8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041cc:	mov	w9, #0x1                   	// #1
  4041d0:	strb	w9, [x8, #3656]
  4041d4:	ret
  4041d8:	stp	x29, x30, [sp, #-16]!
  4041dc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041e0:	ldr	x0, [x8, #3552]
  4041e4:	mov	x29, sp
  4041e8:	bl	4059fc <ferror@plt+0x2fac>
  4041ec:	mov	w0, wzr
  4041f0:	bl	402370 <exit@plt>
  4041f4:	stp	x29, x30, [sp, #-16]!
  4041f8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4041fc:	ldr	x0, [x8, #3528]
  404200:	mov	x29, sp
  404204:	bl	4059fc <ferror@plt+0x2fac>
  404208:	mov	w0, #0xffffffff            	// #-1
  40420c:	bl	402370 <exit@plt>
  404210:	stp	x29, x30, [sp, #-64]!
  404214:	str	x28, [sp, #16]
  404218:	stp	x22, x21, [sp, #32]
  40421c:	stp	x20, x19, [sp, #48]
  404220:	mov	x29, sp
  404224:	sub	sp, sp, #0x750
  404228:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40422c:	mov	x20, x0
  404230:	add	x1, x1, #0x50
  404234:	mov	x0, sp
  404238:	mov	w2, #0x750                 	// #1872
  40423c:	mov	x21, sp
  404240:	bl	402330 <memcpy@plt>
  404244:	mov	x8, x20
  404248:	ldrb	w9, [x8], #1
  40424c:	mov	x22, xzr
  404250:	cmp	w9, #0x21
  404254:	cset	w19, ne  // ne = any
  404258:	csel	x20, x8, x20, eq  // eq = none
  40425c:	ldr	x1, [x21, x22]
  404260:	mov	x0, x20
  404264:	bl	402720 <strcmp@plt>
  404268:	cbz	w0, 404280 <ferror@plt+0x1830>
  40426c:	add	x22, x22, #0x48
  404270:	cmp	x22, #0x750
  404274:	b.ne	40425c <ferror@plt+0x180c>  // b.any
  404278:	mov	w0, #0xffffffff            	// #-1
  40427c:	b	4042b0 <ferror@plt+0x1860>
  404280:	mov	x8, sp
  404284:	add	x8, x8, x22
  404288:	ldr	w0, [x8, #8]
  40428c:	cmp	w0, #0xf
  404290:	b.eq	4042ac <ferror@plt+0x185c>  // b.none
  404294:	add	x20, x8, #0xc
  404298:	mov	w1, w19
  40429c:	bl	404174 <ferror@plt+0x1724>
  4042a0:	ldr	w0, [x20], #4
  4042a4:	cmp	w0, #0xf
  4042a8:	b.ne	404298 <ferror@plt+0x1848>  // b.any
  4042ac:	mov	w0, wzr
  4042b0:	add	sp, sp, #0x750
  4042b4:	ldp	x20, x19, [sp, #48]
  4042b8:	ldp	x22, x21, [sp, #32]
  4042bc:	ldr	x28, [sp, #16]
  4042c0:	ldp	x29, x30, [sp], #64
  4042c4:	ret
  4042c8:	sub	sp, sp, #0x60
  4042cc:	add	x0, sp, #0x10
  4042d0:	stp	x29, x30, [sp, #80]
  4042d4:	add	x29, sp, #0x50
  4042d8:	bl	405a24 <ferror@plt+0x2fd4>
  4042dc:	tbnz	w0, #31, 4043e0 <ferror@plt+0x1990>
  4042e0:	add	x0, sp, #0xc
  4042e4:	bl	405afc <ferror@plt+0x30ac>
  4042e8:	tbnz	w0, #31, 4043f0 <ferror@plt+0x19a0>
  4042ec:	ldr	w1, [sp, #16]
  4042f0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4042f4:	add	x0, x0, #0x8cf
  4042f8:	bl	4029a0 <printf@plt>
  4042fc:	ldp	w8, w4, [sp, #24]
  404300:	ldp	w5, w9, [sp, #32]
  404304:	ldr	w10, [sp, #56]
  404308:	ldr	w2, [sp, #12]
  40430c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404310:	add	w1, w5, w8
  404314:	sub	w8, w1, w9
  404318:	sub	w3, w8, w10
  40431c:	add	x0, x0, #0x8da
  404320:	bl	4029a0 <printf@plt>
  404324:	mov	w0, #0xa                   	// #10
  404328:	bl	4029e0 <putchar@plt>
  40432c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404330:	add	x0, x0, #0x839
  404334:	bl	4026f0 <puts@plt>
  404338:	ldr	w2, [sp, #44]
  40433c:	ldr	w3, [sp, #64]
  404340:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404344:	add	x0, x0, #0x915
  404348:	add	w1, w3, w2
  40434c:	bl	4029a0 <printf@plt>
  404350:	ldr	w2, [sp, #40]
  404354:	ldr	w3, [sp, #60]
  404358:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40435c:	add	x0, x0, #0x92b
  404360:	add	w1, w3, w2
  404364:	bl	4029a0 <printf@plt>
  404368:	ldr	w2, [sp, #36]
  40436c:	ldr	w3, [sp, #56]
  404370:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404374:	add	x0, x0, #0x941
  404378:	add	w1, w3, w2
  40437c:	bl	4029a0 <printf@plt>
  404380:	ldp	w9, w8, [sp, #40]
  404384:	ldp	w11, w10, [sp, #60]
  404388:	ldr	w12, [sp, #36]
  40438c:	ldr	w13, [sp, #56]
  404390:	add	w8, w9, w8
  404394:	add	w9, w11, w10
  404398:	add	w2, w8, w12
  40439c:	add	w8, w9, w2
  4043a0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4043a4:	add	w1, w8, w13
  4043a8:	add	w3, w9, w13
  4043ac:	add	x0, x0, #0x957
  4043b0:	bl	4029a0 <printf@plt>
  4043b4:	ldr	w2, [sp, #48]
  4043b8:	ldr	w3, [sp, #68]
  4043bc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4043c0:	add	x0, x0, #0x96e
  4043c4:	add	w1, w3, w2
  4043c8:	bl	4029a0 <printf@plt>
  4043cc:	mov	w0, #0xa                   	// #10
  4043d0:	bl	4029e0 <putchar@plt>
  4043d4:	ldp	x29, x30, [sp, #80]
  4043d8:	add	sp, sp, #0x60
  4043dc:	ret
  4043e0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4043e4:	add	x0, x0, #0x89e
  4043e8:	bl	402390 <perror@plt>
  4043ec:	b	4042e0 <ferror@plt+0x1890>
  4043f0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4043f4:	add	x0, x0, #0x8be
  4043f8:	bl	402390 <perror@plt>
  4043fc:	b	4042ec <ferror@plt+0x189c>
  404400:	stp	x29, x30, [sp, #-48]!
  404404:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404408:	add	x1, x1, #0xaae
  40440c:	str	x21, [sp, #16]
  404410:	stp	x20, x19, [sp, #32]
  404414:	mov	x29, sp
  404418:	mov	x19, x0
  40441c:	bl	402610 <strcasecmp@plt>
  404420:	cbz	w0, 40450c <ferror@plt+0x1abc>
  404424:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404428:	add	x1, x1, #0xab4
  40442c:	mov	x0, x19
  404430:	bl	402610 <strcasecmp@plt>
  404434:	cbz	w0, 40450c <ferror@plt+0x1abc>
  404438:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40443c:	add	x1, x1, #0xabb
  404440:	mov	x0, x19
  404444:	bl	402610 <strcasecmp@plt>
  404448:	cbz	w0, 404520 <ferror@plt+0x1ad0>
  40444c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404450:	add	x1, x1, #0xa48
  404454:	mov	x0, x19
  404458:	bl	402610 <strcasecmp@plt>
  40445c:	cbz	w0, 404528 <ferror@plt+0x1ad8>
  404460:	adrp	x1, 416000 <ferror@plt+0x135b0>
  404464:	add	x1, x1, #0xb04
  404468:	mov	x0, x19
  40446c:	bl	402610 <strcasecmp@plt>
  404470:	cbz	w0, 404530 <ferror@plt+0x1ae0>
  404474:	adrp	x1, 417000 <ferror@plt+0x145b0>
  404478:	add	x1, x1, #0xa88
  40447c:	mov	x0, x19
  404480:	bl	402610 <strcasecmp@plt>
  404484:	cbz	w0, 404538 <ferror@plt+0x1ae8>
  404488:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40448c:	add	x1, x1, #0xac3
  404490:	mov	x0, x19
  404494:	bl	402610 <strcasecmp@plt>
  404498:	cbz	w0, 404540 <ferror@plt+0x1af0>
  40449c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4044a0:	add	x1, x1, #0xad0
  4044a4:	mov	x0, x19
  4044a8:	bl	402610 <strcasecmp@plt>
  4044ac:	cbz	w0, 404554 <ferror@plt+0x1b04>
  4044b0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4044b4:	add	x1, x1, #0xad7
  4044b8:	mov	x0, x19
  4044bc:	bl	402610 <strcasecmp@plt>
  4044c0:	cbz	w0, 40455c <ferror@plt+0x1b0c>
  4044c4:	adrp	x21, 416000 <ferror@plt+0x135b0>
  4044c8:	mov	x20, xzr
  4044cc:	add	x21, x21, #0x7a0
  4044d0:	ldr	x1, [x21, x20, lsl #3]
  4044d4:	mov	x0, x19
  4044d8:	bl	402610 <strcasecmp@plt>
  4044dc:	cbz	w0, 404548 <ferror@plt+0x1af8>
  4044e0:	add	x20, x20, #0x1
  4044e4:	cmp	x20, #0xc
  4044e8:	b.ne	4044d0 <ferror@plt+0x1a80>  // b.any
  4044ec:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4044f0:	ldr	x0, [x8, #3528]
  4044f4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4044f8:	add	x1, x1, #0xadb
  4044fc:	mov	x2, x19
  404500:	bl	402a10 <fprintf@plt>
  404504:	mov	w0, #0xffffffff            	// #-1
  404508:	bl	402370 <exit@plt>
  40450c:	mov	w0, #0x80                  	// #128
  404510:	ldp	x20, x19, [sp, #32]
  404514:	ldr	x21, [sp, #16]
  404518:	ldp	x29, x30, [sp], #48
  40451c:	ret
  404520:	mov	w0, #0x8                   	// #8
  404524:	b	404510 <ferror@plt+0x1ac0>
  404528:	mov	w0, #0x2                   	// #2
  40452c:	b	404510 <ferror@plt+0x1ac0>
  404530:	mov	w0, #0xfff                 	// #4095
  404534:	b	404510 <ferror@plt+0x1ac0>
  404538:	mov	w0, #0xb7f                 	// #2943
  40453c:	b	404510 <ferror@plt+0x1ac0>
  404540:	mov	w0, #0xb7b                 	// #2939
  404544:	b	404510 <ferror@plt+0x1ac0>
  404548:	mov	w8, #0x1                   	// #1
  40454c:	lsl	w0, w8, w20
  404550:	b	404510 <ferror@plt+0x1ac0>
  404554:	mov	w0, #0x48                  	// #72
  404558:	b	404510 <ferror@plt+0x1ac0>
  40455c:	mov	w0, #0xfb7                 	// #4023
  404560:	b	404510 <ferror@plt+0x1ac0>
  404564:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404568:	ldr	w10, [x8, #3584]
  40456c:	adrp	x11, 415000 <ferror@plt+0x125b0>
  404570:	mov	x9, xzr
  404574:	add	x11, x11, #0xe00
  404578:	adrp	x12, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40457c:	b	404590 <ferror@plt+0x1b40>
  404580:	add	x9, x9, #0x1
  404584:	cmp	x9, #0xf
  404588:	add	x11, x11, #0x28
  40458c:	b.eq	4045b4 <ferror@plt+0x1b64>  // b.none
  404590:	lsr	w13, w10, w9
  404594:	tbz	w13, #0, 404580 <ferror@plt+0x1b30>
  404598:	ldr	x13, [x11]
  40459c:	ldr	x14, [x12, #3592]
  4045a0:	tst	x14, x13
  4045a4:	b.ne	404580 <ferror@plt+0x1b30>  // b.any
  4045a8:	orr	x13, x14, x13
  4045ac:	str	x13, [x12, #3592]
  4045b0:	b	404580 <ferror@plt+0x1b30>
  4045b4:	ldr	x10, [x12, #3592]
  4045b8:	adrp	x11, 415000 <ferror@plt+0x125b0>
  4045bc:	mov	x9, xzr
  4045c0:	add	x11, x11, #0x6f0
  4045c4:	b	4045d8 <ferror@plt+0x1b88>
  4045c8:	add	x9, x9, #0x1
  4045cc:	cmp	x9, #0x2d
  4045d0:	add	x11, x11, #0x28
  4045d4:	b.eq	4045fc <ferror@plt+0x1bac>  // b.none
  4045d8:	lsr	x12, x10, x9
  4045dc:	tbz	w12, #0, 4045c8 <ferror@plt+0x1b78>
  4045e0:	ldr	w12, [x11]
  4045e4:	ldr	w13, [x8, #3584]
  4045e8:	tst	w13, w12
  4045ec:	b.ne	4045c8 <ferror@plt+0x1b78>  // b.any
  4045f0:	orr	w12, w13, w12
  4045f4:	str	w12, [x8, #3584]
  4045f8:	b	4045c8 <ferror@plt+0x1b78>
  4045fc:	ret
  404600:	sub	sp, sp, #0x1f0
  404604:	adrp	x0, 417000 <ferror@plt+0x145b0>
  404608:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40460c:	add	x0, x0, #0xaf5
  404610:	add	x1, x1, #0x732
  404614:	stp	x29, x30, [sp, #400]
  404618:	stp	x28, x27, [sp, #416]
  40461c:	stp	x26, x25, [sp, #432]
  404620:	stp	x24, x23, [sp, #448]
  404624:	stp	x22, x21, [sp, #464]
  404628:	stp	x20, x19, [sp, #480]
  40462c:	add	x29, sp, #0x190
  404630:	bl	402550 <popen@plt>
  404634:	cbz	x0, 404780 <ferror@plt+0x1d30>
  404638:	mov	x19, x0
  40463c:	sub	x0, x29, #0x88
  404640:	mov	w1, #0x80                  	// #128
  404644:	mov	x2, x19
  404648:	bl	402a20 <fgets@plt>
  40464c:	cbz	x0, 404778 <ferror@plt+0x1d28>
  404650:	sub	x0, x29, #0x88
  404654:	mov	w1, #0x80                  	// #128
  404658:	mov	x2, x19
  40465c:	bl	402a20 <fgets@plt>
  404660:	cbz	x0, 404778 <ferror@plt+0x1d28>
  404664:	mov	w23, #0x6374                	// #25460
  404668:	mov	x8, sp
  40466c:	mov	w24, #0x7072                	// #28786
  404670:	adrp	x20, 417000 <ferror@plt+0x145b0>
  404674:	adrp	x25, 418000 <ferror@plt+0x155b0>
  404678:	adrp	x27, 418000 <ferror@plt+0x155b0>
  40467c:	mov	w28, #0x6373                	// #25459
  404680:	movk	w23, #0x70, lsl #16
  404684:	movk	w24, #0x2e63, lsl #16
  404688:	add	x20, x20, #0xb16
  40468c:	add	x25, x25, #0x6dd
  404690:	adrp	x26, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404694:	add	x27, x27, #0x6b1
  404698:	movk	w28, #0x7074, lsl #16
  40469c:	add	x21, x8, #0x4
  4046a0:	b	4046c8 <ferror@plt+0x1c78>
  4046a4:	str	x25, [x22, #24]
  4046a8:	ldr	x8, [x26, #3624]
  4046ac:	str	x22, [x26, #3624]
  4046b0:	str	x8, [x22]
  4046b4:	sub	x0, x29, #0x88
  4046b8:	mov	w1, #0x80                  	// #128
  4046bc:	mov	x2, x19
  4046c0:	bl	402a20 <fgets@plt>
  4046c4:	cbz	x0, 404778 <ferror@plt+0x1d28>
  4046c8:	movi	v0.2d, #0x0
  4046cc:	sub	x0, x29, #0x88
  4046d0:	sub	x2, x29, #0x8c
  4046d4:	add	x3, sp, #0x80
  4046d8:	sub	x4, x29, #0x90
  4046dc:	mov	x1, x20
  4046e0:	mov	x5, x21
  4046e4:	stp	q0, q0, [sp, #96]
  4046e8:	stp	q0, q0, [sp, #64]
  4046ec:	stp	q0, q0, [sp, #32]
  4046f0:	stp	q0, q0, [sp]
  4046f4:	str	w24, [sp]
  4046f8:	bl	402940 <__isoc99_sscanf@plt>
  4046fc:	cmp	w0, #0x4
  404700:	b.ne	4046b4 <ferror@plt+0x1c64>  // b.any
  404704:	mov	w0, #0x20                  	// #32
  404708:	bl	402530 <malloc@plt>
  40470c:	cbz	x0, 4046b4 <ferror@plt+0x1c64>
  404710:	ldur	w8, [x29, #-144]
  404714:	mov	x22, x0
  404718:	str	w8, [x0, #8]
  40471c:	mov	x0, sp
  404720:	bl	402640 <strdup@plt>
  404724:	ldr	w8, [sp, #128]
  404728:	str	x0, [x22, #16]
  40472c:	cmp	w8, w23
  404730:	b.eq	4046a4 <ferror@plt+0x1c54>  // b.none
  404734:	ldr	w8, [sp, #128]
  404738:	add	w9, w23, #0x101
  40473c:	cmp	w8, w9
  404740:	b.eq	404760 <ferror@plt+0x1d10>  // b.none
  404744:	ldr	w8, [sp, #128]
  404748:	ldrb	w9, [sp, #132]
  40474c:	eor	w8, w8, w28
  404750:	orr	w8, w8, w9
  404754:	cbz	w8, 404768 <ferror@plt+0x1d18>
  404758:	str	xzr, [x22, #24]
  40475c:	b	4046a8 <ferror@plt+0x1c58>
  404760:	str	x27, [x22, #24]
  404764:	b	4046a8 <ferror@plt+0x1c58>
  404768:	adrp	x8, 416000 <ferror@plt+0x135b0>
  40476c:	add	x8, x8, #0xc07
  404770:	str	x8, [x22, #24]
  404774:	b	4046a8 <ferror@plt+0x1c58>
  404778:	mov	x0, x19
  40477c:	bl	402970 <pclose@plt>
  404780:	ldp	x20, x19, [sp, #480]
  404784:	ldp	x22, x21, [sp, #464]
  404788:	ldp	x24, x23, [sp, #448]
  40478c:	ldp	x26, x25, [sp, #432]
  404790:	ldp	x28, x27, [sp, #416]
  404794:	ldp	x29, x30, [sp, #400]
  404798:	add	sp, sp, #0x1f0
  40479c:	ret
  4047a0:	sub	sp, sp, #0xd0
  4047a4:	stp	x29, x30, [sp, #144]
  4047a8:	add	x29, sp, #0x90
  4047ac:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4047b0:	stp	x20, x19, [sp, #192]
  4047b4:	mov	w19, w1
  4047b8:	mov	x20, x0
  4047bc:	add	x8, x8, #0xe00
  4047c0:	str	w1, [sp, #16]
  4047c4:	sub	x0, x29, #0x38
  4047c8:	mov	w2, #0x4                   	// #4
  4047cc:	mov	w1, wzr
  4047d0:	str	x23, [sp, #160]
  4047d4:	stp	x22, x21, [sp, #176]
  4047d8:	str	x8, [sp, #8]
  4047dc:	str	xzr, [sp, #24]
  4047e0:	bl	412cd8 <ferror@plt+0x10288>
  4047e4:	cbz	w0, 404808 <ferror@plt+0x1db8>
  4047e8:	mov	w20, #0xffffffff            	// #-1
  4047ec:	mov	w0, w20
  4047f0:	ldp	x20, x19, [sp, #192]
  4047f4:	ldp	x22, x21, [sp, #176]
  4047f8:	ldr	x23, [sp, #160]
  4047fc:	ldp	x29, x30, [sp, #144]
  404800:	add	sp, sp, #0xd0
  404804:	ret
  404808:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40480c:	ldrb	w8, [x8, #3608]
  404810:	cbz	w8, 40483c <ferror@plt+0x1dec>
  404814:	add	x0, sp, #0x20
  404818:	mov	w2, #0x4                   	// #4
  40481c:	mov	w1, wzr
  404820:	add	x21, sp, #0x20
  404824:	bl	412cd8 <ferror@plt+0x10288>
  404828:	cbz	w0, 404838 <ferror@plt+0x1de8>
  40482c:	sub	x0, x29, #0x38
  404830:	bl	412ca8 <ferror@plt+0x10258>
  404834:	b	4047e8 <ferror@plt+0x1d98>
  404838:	str	x21, [sp, #24]
  40483c:	adrp	x23, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404840:	ldr	w9, [x23, #3576]
  404844:	mov	w8, #0xe240                	// #57920
  404848:	movk	w8, #0x1, lsl #16
  40484c:	ldur	w1, [x29, #-56]
  404850:	stur	w8, [x29, #-24]
  404854:	cmp	w9, #0xa
  404858:	mov	w8, #0x2                   	// #2
  40485c:	csel	w21, w9, w8, eq  // eq = none
  404860:	mov	w0, w21
  404864:	mov	w2, w19
  404868:	stur	x20, [x29, #-16]
  40486c:	bl	405f30 <ferror@plt+0x34e0>
  404870:	mov	w20, w0
  404874:	cbnz	w0, 4048dc <ferror@plt+0x1e8c>
  404878:	adrp	x22, 406000 <ferror@plt+0x35b0>
  40487c:	add	x22, x22, #0xd8
  404880:	b	4048a0 <ferror@plt+0x1e50>
  404884:	cbz	w21, 4048dc <ferror@plt+0x1e8c>
  404888:	mov	w21, wzr
  40488c:	ldur	w1, [x29, #-56]
  404890:	mov	w0, w21
  404894:	mov	w2, w19
  404898:	bl	405f30 <ferror@plt+0x34e0>
  40489c:	cbnz	w0, 4048d8 <ferror@plt+0x1e88>
  4048a0:	sub	x0, x29, #0x38
  4048a4:	add	x2, sp, #0x8
  4048a8:	mov	x1, x22
  4048ac:	mov	w3, wzr
  4048b0:	bl	4137f0 <ferror@plt+0x10da0>
  4048b4:	mov	w20, w0
  4048b8:	cbnz	w0, 404884 <ferror@plt+0x1e34>
  4048bc:	cmp	w21, #0x2
  4048c0:	b.ne	4048dc <ferror@plt+0x1e8c>  // b.any
  4048c4:	ldr	w8, [x23, #3576]
  4048c8:	cmp	w8, #0x2
  4048cc:	b.eq	4048dc <ferror@plt+0x1e8c>  // b.none
  4048d0:	mov	w21, #0xa                   	// #10
  4048d4:	b	40488c <ferror@plt+0x1e3c>
  4048d8:	mov	w20, w0
  4048dc:	sub	x0, x29, #0x38
  4048e0:	bl	412ca8 <ferror@plt+0x10258>
  4048e4:	ldr	x0, [sp, #24]
  4048e8:	cbz	x0, 4047ec <ferror@plt+0x1d9c>
  4048ec:	bl	412ca8 <ferror@plt+0x10258>
  4048f0:	b	4047ec <ferror@plt+0x1d9c>
  4048f4:	stp	x29, x30, [sp, #-48]!
  4048f8:	str	x21, [sp, #16]
  4048fc:	adrp	x21, 42b000 <memcpy@GLIBC_2.17>
  404900:	stp	x20, x19, [sp, #32]
  404904:	ldr	x20, [x21, #1336]
  404908:	mov	x29, sp
  40490c:	mov	x0, x20
  404910:	bl	407dd4 <ferror@plt+0x5384>
  404914:	cbz	w0, 404928 <ferror@plt+0x1ed8>
  404918:	ldp	x20, x19, [sp, #32]
  40491c:	ldr	x21, [sp, #16]
  404920:	ldp	x29, x30, [sp], #48
  404924:	ret
  404928:	adrp	x19, 417000 <ferror@plt+0x145b0>
  40492c:	add	x19, x19, #0xc31
  404930:	b	404948 <ferror@plt+0x1ef8>
  404934:	bl	407d64 <ferror@plt+0x5314>
  404938:	ldr	x20, [x21, #1336]
  40493c:	mov	x0, x20
  404940:	bl	407dd4 <ferror@plt+0x5384>
  404944:	cbnz	w0, 404918 <ferror@plt+0x1ec8>
  404948:	ldr	w8, [x20, #24]
  40494c:	cbnz	w8, 404934 <ferror@plt+0x1ee4>
  404950:	ldr	x1, [x20, #8]
  404954:	mov	x0, x19
  404958:	bl	407138 <ferror@plt+0x46e8>
  40495c:	b	404934 <ferror@plt+0x1ee4>
  404960:	sub	sp, sp, #0xa0
  404964:	stp	x20, x19, [sp, #144]
  404968:	adrp	x19, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40496c:	add	x19, x19, #0xe00
  404970:	ldr	w8, [x19]
  404974:	ldr	x9, [x19, #8]
  404978:	stp	x29, x30, [sp, #112]
  40497c:	str	x21, [sp, #128]
  404980:	lsr	w11, w8, #1
  404984:	and	w10, w8, #0x1
  404988:	tst	x9, #0x4
  40498c:	and	w11, w11, #0x2
  404990:	lsl	w8, w8, #1
  404994:	and	w12, w10, w9, lsr #2
  404998:	lsl	w10, w10, #2
  40499c:	csel	w11, wzr, w11, eq  // eq = none
  4049a0:	tst	x9, #0x400
  4049a4:	and	w8, w8, #0x8
  4049a8:	csel	w9, wzr, w10, eq  // eq = none
  4049ac:	csel	w8, wzr, w8, eq  // eq = none
  4049b0:	orr	w9, w9, w11
  4049b4:	orr	w8, w9, w8
  4049b8:	orr	w20, w8, w12
  4049bc:	add	x29, sp, #0x70
  4049c0:	cbz	w20, 4049d8 <ferror@plt+0x1f88>
  4049c4:	add	x0, sp, #0x38
  4049c8:	mov	w2, #0x4                   	// #4
  4049cc:	mov	w1, w20
  4049d0:	bl	412cd8 <ferror@plt+0x10288>
  4049d4:	cbz	w0, 4049f4 <ferror@plt+0x1fa4>
  4049d8:	mov	w20, #0xffffffff            	// #-1
  4049dc:	mov	w0, w20
  4049e0:	ldp	x20, x19, [sp, #144]
  4049e4:	ldr	x21, [sp, #128]
  4049e8:	ldp	x29, x30, [sp, #112]
  4049ec:	add	sp, sp, #0xa0
  4049f0:	ret
  4049f4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4049f8:	ldrb	w8, [x8, #3608]
  4049fc:	str	wzr, [sp, #88]
  404a00:	str	wzr, [sp, #64]
  404a04:	cbz	w8, 404a38 <ferror@plt+0x1fe8>
  404a08:	mov	x0, sp
  404a0c:	mov	w2, #0x4                   	// #4
  404a10:	mov	w1, w20
  404a14:	mov	x21, sp
  404a18:	bl	412cd8 <ferror@plt+0x10288>
  404a1c:	cbz	w0, 404a30 <ferror@plt+0x1fe0>
  404a20:	add	x0, sp, #0x38
  404a24:	bl	412ca8 <ferror@plt+0x10258>
  404a28:	mov	w20, #0xffffffff            	// #-1
  404a2c:	b	4049dc <ferror@plt+0x1f8c>
  404a30:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404a34:	str	x21, [x8, #3616]
  404a38:	adrp	x1, 409000 <ferror@plt+0x65b0>
  404a3c:	add	x1, x1, #0x68
  404a40:	add	x0, sp, #0x38
  404a44:	mov	x2, x19
  404a48:	mov	w3, wzr
  404a4c:	bl	4137f0 <ferror@plt+0x10da0>
  404a50:	cmp	w0, #0x0
  404a54:	add	x0, sp, #0x38
  404a58:	csetm	w20, ne  // ne = any
  404a5c:	bl	412ca8 <ferror@plt+0x10258>
  404a60:	ldr	x0, [x19, #32]
  404a64:	cbz	x0, 4049dc <ferror@plt+0x1f8c>
  404a68:	bl	412ca8 <ferror@plt+0x10258>
  404a6c:	b	4049dc <ferror@plt+0x1f8c>
  404a70:	sub	sp, sp, #0x180
  404a74:	mov	w0, #0x10                  	// #16
  404a78:	stp	x29, x30, [sp, #320]
  404a7c:	stp	x28, x23, [sp, #336]
  404a80:	stp	x22, x21, [sp, #352]
  404a84:	stp	x20, x19, [sp, #368]
  404a88:	add	x29, sp, #0x140
  404a8c:	bl	40a308 <ferror@plt+0x78b8>
  404a90:	cbz	w0, 404b94 <ferror@plt+0x2144>
  404a94:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404a98:	ldrb	w8, [x8, #3588]
  404a9c:	tbz	w8, #7, 404b94 <ferror@plt+0x2144>
  404aa0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404aa4:	add	x0, x0, #0x57b
  404aa8:	bl	4029d0 <getenv@plt>
  404aac:	cbnz	x0, 404ac8 <ferror@plt+0x2078>
  404ab0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404ab4:	add	x0, x0, #0xc75
  404ab8:	bl	4029d0 <getenv@plt>
  404abc:	cbnz	x0, 404ac8 <ferror@plt+0x2078>
  404ac0:	bl	40a31c <ferror@plt+0x78cc>
  404ac4:	cbz	w0, 404b94 <ferror@plt+0x2144>
  404ac8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404acc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404ad0:	add	x0, x0, #0x57b
  404ad4:	add	x1, x1, #0x58c
  404ad8:	bl	405cc0 <ferror@plt+0x3270>
  404adc:	cbz	x0, 404b94 <ferror@plt+0x2144>
  404ae0:	mov	x19, x0
  404ae4:	add	x0, sp, #0x40
  404ae8:	mov	w1, #0x100                 	// #256
  404aec:	mov	x2, x19
  404af0:	bl	402a20 <fgets@plt>
  404af4:	cbz	x0, 404b8c <ferror@plt+0x213c>
  404af8:	add	x0, sp, #0x40
  404afc:	mov	w1, #0x100                 	// #256
  404b00:	mov	x2, x19
  404b04:	bl	402a20 <fgets@plt>
  404b08:	cbz	x0, 404b8c <ferror@plt+0x213c>
  404b0c:	adrp	x20, 418000 <ferror@plt+0x155b0>
  404b10:	adrp	x21, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404b14:	add	x22, sp, #0x28
  404b18:	add	x23, sp, #0x18
  404b1c:	add	x20, x20, #0x598
  404b20:	add	x21, x21, #0xe00
  404b24:	add	x0, sp, #0x40
  404b28:	add	x2, sp, #0x20
  404b2c:	add	x3, sp, #0x3c
  404b30:	add	x4, sp, #0x38
  404b34:	add	x5, sp, #0x34
  404b38:	add	x6, sp, #0x30
  404b3c:	add	x7, sp, #0x2c
  404b40:	mov	x1, x20
  404b44:	stp	x23, x22, [sp]
  404b48:	bl	402940 <__isoc99_sscanf@plt>
  404b4c:	ldp	w2, w1, [sp, #56]
  404b50:	ldp	w7, w3, [sp, #48]
  404b54:	ldr	w8, [sp, #44]
  404b58:	ldp	x10, x9, [sp, #24]
  404b5c:	mov	x0, x21
  404b60:	mov	w4, wzr
  404b64:	mov	w5, wzr
  404b68:	mov	w6, wzr
  404b6c:	stp	x9, x10, [sp, #8]
  404b70:	str	w8, [sp]
  404b74:	bl	409cfc <ferror@plt+0x72ac>
  404b78:	add	x0, sp, #0x40
  404b7c:	mov	w1, #0x100                 	// #256
  404b80:	mov	x2, x19
  404b84:	bl	402a20 <fgets@plt>
  404b88:	cbnz	x0, 404b24 <ferror@plt+0x20d4>
  404b8c:	mov	x0, x19
  404b90:	bl	402500 <fclose@plt>
  404b94:	ldp	x20, x19, [sp, #368]
  404b98:	ldp	x22, x21, [sp, #352]
  404b9c:	ldp	x28, x23, [sp, #336]
  404ba0:	ldp	x29, x30, [sp, #320]
  404ba4:	add	sp, sp, #0x180
  404ba8:	ret
  404bac:	stp	x29, x30, [sp, #-32]!
  404bb0:	mov	w0, #0x11                  	// #17
  404bb4:	str	x19, [sp, #16]
  404bb8:	mov	x29, sp
  404bbc:	bl	40a308 <ferror@plt+0x78b8>
  404bc0:	cbz	w0, 404c2c <ferror@plt+0x21dc>
  404bc4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404bc8:	ldrb	w8, [x8, #3588]
  404bcc:	tbz	w8, #7, 404c2c <ferror@plt+0x21dc>
  404bd0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404bd4:	add	x0, x0, #0x5b4
  404bd8:	bl	4029d0 <getenv@plt>
  404bdc:	cbnz	x0, 404bf8 <ferror@plt+0x21a8>
  404be0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404be4:	add	x0, x0, #0xc75
  404be8:	bl	4029d0 <getenv@plt>
  404bec:	cbnz	x0, 404bf8 <ferror@plt+0x21a8>
  404bf0:	bl	40a424 <ferror@plt+0x79d4>
  404bf4:	cbz	w0, 404c2c <ferror@plt+0x21dc>
  404bf8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404bfc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404c00:	add	x0, x0, #0x5b4
  404c04:	add	x1, x1, #0x5c4
  404c08:	bl	405cc0 <ferror@plt+0x3270>
  404c0c:	cbz	x0, 404c2c <ferror@plt+0x21dc>
  404c10:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  404c14:	add	x1, x1, #0x578
  404c18:	mov	w2, #0x11                  	// #17
  404c1c:	mov	x19, x0
  404c20:	bl	40a488 <ferror@plt+0x7a38>
  404c24:	mov	x0, x19
  404c28:	bl	402500 <fclose@plt>
  404c2c:	ldr	x19, [sp, #16]
  404c30:	ldp	x29, x30, [sp], #32
  404c34:	ret
  404c38:	stp	x29, x30, [sp, #-96]!
  404c3c:	stp	x28, x27, [sp, #16]
  404c40:	stp	x26, x25, [sp, #32]
  404c44:	stp	x24, x23, [sp, #48]
  404c48:	stp	x22, x21, [sp, #64]
  404c4c:	stp	x20, x19, [sp, #80]
  404c50:	mov	x29, sp
  404c54:	sub	sp, sp, #0x420
  404c58:	mov	w0, #0x1                   	// #1
  404c5c:	str	xzr, [sp, #656]
  404c60:	bl	40a308 <ferror@plt+0x78b8>
  404c64:	cbz	w0, 404ff4 <ferror@plt+0x25a4>
  404c68:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404c6c:	add	x0, x0, #0x5ed
  404c70:	bl	4029d0 <getenv@plt>
  404c74:	cbnz	x0, 404c90 <ferror@plt+0x2240>
  404c78:	adrp	x0, 416000 <ferror@plt+0x135b0>
  404c7c:	add	x0, x0, #0xc75
  404c80:	bl	4029d0 <getenv@plt>
  404c84:	cbnz	x0, 404c90 <ferror@plt+0x2240>
  404c88:	bl	40a65c <ferror@plt+0x7c0c>
  404c8c:	cbz	w0, 404ff4 <ferror@plt+0x25a4>
  404c90:	adrp	x0, 418000 <ferror@plt+0x155b0>
  404c94:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404c98:	add	x0, x0, #0x5ed
  404c9c:	add	x1, x1, #0x5fb
  404ca0:	bl	405cc0 <ferror@plt+0x3270>
  404ca4:	cbz	x0, 404ff4 <ferror@plt+0x25a4>
  404ca8:	mov	x19, x0
  404cac:	add	x0, sp, #0x318
  404cb0:	mov	w1, #0x100                 	// #256
  404cb4:	mov	x2, x19
  404cb8:	bl	402a20 <fgets@plt>
  404cbc:	cbz	x0, 404fec <ferror@plt+0x259c>
  404cc0:	ldr	w8, [sp, #792]
  404cc4:	mov	w9, #0x6550                	// #25936
  404cc8:	movk	w9, #0x7265, lsl #16
  404ccc:	mov	w20, wzr
  404cd0:	cmp	w8, w9
  404cd4:	mov	w22, #0x1                   	// #1
  404cd8:	cset	w8, ne  // ne = any
  404cdc:	str	w8, [sp, #28]
  404ce0:	b	404cf8 <ferror@plt+0x22a8>
  404ce4:	mov	x0, x23
  404ce8:	bl	4027a0 <free@plt>
  404cec:	mov	w8, #0x2                   	// #2
  404cf0:	cmp	w8, #0x3
  404cf4:	b.eq	404fc4 <ferror@plt+0x2574>  // b.none
  404cf8:	add	x0, sp, #0x318
  404cfc:	mov	w1, #0x100                 	// #256
  404d00:	mov	x2, x19
  404d04:	bl	402a20 <fgets@plt>
  404d08:	cbz	x0, 404fc4 <ferror@plt+0x2574>
  404d0c:	mov	w0, #0x1                   	// #1
  404d10:	mov	w1, #0x268                 	// #616
  404d14:	bl	4025e0 <calloc@plt>
  404d18:	cbz	x0, 404dd4 <ferror@plt+0x2384>
  404d1c:	add	x25, x0, #0x224
  404d20:	add	x26, x0, #0x22c
  404d24:	add	x27, x0, #0x230
  404d28:	add	x24, x0, #0x8
  404d2c:	add	x28, x0, #0x228
  404d30:	adrp	x1, 418000 <ferror@plt+0x155b0>
  404d34:	mov	x23, x0
  404d38:	add	x21, x0, #0x234
  404d3c:	add	x0, sp, #0x318
  404d40:	add	x5, sp, #0x28c
  404d44:	add	x8, sp, #0x298
  404d48:	add	x1, x1, #0x609
  404d4c:	mov	x2, x25
  404d50:	mov	x3, x26
  404d54:	mov	x4, x27
  404d58:	mov	x6, x24
  404d5c:	mov	x7, x28
  404d60:	stp	x21, x8, [sp]
  404d64:	bl	402940 <__isoc99_sscanf@plt>
  404d68:	cmp	w0, #0x7
  404d6c:	b.gt	404d74 <ferror@plt+0x2324>
  404d70:	strb	wzr, [sp, #664]
  404d74:	ldr	w8, [x23, #564]
  404d78:	ldrb	w9, [sp, #654]
  404d7c:	strh	w22, [x23, #286]
  404d80:	strh	w22, [x23, #22]
  404d84:	str	w8, [x23, #544]
  404d88:	tbnz	w9, #0, 404ddc <ferror@plt+0x238c>
  404d8c:	ldr	w8, [x28]
  404d90:	cmp	w8, #0x1
  404d94:	b.lt	404de4 <ferror@plt+0x2394>  // b.tstop
  404d98:	cmp	w8, #0x4
  404d9c:	b.hi	404de4 <ferror@plt+0x2394>  // b.pmore
  404da0:	adrp	x9, 418000 <ferror@plt+0x155b0>
  404da4:	subs	w8, w8, #0x1
  404da8:	add	x9, x9, #0x85c
  404dac:	ldr	w8, [x9, w8, sxtw #2]
  404db0:	str	w8, [x28]
  404db4:	b.ne	404de4 <ferror@plt+0x2394>  // b.any
  404db8:	ldr	w8, [x24]
  404dbc:	cmp	w8, #0x2
  404dc0:	b.ne	404de4 <ferror@plt+0x2394>  // b.any
  404dc4:	ldr	w8, [x25]
  404dc8:	cbz	w8, 404de4 <ferror@plt+0x2394>
  404dcc:	str	w22, [x28]
  404dd0:	b	404de4 <ferror@plt+0x2394>
  404dd4:	mov	w8, #0x3                   	// #3
  404dd8:	b	404cf0 <ferror@plt+0x22a0>
  404ddc:	mov	w8, #0xa                   	// #10
  404de0:	str	w8, [x28]
  404de4:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404de8:	mov	x0, x23
  404dec:	add	x1, x1, #0xe00
  404df0:	bl	409a3c <ferror@plt+0x6fec>
  404df4:	tbnz	w0, #0, 404ce4 <ferror@plt+0x2294>
  404df8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404dfc:	ldr	w8, [x8, #3588]
  404e00:	ldr	w9, [x28]
  404e04:	lsr	w8, w8, w9
  404e08:	tbz	w8, #0, 404ce4 <ferror@plt+0x2294>
  404e0c:	ldr	w8, [sp, #28]
  404e10:	cbz	w8, 404e20 <ferror@plt+0x23d0>
  404e14:	str	wzr, [x25]
  404e18:	str	wzr, [x26]
  404e1c:	str	wzr, [x27]
  404e20:	ldrb	w8, [sp, #664]
  404e24:	cbz	w8, 404e38 <ferror@plt+0x23e8>
  404e28:	add	x0, sp, #0x298
  404e2c:	bl	402640 <strdup@plt>
  404e30:	str	x0, [x23, #592]
  404e34:	cbz	x0, 404e68 <ferror@plt+0x2418>
  404e38:	ldr	w8, [x25]
  404e3c:	cbz	w8, 404e90 <ferror@plt+0x2440>
  404e40:	ldr	x9, [sp, #656]
  404e44:	cbz	x9, 404e5c <ferror@plt+0x240c>
  404e48:	ldr	w10, [x9, #544]
  404e4c:	cmp	w8, w10
  404e50:	b.eq	404e78 <ferror@plt+0x2428>  // b.none
  404e54:	ldr	x9, [x9]
  404e58:	cbnz	x9, 404e48 <ferror@plt+0x23f8>
  404e5c:	adrp	x8, 417000 <ferror@plt+0x145b0>
  404e60:	add	x8, x8, #0xc41
  404e64:	b	404e8c <ferror@plt+0x243c>
  404e68:	mov	x0, x23
  404e6c:	bl	4027a0 <free@plt>
  404e70:	mov	w8, #0x3                   	// #3
  404e74:	b	404cf0 <ferror@plt+0x22a0>
  404e78:	ldr	x8, [x9, #592]
  404e7c:	adrp	x9, 416000 <ferror@plt+0x135b0>
  404e80:	add	x9, x9, #0x95e
  404e84:	cmp	x8, #0x0
  404e88:	csel	x8, x9, x8, eq  // eq = none
  404e8c:	str	x8, [x23, #600]
  404e90:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  404e94:	ldr	x25, [x8, #3600]
  404e98:	cbz	x25, 404f10 <ferror@plt+0x24c0>
  404e9c:	add	x0, sp, #0x20
  404ea0:	mov	w2, #0x268                 	// #616
  404ea4:	mov	w1, wzr
  404ea8:	bl	4025b0 <memset@plt>
  404eac:	ldr	x8, [x23, #592]
  404eb0:	ldr	x0, [x23, #600]
  404eb4:	strh	w22, [sp, #54]
  404eb8:	strh	w22, [sp, #318]
  404ebc:	str	x8, [sp, #56]
  404ec0:	cbz	x0, 404edc <ferror@plt+0x248c>
  404ec4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  404ec8:	add	x1, x1, #0x95e
  404ecc:	bl	402720 <strcmp@plt>
  404ed0:	cbz	w0, 404edc <ferror@plt+0x248c>
  404ed4:	ldr	x8, [x23, #600]
  404ed8:	str	x8, [sp, #320]
  404edc:	add	x1, sp, #0x20
  404ee0:	mov	x0, x25
  404ee4:	bl	4068d4 <ferror@plt+0x3e84>
  404ee8:	cbz	w0, 404ef8 <ferror@plt+0x24a8>
  404eec:	mov	w8, wzr
  404ef0:	cbnz	w8, 404cf0 <ferror@plt+0x22a0>
  404ef4:	b	404f10 <ferror@plt+0x24c0>
  404ef8:	ldr	x0, [x23, #592]
  404efc:	bl	4027a0 <free@plt>
  404f00:	mov	x0, x23
  404f04:	bl	4027a0 <free@plt>
  404f08:	mov	w8, #0x2                   	// #2
  404f0c:	cbnz	w8, 404cf0 <ferror@plt+0x22a0>
  404f10:	ldr	x8, [sp, #656]
  404f14:	cbz	x8, 404f64 <ferror@plt+0x2514>
  404f18:	ldr	w9, [x24]
  404f1c:	ldr	w11, [x8, #8]
  404f20:	add	x10, sp, #0x290
  404f24:	cmp	w9, w11
  404f28:	b.cc	404f70 <ferror@plt+0x2520>  // b.lo, b.ul, b.last
  404f2c:	cmp	w9, w11
  404f30:	b.ne	404f44 <ferror@plt+0x24f4>  // b.any
  404f34:	ldr	w11, [x21]
  404f38:	ldr	w12, [x8, #564]
  404f3c:	cmp	w11, w12
  404f40:	b.cc	404f70 <ferror@plt+0x2520>  // b.lo, b.ul, b.last
  404f44:	ldr	x12, [x8]
  404f48:	cbz	x12, 404f6c <ferror@plt+0x251c>
  404f4c:	ldr	w11, [x12, #8]
  404f50:	mov	x10, x8
  404f54:	mov	x8, x12
  404f58:	cmp	w9, w11
  404f5c:	b.cs	404f2c <ferror@plt+0x24dc>  // b.hs, b.nlast
  404f60:	b	404f70 <ferror@plt+0x2520>
  404f64:	add	x10, sp, #0x290
  404f68:	b	404f70 <ferror@plt+0x2520>
  404f6c:	mov	x10, x8
  404f70:	ldr	x8, [x10]
  404f74:	add	w20, w20, #0x1
  404f78:	cmp	w20, #0x6a7
  404f7c:	str	x8, [x23]
  404f80:	str	x23, [x10]
  404f84:	b.cs	404f90 <ferror@plt+0x2540>  // b.hs, b.nlast
  404f88:	mov	w8, wzr
  404f8c:	b	404cf0 <ferror@plt+0x22a0>
  404f90:	ldr	x0, [sp, #656]
  404f94:	cbz	x0, 404fb8 <ferror@plt+0x2568>
  404f98:	bl	409aa8 <ferror@plt+0x7058>
  404f9c:	add	x0, sp, #0x290
  404fa0:	bl	40a6f8 <ferror@plt+0x7ca8>
  404fa4:	ldr	x0, [sp, #656]
  404fa8:	mov	w20, wzr
  404fac:	mov	w8, wzr
  404fb0:	cbnz	x0, 404f98 <ferror@plt+0x2548>
  404fb4:	b	404cf0 <ferror@plt+0x22a0>
  404fb8:	mov	w20, wzr
  404fbc:	mov	w8, wzr
  404fc0:	b	404cf0 <ferror@plt+0x22a0>
  404fc4:	mov	x0, x19
  404fc8:	bl	402500 <fclose@plt>
  404fcc:	ldr	x0, [sp, #656]
  404fd0:	cbz	x0, 404ff4 <ferror@plt+0x25a4>
  404fd4:	bl	409aa8 <ferror@plt+0x7058>
  404fd8:	add	x0, sp, #0x290
  404fdc:	bl	40a6f8 <ferror@plt+0x7ca8>
  404fe0:	ldr	x0, [sp, #656]
  404fe4:	cbnz	x0, 404fd4 <ferror@plt+0x2584>
  404fe8:	b	404ff4 <ferror@plt+0x25a4>
  404fec:	mov	x0, x19
  404ff0:	bl	402500 <fclose@plt>
  404ff4:	add	sp, sp, #0x420
  404ff8:	ldp	x20, x19, [sp, #80]
  404ffc:	ldp	x22, x21, [sp, #64]
  405000:	ldp	x24, x23, [sp, #48]
  405004:	ldp	x26, x25, [sp, #32]
  405008:	ldp	x28, x27, [sp, #16]
  40500c:	ldp	x29, x30, [sp], #96
  405010:	ret
  405014:	stp	x29, x30, [sp, #-48]!
  405018:	mov	w0, #0x2                   	// #2
  40501c:	str	x21, [sp, #16]
  405020:	stp	x20, x19, [sp, #32]
  405024:	mov	x29, sp
  405028:	bl	40a308 <ferror@plt+0x78b8>
  40502c:	cbnz	w0, 40503c <ferror@plt+0x25ec>
  405030:	mov	w0, #0xa                   	// #10
  405034:	bl	40a308 <ferror@plt+0x78b8>
  405038:	cbz	w0, 40511c <ferror@plt+0x26cc>
  40503c:	adrp	x9, 418000 <ferror@plt+0x155b0>
  405040:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405044:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  405048:	add	x9, x9, #0x633
  40504c:	add	x0, x0, #0x622
  405050:	str	x9, [x8, #1784]
  405054:	bl	4029d0 <getenv@plt>
  405058:	cbnz	x0, 405078 <ferror@plt+0x2628>
  40505c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  405060:	add	x0, x0, #0xc75
  405064:	bl	4029d0 <getenv@plt>
  405068:	cbnz	x0, 405078 <ferror@plt+0x2628>
  40506c:	mov	w1, #0xff                  	// #255
  405070:	bl	4047a0 <ferror@plt+0x1d50>
  405074:	cbz	w0, 40511c <ferror@plt+0x26cc>
  405078:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40507c:	ldrb	w8, [x8, #3592]
  405080:	tbnz	w8, #2, 4050cc <ferror@plt+0x267c>
  405084:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405088:	ldrb	w8, [x8, #3593]
  40508c:	tbz	w8, #2, 40511c <ferror@plt+0x26cc>
  405090:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405094:	adrp	x1, 418000 <ferror@plt+0x155b0>
  405098:	add	x0, x0, #0x637
  40509c:	add	x1, x1, #0x645
  4050a0:	bl	405cc0 <ferror@plt+0x3270>
  4050a4:	cbz	x0, 40511c <ferror@plt+0x26cc>
  4050a8:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  4050ac:	add	x1, x1, #0x72c
  4050b0:	mov	w2, #0xa                   	// #10
  4050b4:	mov	x19, x0
  4050b8:	bl	40a488 <ferror@plt+0x7a38>
  4050bc:	cbnz	w0, 405100 <ferror@plt+0x26b0>
  4050c0:	mov	x0, x19
  4050c4:	bl	402500 <fclose@plt>
  4050c8:	b	40511c <ferror@plt+0x26cc>
  4050cc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4050d0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4050d4:	add	x0, x0, #0x622
  4050d8:	add	x1, x1, #0x62f
  4050dc:	bl	405cc0 <ferror@plt+0x3270>
  4050e0:	mov	x19, x0
  4050e4:	cbz	x0, 405100 <ferror@plt+0x26b0>
  4050e8:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  4050ec:	add	x1, x1, #0x72c
  4050f0:	mov	w2, #0x2                   	// #2
  4050f4:	mov	x0, x19
  4050f8:	bl	40a488 <ferror@plt+0x7a38>
  4050fc:	cbz	w0, 40512c <ferror@plt+0x26dc>
  405100:	bl	4029c0 <__errno_location@plt>
  405104:	ldr	w21, [x0]
  405108:	mov	x20, x0
  40510c:	cbz	x19, 405118 <ferror@plt+0x26c8>
  405110:	mov	x0, x19
  405114:	bl	402500 <fclose@plt>
  405118:	str	w21, [x20]
  40511c:	ldp	x20, x19, [sp, #32]
  405120:	ldr	x21, [sp, #16]
  405124:	ldp	x29, x30, [sp], #48
  405128:	ret
  40512c:	mov	x0, x19
  405130:	bl	402500 <fclose@plt>
  405134:	b	405084 <ferror@plt+0x2634>
  405138:	stp	x29, x30, [sp, #-48]!
  40513c:	mov	w0, #0x2                   	// #2
  405140:	str	x21, [sp, #16]
  405144:	stp	x20, x19, [sp, #32]
  405148:	mov	x29, sp
  40514c:	bl	40a308 <ferror@plt+0x78b8>
  405150:	cbnz	w0, 405160 <ferror@plt+0x2710>
  405154:	mov	w0, #0xa                   	// #10
  405158:	bl	40a308 <ferror@plt+0x78b8>
  40515c:	cbz	w0, 405240 <ferror@plt+0x27f0>
  405160:	adrp	x9, 418000 <ferror@plt+0x155b0>
  405164:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405168:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  40516c:	add	x9, x9, #0x6b1
  405170:	add	x0, x0, #0x6a0
  405174:	str	x9, [x8, #1784]
  405178:	bl	4029d0 <getenv@plt>
  40517c:	cbnz	x0, 40519c <ferror@plt+0x274c>
  405180:	adrp	x0, 416000 <ferror@plt+0x135b0>
  405184:	add	x0, x0, #0xc75
  405188:	bl	4029d0 <getenv@plt>
  40518c:	cbnz	x0, 40519c <ferror@plt+0x274c>
  405190:	mov	w1, #0x11                  	// #17
  405194:	bl	4047a0 <ferror@plt+0x1d50>
  405198:	cbz	w0, 405240 <ferror@plt+0x27f0>
  40519c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4051a0:	ldrb	w8, [x8, #3592]
  4051a4:	tbnz	w8, #2, 4051f0 <ferror@plt+0x27a0>
  4051a8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4051ac:	ldrb	w8, [x8, #3593]
  4051b0:	tbz	w8, #2, 405240 <ferror@plt+0x27f0>
  4051b4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4051b8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4051bc:	add	x0, x0, #0x6b5
  4051c0:	add	x1, x1, #0x6c3
  4051c4:	bl	405cc0 <ferror@plt+0x3270>
  4051c8:	cbz	x0, 405240 <ferror@plt+0x27f0>
  4051cc:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  4051d0:	add	x1, x1, #0x72c
  4051d4:	mov	w2, #0xa                   	// #10
  4051d8:	mov	x19, x0
  4051dc:	bl	40a488 <ferror@plt+0x7a38>
  4051e0:	cbnz	w0, 405224 <ferror@plt+0x27d4>
  4051e4:	mov	x0, x19
  4051e8:	bl	402500 <fclose@plt>
  4051ec:	b	405240 <ferror@plt+0x27f0>
  4051f0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4051f4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4051f8:	add	x0, x0, #0x6a0
  4051fc:	add	x1, x1, #0x6ad
  405200:	bl	405cc0 <ferror@plt+0x3270>
  405204:	mov	x19, x0
  405208:	cbz	x0, 405224 <ferror@plt+0x27d4>
  40520c:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  405210:	add	x1, x1, #0x72c
  405214:	mov	w2, #0x2                   	// #2
  405218:	mov	x0, x19
  40521c:	bl	40a488 <ferror@plt+0x7a38>
  405220:	cbz	w0, 405250 <ferror@plt+0x2800>
  405224:	bl	4029c0 <__errno_location@plt>
  405228:	ldr	w21, [x0]
  40522c:	mov	x20, x0
  405230:	cbz	x19, 40523c <ferror@plt+0x27ec>
  405234:	mov	x0, x19
  405238:	bl	402500 <fclose@plt>
  40523c:	str	w21, [x20]
  405240:	ldp	x20, x19, [sp, #32]
  405244:	ldr	x21, [sp, #16]
  405248:	ldp	x29, x30, [sp], #48
  40524c:	ret
  405250:	mov	x0, x19
  405254:	bl	402500 <fclose@plt>
  405258:	b	4051a8 <ferror@plt+0x2758>
  40525c:	stp	x29, x30, [sp, #-48]!
  405260:	mov	w0, #0x2                   	// #2
  405264:	stp	x22, x21, [sp, #16]
  405268:	stp	x20, x19, [sp, #32]
  40526c:	mov	x29, sp
  405270:	bl	40a308 <ferror@plt+0x78b8>
  405274:	cbnz	w0, 405284 <ferror@plt+0x2834>
  405278:	mov	w0, #0xa                   	// #10
  40527c:	bl	40a308 <ferror@plt+0x78b8>
  405280:	cbz	w0, 4052a8 <ferror@plt+0x2858>
  405284:	adrp	x9, 418000 <ferror@plt+0x155b0>
  405288:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40528c:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  405290:	add	x9, x9, #0x6dd
  405294:	add	x0, x0, #0x75d
  405298:	str	x9, [x8, #1784]
  40529c:	bl	4029d0 <getenv@plt>
  4052a0:	cbz	x0, 4052b8 <ferror@plt+0x2868>
  4052a4:	bl	40a9c0 <ferror@plt+0x7f70>
  4052a8:	ldp	x20, x19, [sp, #32]
  4052ac:	ldp	x22, x21, [sp, #16]
  4052b0:	ldp	x29, x30, [sp], #48
  4052b4:	ret
  4052b8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4052bc:	add	x0, x0, #0x6cc
  4052c0:	bl	4029d0 <getenv@plt>
  4052c4:	cbnz	x0, 4052e4 <ferror@plt+0x2894>
  4052c8:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4052cc:	add	x0, x0, #0xc75
  4052d0:	bl	4029d0 <getenv@plt>
  4052d4:	cbnz	x0, 4052e4 <ferror@plt+0x2894>
  4052d8:	mov	w1, #0x6                   	// #6
  4052dc:	bl	4047a0 <ferror@plt+0x1d50>
  4052e0:	cbz	w0, 4052a8 <ferror@plt+0x2858>
  4052e4:	mov	w21, #0x100000              	// #1048576
  4052e8:	sxtw	x0, w21
  4052ec:	bl	402530 <malloc@plt>
  4052f0:	cbnz	x0, 405384 <ferror@plt+0x2934>
  4052f4:	cmp	w21, #0x0
  4052f8:	cinc	w8, w21, lt  // lt = tstop
  4052fc:	asr	w8, w8, #1
  405300:	cmp	w21, #0x20, lsl #12
  405304:	mov	w21, w8
  405308:	b.ge	4052e8 <ferror@plt+0x2898>  // b.tcont
  40530c:	mov	x19, xzr
  405310:	mov	w21, w8
  405314:	cbz	x19, 40538c <ferror@plt+0x293c>
  405318:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40531c:	ldrb	w8, [x8, #3592]
  405320:	tbnz	w8, #2, 40539c <ferror@plt+0x294c>
  405324:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405328:	ldrb	w8, [x8, #3593]
  40532c:	tbz	w8, #2, 405378 <ferror@plt+0x2928>
  405330:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405334:	adrp	x1, 418000 <ferror@plt+0x155b0>
  405338:	add	x0, x0, #0x6e1
  40533c:	add	x1, x1, #0x6ef
  405340:	bl	405cc0 <ferror@plt+0x3270>
  405344:	cbz	x0, 405378 <ferror@plt+0x2928>
  405348:	sxtw	x2, w21
  40534c:	mov	x1, x19
  405350:	mov	x20, x0
  405354:	bl	402410 <setbuffer@plt>
  405358:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  40535c:	add	x1, x1, #0xbc8
  405360:	mov	w2, #0xa                   	// #10
  405364:	mov	x0, x20
  405368:	bl	40a488 <ferror@plt+0x7a38>
  40536c:	cbnz	w0, 4053e0 <ferror@plt+0x2990>
  405370:	mov	x0, x20
  405374:	bl	402500 <fclose@plt>
  405378:	mov	x0, x19
  40537c:	bl	4027a0 <free@plt>
  405380:	b	4052a8 <ferror@plt+0x2858>
  405384:	mov	x19, x0
  405388:	cbnz	x19, 405318 <ferror@plt+0x28c8>
  40538c:	bl	4029c0 <__errno_location@plt>
  405390:	mov	w8, #0xc                   	// #12
  405394:	str	w8, [x0]
  405398:	b	4052a8 <ferror@plt+0x2858>
  40539c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4053a0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4053a4:	add	x0, x0, #0x6cc
  4053a8:	add	x1, x1, #0x6d9
  4053ac:	bl	405cc0 <ferror@plt+0x3270>
  4053b0:	mov	x20, x0
  4053b4:	cbz	x0, 4053e0 <ferror@plt+0x2990>
  4053b8:	sxtw	x2, w21
  4053bc:	mov	x0, x20
  4053c0:	mov	x1, x19
  4053c4:	bl	402410 <setbuffer@plt>
  4053c8:	adrp	x1, 40a000 <ferror@plt+0x75b0>
  4053cc:	add	x1, x1, #0xbc8
  4053d0:	mov	w2, #0x2                   	// #2
  4053d4:	mov	x0, x20
  4053d8:	bl	40a488 <ferror@plt+0x7a38>
  4053dc:	cbz	w0, 405408 <ferror@plt+0x29b8>
  4053e0:	bl	4029c0 <__errno_location@plt>
  4053e4:	ldr	w22, [x0]
  4053e8:	mov	x21, x0
  4053ec:	mov	x0, x19
  4053f0:	bl	4027a0 <free@plt>
  4053f4:	cbz	x20, 405400 <ferror@plt+0x29b0>
  4053f8:	mov	x0, x20
  4053fc:	bl	402500 <fclose@plt>
  405400:	str	w22, [x21]
  405404:	b	4052a8 <ferror@plt+0x2858>
  405408:	mov	x0, x20
  40540c:	bl	402500 <fclose@plt>
  405410:	b	405324 <ferror@plt+0x28d4>
  405414:	stp	x29, x30, [sp, #-16]!
  405418:	mov	w0, #0x2                   	// #2
  40541c:	mov	x29, sp
  405420:	bl	40a308 <ferror@plt+0x78b8>
  405424:	cbnz	w0, 405434 <ferror@plt+0x29e4>
  405428:	mov	w0, #0xa                   	// #10
  40542c:	bl	40a308 <ferror@plt+0x78b8>
  405430:	cbz	w0, 405444 <ferror@plt+0x29f4>
  405434:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405438:	add	x0, x0, #0x7c5
  40543c:	bl	4029d0 <getenv@plt>
  405440:	cbz	x0, 40544c <ferror@plt+0x29fc>
  405444:	ldp	x29, x30, [sp], #16
  405448:	ret
  40544c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  405450:	add	x0, x0, #0xc75
  405454:	bl	4029d0 <getenv@plt>
  405458:	cbnz	x0, 405444 <ferror@plt+0x29f4>
  40545c:	mov	w1, #0x21                  	// #33
  405460:	bl	4047a0 <ferror@plt+0x1d50>
  405464:	ldp	x29, x30, [sp], #16
  405468:	ret
  40546c:	stp	x29, x30, [sp, #-16]!
  405470:	mov	w0, #0x2                   	// #2
  405474:	mov	x29, sp
  405478:	bl	40a308 <ferror@plt+0x78b8>
  40547c:	cbnz	w0, 40548c <ferror@plt+0x2a3c>
  405480:	mov	w0, #0xa                   	// #10
  405484:	bl	40a308 <ferror@plt+0x78b8>
  405488:	cbz	w0, 40549c <ferror@plt+0x2a4c>
  40548c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  405490:	add	x0, x0, #0x7d3
  405494:	bl	4029d0 <getenv@plt>
  405498:	cbz	x0, 4054a4 <ferror@plt+0x2a54>
  40549c:	ldp	x29, x30, [sp], #16
  4054a0:	ret
  4054a4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4054a8:	add	x0, x0, #0xc75
  4054ac:	bl	4029d0 <getenv@plt>
  4054b0:	cbnz	x0, 40549c <ferror@plt+0x2a4c>
  4054b4:	mov	w1, #0x84                  	// #132
  4054b8:	bl	4047a0 <ferror@plt+0x1d50>
  4054bc:	ldp	x29, x30, [sp], #16
  4054c0:	ret
  4054c4:	sub	sp, sp, #0x50
  4054c8:	mov	x8, #0x28                  	// #40
  4054cc:	movk	x8, #0x14, lsl #32
  4054d0:	mov	w9, #0xe240                	// #57920
  4054d4:	movi	v0.2d, #0x0
  4054d8:	movk	x8, #0x301, lsl #48
  4054dc:	movk	w9, #0x1, lsl #16
  4054e0:	mov	w0, #0x28                  	// #40
  4054e4:	stp	x29, x30, [sp, #48]
  4054e8:	str	x19, [sp, #64]
  4054ec:	add	x29, sp, #0x30
  4054f0:	str	xzr, [sp, #32]
  4054f4:	stp	q0, q0, [sp]
  4054f8:	str	x8, [sp]
  4054fc:	str	w9, [sp, #8]
  405500:	mov	w19, #0x28                  	// #40
  405504:	bl	40a308 <ferror@plt+0x78b8>
  405508:	cbz	w0, 405530 <ferror@plt+0x2ae0>
  40550c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405510:	ldr	w8, [x8, #3588]
  405514:	adrp	x2, 409000 <ferror@plt+0x65b0>
  405518:	add	x2, x2, #0x804
  40551c:	mov	x0, sp
  405520:	mov	w1, #0x28                  	// #40
  405524:	strb	w19, [sp, #16]
  405528:	str	w8, [sp, #20]
  40552c:	bl	40a380 <ferror@plt+0x7930>
  405530:	ldr	x19, [sp, #64]
  405534:	ldp	x29, x30, [sp, #48]
  405538:	add	sp, sp, #0x50
  40553c:	ret
  405540:	sub	sp, sp, #0x30
  405544:	adrp	x8, 416000 <ferror@plt+0x135b0>
  405548:	add	x8, x8, #0x8e8
  40554c:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405550:	ldr	q0, [x8]
  405554:	ldr	w8, [x9, #3588]
  405558:	adrp	x2, 40a000 <ferror@plt+0x75b0>
  40555c:	mov	w9, #0x1e                  	// #30
  405560:	add	x2, x2, #0xe64
  405564:	mov	x0, sp
  405568:	mov	w1, #0x18                  	// #24
  40556c:	stp	x29, x30, [sp, #32]
  405570:	add	x29, sp, #0x20
  405574:	str	xzr, [sp, #16]
  405578:	strb	w9, [sp, #16]
  40557c:	str	q0, [sp]
  405580:	str	w8, [sp, #20]
  405584:	bl	40a380 <ferror@plt+0x7930>
  405588:	ldp	x29, x30, [sp, #32]
  40558c:	add	sp, sp, #0x30
  405590:	ret
  405594:	sub	sp, sp, #0x40
  405598:	mov	x8, #0x24                  	// #36
  40559c:	movk	x8, #0x14, lsl #32
  4055a0:	mov	w9, #0xe240                	// #57920
  4055a4:	movi	v0.2d, #0x0
  4055a8:	movk	x8, #0x301, lsl #48
  4055ac:	movk	w9, #0x1, lsl #16
  4055b0:	mov	w0, #0x2c                  	// #44
  4055b4:	stp	x29, x30, [sp, #48]
  4055b8:	add	x29, sp, #0x30
  4055bc:	str	wzr, [sp, #32]
  4055c0:	stp	q0, q0, [sp]
  4055c4:	str	x8, [sp]
  4055c8:	str	w9, [sp, #8]
  4055cc:	bl	40a308 <ferror@plt+0x78b8>
  4055d0:	cbz	w0, 405604 <ferror@plt+0x2bb4>
  4055d4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4055d8:	ldrb	w8, [x8, #3588]
  4055dc:	tbz	w8, #7, 405604 <ferror@plt+0x2bb4>
  4055e0:	adrp	x2, 409000 <ferror@plt+0x65b0>
  4055e4:	mov	w8, #0x2c                  	// #44
  4055e8:	mov	w9, #0xf                   	// #15
  4055ec:	add	x2, x2, #0x8b4
  4055f0:	mov	x0, sp
  4055f4:	mov	w1, #0x24                  	// #36
  4055f8:	strb	w8, [sp, #16]
  4055fc:	str	w9, [sp, #24]
  405600:	bl	40a380 <ferror@plt+0x7930>
  405604:	ldp	x29, x30, [sp, #48]
  405608:	add	sp, sp, #0x40
  40560c:	ret
  405610:	stp	x29, x30, [sp, #-48]!
  405614:	stp	x22, x21, [sp, #16]
  405618:	adrp	x21, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40561c:	stp	x20, x19, [sp, #32]
  405620:	mov	x20, xzr
  405624:	add	x21, x21, #0xe68
  405628:	mov	x29, sp
  40562c:	b	40563c <ferror@plt+0x2bec>
  405630:	add	x20, x20, #0x1
  405634:	cmp	x20, #0x100
  405638:	b.eq	405674 <ferror@plt+0x2c24>  // b.none
  40563c:	ldr	x19, [x21, x20, lsl #3]
  405640:	cbz	x19, 405630 <ferror@plt+0x2be0>
  405644:	ldr	x0, [x19, #24]
  405648:	bl	4027a0 <free@plt>
  40564c:	ldr	x0, [x19, #32]
  405650:	bl	4027a0 <free@plt>
  405654:	ldr	x0, [x19, #40]
  405658:	bl	4027a0 <free@plt>
  40565c:	ldr	x22, [x19]
  405660:	mov	x0, x19
  405664:	bl	4027a0 <free@plt>
  405668:	mov	x19, x22
  40566c:	cbnz	x22, 405644 <ferror@plt+0x2bf4>
  405670:	b	405630 <ferror@plt+0x2be0>
  405674:	ldp	x20, x19, [sp, #32]
  405678:	ldp	x22, x21, [sp, #16]
  40567c:	ldp	x29, x30, [sp], #48
  405680:	ret
  405684:	stp	x29, x30, [sp, #-80]!
  405688:	stp	x20, x19, [sp, #64]
  40568c:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  405690:	ldr	x8, [x20, #1872]
  405694:	str	x25, [sp, #16]
  405698:	stp	x24, x23, [sp, #32]
  40569c:	stp	x22, x21, [sp, #48]
  4056a0:	mov	x29, sp
  4056a4:	cbz	x8, 4057c4 <ferror@plt+0x2d74>
  4056a8:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  4056ac:	ldr	x9, [x9, #1864]
  4056b0:	adrp	x21, 431000 <stdin@@GLIBC_2.17+0x2218>
  4056b4:	ldr	x10, [x21, #1880]
  4056b8:	add	x19, x8, #0x10
  4056bc:	ldrh	w9, [x9]
  4056c0:	ldr	x11, [x10, #8]
  4056c4:	and	x8, x9, #0x1
  4056c8:	add	x8, x11, x8
  4056cc:	str	x8, [x10, #8]
  4056d0:	bl	40b17c <ferror@plt+0x872c>
  4056d4:	ldr	x8, [x20, #1872]
  4056d8:	adrp	x9, 42b000 <memcpy@GLIBC_2.17>
  4056dc:	add	x9, x9, #0x3a8
  4056e0:	sub	x20, x9, #0x28
  4056e4:	str	x8, [x21, #1880]
  4056e8:	ldr	w8, [x20, #68]
  4056ec:	add	x20, x20, #0x28
  4056f0:	cbz	w8, 4056e8 <ferror@plt+0x2c98>
  4056f4:	adrp	x23, 42b000 <memcpy@GLIBC_2.17>
  4056f8:	adrp	x21, 417000 <ferror@plt+0x145b0>
  4056fc:	mov	w22, wzr
  405700:	adrp	x24, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405704:	add	x23, x23, #0x3a8
  405708:	add	x21, x21, #0xc31
  40570c:	b	405720 <ferror@plt+0x2cd0>
  405710:	mov	x0, x19
  405714:	bl	40b3bc <ferror@plt+0x896c>
  405718:	mov	x19, x0
  40571c:	cbz	x0, 4057ac <ferror@plt+0x2d5c>
  405720:	add	w25, w22, #0x1
  405724:	cbz	w22, 405738 <ferror@plt+0x2ce8>
  405728:	ldr	x1, [x20, #16]
  40572c:	mov	x0, x21
  405730:	bl	4029a0 <printf@plt>
  405734:	mov	w22, w0
  405738:	ldrh	w1, [x19]
  40573c:	mov	x0, x20
  405740:	mov	w2, w22
  405744:	bl	40b300 <ferror@plt+0x88b0>
  405748:	mov	x8, x19
  40574c:	ldrh	w2, [x8], #2
  405750:	ldr	x3, [x24, #3552]
  405754:	add	w22, w0, w22
  405758:	mov	w1, #0x1                   	// #1
  40575c:	mov	x0, x8
  405760:	bl	402810 <fwrite@plt>
  405764:	add	w1, w22, w0
  405768:	mov	x0, x20
  40576c:	bl	40b368 <ferror@plt+0x8918>
  405770:	mov	w22, w25
  405774:	b	405784 <ferror@plt+0x2d34>
  405778:	add	x20, x20, #0x28
  40577c:	ldr	w8, [x20, #24]
  405780:	cbz	w8, 405710 <ferror@plt+0x2cc0>
  405784:	mov	x0, x20
  405788:	bl	407dd4 <ferror@plt+0x5384>
  40578c:	cbz	w0, 405778 <ferror@plt+0x2d28>
  405790:	mov	w0, #0xa                   	// #10
  405794:	bl	4029e0 <putchar@plt>
  405798:	mov	w22, wzr
  40579c:	mov	x20, x23
  4057a0:	ldr	w8, [x20, #24]
  4057a4:	cbnz	w8, 405784 <ferror@plt+0x2d34>
  4057a8:	b	405710 <ferror@plt+0x2cc0>
  4057ac:	cbz	w22, 4057b8 <ferror@plt+0x2d68>
  4057b0:	mov	w0, #0xa                   	// #10
  4057b4:	bl	4029e0 <putchar@plt>
  4057b8:	bl	40b400 <ferror@plt+0x89b0>
  4057bc:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  4057c0:	str	x23, [x8, #1336]
  4057c4:	ldp	x20, x19, [sp, #64]
  4057c8:	ldp	x22, x21, [sp, #48]
  4057cc:	ldp	x24, x23, [sp, #32]
  4057d0:	ldr	x25, [sp, #16]
  4057d4:	ldp	x29, x30, [sp], #80
  4057d8:	ret
  4057dc:	sub	sp, sp, #0x50
  4057e0:	add	x0, sp, #0x8
  4057e4:	mov	w1, wzr
  4057e8:	stp	x29, x30, [sp, #64]
  4057ec:	add	x29, sp, #0x40
  4057f0:	bl	412e78 <ferror@plt+0x10428>
  4057f4:	tbnz	w0, #31, 405820 <ferror@plt+0x2dd0>
  4057f8:	add	x0, sp, #0x8
  4057fc:	bl	4103f0 <ferror@plt+0xd9a0>
  405800:	add	x0, sp, #0x8
  405804:	bl	412ca8 <ferror@plt+0x10258>
  405808:	ldp	x29, x30, [sp, #64]
  40580c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405810:	mov	w9, #0x1                   	// #1
  405814:	strb	w9, [x8, #3676]
  405818:	add	sp, sp, #0x50
  40581c:	ret
  405820:	mov	w0, #0x1                   	// #1
  405824:	bl	402370 <exit@plt>
  405828:	stp	x29, x30, [sp, #-80]!
  40582c:	stp	x26, x25, [sp, #16]
  405830:	stp	x24, x23, [sp, #32]
  405834:	stp	x22, x21, [sp, #48]
  405838:	stp	x20, x19, [sp, #64]
  40583c:	ldr	w8, [x1, #16]
  405840:	ldr	x24, [x1, #24]
  405844:	mov	x19, x1
  405848:	mov	x20, x0
  40584c:	cmp	w8, #0x2
  405850:	mov	x29, sp
  405854:	b.eq	405868 <ferror@plt+0x2e18>  // b.none
  405858:	cmp	w8, #0xa
  40585c:	b.ne	4058e8 <ferror@plt+0x2e98>  // b.any
  405860:	mov	w21, #0x10                  	// #16
  405864:	b	40586c <ferror@plt+0x2e1c>
  405868:	mov	w21, #0x4                   	// #4
  40586c:	mov	w25, wzr
  405870:	lsl	w26, w21, #3
  405874:	b	4058b8 <ferror@plt+0x2e68>
  405878:	mov	w2, #0x120                 	// #288
  40587c:	mov	x1, x20
  405880:	mov	x23, x0
  405884:	bl	402330 <memcpy@plt>
  405888:	str	x23, [x20, #280]
  40588c:	ldr	x1, [x24], #8
  405890:	add	x0, x23, #0x8
  405894:	mov	x2, x21
  405898:	bl	402330 <memcpy@plt>
  40589c:	strh	w21, [x23, #2]
  4058a0:	strh	w26, [x23, #4]
  4058a4:	ldr	w8, [x19, #16]
  4058a8:	add	w25, w25, #0x1
  4058ac:	strh	w8, [x23, #6]
  4058b0:	mov	w8, #0x1                   	// #1
  4058b4:	tbz	w8, #0, 4058f4 <ferror@plt+0x2ea4>
  4058b8:	ldr	x8, [x24]
  4058bc:	cbz	x8, 4058f0 <ferror@plt+0x2ea0>
  4058c0:	ldrh	w8, [x20, #4]
  4058c4:	mov	x23, x20
  4058c8:	cbz	w8, 40588c <ferror@plt+0x2e3c>
  4058cc:	mov	w0, #0x120                 	// #288
  4058d0:	bl	402530 <malloc@plt>
  4058d4:	cbnz	x0, 405878 <ferror@plt+0x2e28>
  4058d8:	mov	w8, wzr
  4058dc:	mov	w22, w25
  4058e0:	tbnz	w8, #0, 4058b8 <ferror@plt+0x2e68>
  4058e4:	b	4058f4 <ferror@plt+0x2ea4>
  4058e8:	mov	w22, wzr
  4058ec:	b	4058f4 <ferror@plt+0x2ea4>
  4058f0:	mov	w22, w25
  4058f4:	mov	w0, w22
  4058f8:	ldp	x20, x19, [sp, #64]
  4058fc:	ldp	x22, x21, [sp, #48]
  405900:	ldp	x24, x23, [sp, #32]
  405904:	ldp	x26, x25, [sp, #16]
  405908:	ldp	x29, x30, [sp], #80
  40590c:	ret
  405910:	str	xzr, [x0]
  405914:	ret
  405918:	str	xzr, [x0]
  40591c:	ret
  405920:	stp	x29, x30, [sp, #-80]!
  405924:	stp	x20, x19, [sp, #64]
  405928:	mov	w20, w0
  40592c:	mov	w0, #0x30                  	// #48
  405930:	str	x25, [sp, #16]
  405934:	stp	x24, x23, [sp, #32]
  405938:	stp	x22, x21, [sp, #48]
  40593c:	mov	x29, sp
  405940:	mov	x21, x5
  405944:	mov	x22, x4
  405948:	mov	w24, w3
  40594c:	mov	w25, w2
  405950:	mov	x23, x1
  405954:	bl	402530 <malloc@plt>
  405958:	cbz	x0, 4059c8 <ferror@plt+0x2f78>
  40595c:	mov	x19, x0
  405960:	str	xzr, [x0]
  405964:	stp	w20, w25, [x0, #8]
  405968:	str	w24, [x0, #16]
  40596c:	mov	x0, x23
  405970:	bl	402640 <strdup@plt>
  405974:	str	x0, [x19, #24]
  405978:	mov	x0, x22
  40597c:	bl	402640 <strdup@plt>
  405980:	str	x0, [x19, #32]
  405984:	mov	x0, x21
  405988:	bl	402640 <strdup@plt>
  40598c:	str	x0, [x19, #40]
  405990:	mov	w0, w20
  405994:	bl	4059e8 <ferror@plt+0x2f98>
  405998:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40599c:	sbfiz	x8, x0, #3, #32
  4059a0:	add	x9, x9, #0xe68
  4059a4:	ldr	x10, [x9, x8]
  4059a8:	str	x19, [x9, x8]
  4059ac:	ldp	x22, x21, [sp, #48]
  4059b0:	ldp	x24, x23, [sp, #32]
  4059b4:	str	x10, [x19]
  4059b8:	ldp	x20, x19, [sp, #64]
  4059bc:	ldr	x25, [sp, #16]
  4059c0:	ldp	x29, x30, [sp], #80
  4059c4:	ret
  4059c8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4059cc:	ldr	x3, [x8, #3528]
  4059d0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4059d4:	add	x0, x0, #0xcd6
  4059d8:	mov	w1, #0x1c                  	// #28
  4059dc:	mov	w2, #0x1                   	// #1
  4059e0:	bl	402810 <fwrite@plt>
  4059e4:	bl	4026b0 <abort@plt>
  4059e8:	eor	w8, w0, w0, lsr #16
  4059ec:	eor	w8, w8, w0, lsr #24
  4059f0:	eor	w8, w8, w0, lsr #8
  4059f4:	and	w0, w8, #0xff
  4059f8:	ret
  4059fc:	stp	x29, x30, [sp, #-16]!
  405a00:	mov	x3, x0
  405a04:	adrp	x0, 416000 <ferror@plt+0x135b0>
  405a08:	add	x0, x0, #0xcf3
  405a0c:	mov	w1, #0xb29                 	// #2857
  405a10:	mov	w2, #0x1                   	// #1
  405a14:	mov	x29, sp
  405a18:	bl	402810 <fwrite@plt>
  405a1c:	ldp	x29, x30, [sp], #16
  405a20:	ret
  405a24:	sub	sp, sp, #0x130
  405a28:	movi	v0.2d, #0x0
  405a2c:	stp	x29, x30, [sp, #256]
  405a30:	str	x28, [sp, #272]
  405a34:	stp	x20, x19, [sp, #288]
  405a38:	mov	x19, x0
  405a3c:	stur	q0, [x0, #44]
  405a40:	stp	q0, q0, [x0, #16]
  405a44:	str	q0, [x0]
  405a48:	adrp	x0, 417000 <ferror@plt+0x145b0>
  405a4c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405a50:	add	x0, x0, #0x985
  405a54:	add	x1, x1, #0x997
  405a58:	add	x29, sp, #0x100
  405a5c:	bl	405cc0 <ferror@plt+0x3270>
  405a60:	cbz	x0, 405ad4 <ferror@plt+0x3084>
  405a64:	mov	x20, x0
  405a68:	mov	x0, sp
  405a6c:	mov	w1, #0x100                 	// #256
  405a70:	mov	x2, x20
  405a74:	bl	402a20 <fgets@plt>
  405a78:	cbz	x0, 405a8c <ferror@plt+0x303c>
  405a7c:	mov	x0, sp
  405a80:	mov	x1, x19
  405a84:	bl	405d38 <ferror@plt+0x32e8>
  405a88:	b	405a68 <ferror@plt+0x3018>
  405a8c:	mov	x0, x20
  405a90:	bl	402500 <fclose@plt>
  405a94:	adrp	x0, 417000 <ferror@plt+0x145b0>
  405a98:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405a9c:	add	x0, x0, #0x9a4
  405aa0:	add	x1, x1, #0x9b7
  405aa4:	bl	405cc0 <ferror@plt+0x3270>
  405aa8:	cbz	x0, 405ae8 <ferror@plt+0x3098>
  405aac:	mov	x20, x0
  405ab0:	mov	x0, sp
  405ab4:	mov	w1, #0x100                 	// #256
  405ab8:	mov	x2, x20
  405abc:	bl	402a20 <fgets@plt>
  405ac0:	cbz	x0, 405adc <ferror@plt+0x308c>
  405ac4:	mov	x0, sp
  405ac8:	mov	x1, x19
  405acc:	bl	405d38 <ferror@plt+0x32e8>
  405ad0:	b	405ab0 <ferror@plt+0x3060>
  405ad4:	mov	w0, #0xffffffff            	// #-1
  405ad8:	b	405ae8 <ferror@plt+0x3098>
  405adc:	mov	x0, x20
  405ae0:	bl	402500 <fclose@plt>
  405ae4:	mov	w0, wzr
  405ae8:	ldp	x20, x19, [sp, #288]
  405aec:	ldr	x28, [sp, #272]
  405af0:	ldp	x29, x30, [sp, #256]
  405af4:	add	sp, sp, #0x130
  405af8:	ret
  405afc:	stp	x29, x30, [sp, #-80]!
  405b00:	stp	x28, x25, [sp, #16]
  405b04:	stp	x24, x23, [sp, #32]
  405b08:	stp	x22, x21, [sp, #48]
  405b0c:	stp	x20, x19, [sp, #64]
  405b10:	mov	x29, sp
  405b14:	sub	sp, sp, #0x400
  405b18:	mov	x19, x0
  405b1c:	str	wzr, [x0]
  405b20:	adrp	x0, 417000 <ferror@plt+0x145b0>
  405b24:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405b28:	add	x0, x0, #0xa29
  405b2c:	add	x1, x1, #0xa37
  405b30:	bl	405cc0 <ferror@plt+0x3270>
  405b34:	cbz	x0, 405c98 <ferror@plt+0x3248>
  405b38:	mov	x20, x0
  405b3c:	mov	x0, sp
  405b40:	mov	w1, #0x400                 	// #1024
  405b44:	mov	x2, x20
  405b48:	bl	402a20 <fgets@plt>
  405b4c:	cbz	x0, 405c84 <ferror@plt+0x3234>
  405b50:	mov	x23, #0x7543                	// #30019
  405b54:	movk	x23, #0x7272, lsl #16
  405b58:	mov	w22, #0x6354                	// #25428
  405b5c:	adrp	x21, 417000 <ferror@plt+0x145b0>
  405b60:	movk	x23, #0x7345, lsl #32
  405b64:	movk	w22, #0x3a70, lsl #16
  405b68:	add	x21, x21, #0xb89
  405b6c:	movk	x23, #0x6174, lsl #48
  405b70:	mov	w24, #0x62                  	// #98
  405b74:	b	405b8c <ferror@plt+0x313c>
  405b78:	mov	x0, sp
  405b7c:	mov	w1, #0x400                 	// #1024
  405b80:	mov	x2, x20
  405b84:	bl	402a20 <fgets@plt>
  405b88:	cbz	x0, 405c84 <ferror@plt+0x3234>
  405b8c:	ldr	w8, [sp]
  405b90:	cmp	w8, w22
  405b94:	b.eq	405ba0 <ferror@plt+0x3150>  // b.none
  405b98:	mov	w8, #0x2                   	// #2
  405b9c:	b	405c2c <ferror@plt+0x31dc>
  405ba0:	mov	x0, sp
  405ba4:	mov	w1, #0x20                  	// #32
  405ba8:	bl	4027f0 <strchr@plt>
  405bac:	cbz	x0, 405c04 <ferror@plt+0x31b4>
  405bb0:	mov	w9, #0x1                   	// #1
  405bb4:	b	405bcc <ferror@plt+0x317c>
  405bb8:	mov	w1, #0x20                  	// #32
  405bbc:	mov	x0, x8
  405bc0:	bl	4027f0 <strchr@plt>
  405bc4:	add	w9, w25, #0x1
  405bc8:	cbz	x0, 405c08 <ferror@plt+0x31b8>
  405bcc:	mov	x8, x0
  405bd0:	ldr	x10, [x8, #1]!
  405bd4:	mov	w25, w9
  405bd8:	ldrb	w11, [x8, #8]
  405bdc:	eor	x10, x10, x23
  405be0:	eor	x11, x11, x24
  405be4:	orr	x10, x10, x11
  405be8:	cbnz	x10, 405bb8 <ferror@plt+0x3168>
  405bec:	ldrb	w9, [x0, #10]
  405bf0:	cmp	w9, #0xa
  405bf4:	b.eq	405c08 <ferror@plt+0x31b8>  // b.none
  405bf8:	cmp	w9, #0x20
  405bfc:	b.ne	405bb8 <ferror@plt+0x3168>  // b.any
  405c00:	b	405c08 <ferror@plt+0x31b8>
  405c04:	mov	w25, wzr
  405c08:	mov	x0, sp
  405c0c:	mov	w1, #0x400                 	// #1024
  405c10:	mov	x2, x20
  405c14:	bl	402a20 <fgets@plt>
  405c18:	cbz	x0, 405c28 <ferror@plt+0x31d8>
  405c1c:	ldr	w8, [sp]
  405c20:	cmp	w8, w22
  405c24:	b.eq	405c3c <ferror@plt+0x31ec>  // b.none
  405c28:	mov	w8, #0x3                   	// #3
  405c2c:	cbz	w8, 405b78 <ferror@plt+0x3128>
  405c30:	cmp	w8, #0x2
  405c34:	b.eq	405b78 <ferror@plt+0x3128>  // b.none
  405c38:	b	405c7c <ferror@plt+0x322c>
  405c3c:	mov	x0, sp
  405c40:	mov	w1, #0x20                  	// #32
  405c44:	bl	4027f0 <strchr@plt>
  405c48:	cbz	x0, 405c74 <ferror@plt+0x3224>
  405c4c:	subs	w25, w25, #0x1
  405c50:	add	x0, x0, #0x1
  405c54:	b.ne	405c40 <ferror@plt+0x31f0>  // b.any
  405c58:	mov	x1, x21
  405c5c:	mov	x2, x19
  405c60:	bl	402940 <__isoc99_sscanf@plt>
  405c64:	mov	x0, x20
  405c68:	bl	402500 <fclose@plt>
  405c6c:	mov	w8, #0x1                   	// #1
  405c70:	b	405c2c <ferror@plt+0x31dc>
  405c74:	mov	w8, wzr
  405c78:	b	405c2c <ferror@plt+0x31dc>
  405c7c:	cmp	w8, #0x3
  405c80:	b.ne	405cb8 <ferror@plt+0x3268>  // b.any
  405c84:	mov	x0, x20
  405c88:	bl	402500 <fclose@plt>
  405c8c:	bl	4029c0 <__errno_location@plt>
  405c90:	mov	w8, #0x3                   	// #3
  405c94:	str	w8, [x0]
  405c98:	mov	w0, #0xffffffff            	// #-1
  405c9c:	add	sp, sp, #0x400
  405ca0:	ldp	x20, x19, [sp, #64]
  405ca4:	ldp	x22, x21, [sp, #48]
  405ca8:	ldp	x24, x23, [sp, #32]
  405cac:	ldp	x28, x25, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #80
  405cb4:	ret
  405cb8:	mov	w0, wzr
  405cbc:	b	405c9c <ferror@plt+0x324c>
  405cc0:	sub	sp, sp, #0xa0
  405cc4:	stp	x29, x30, [sp, #128]
  405cc8:	stp	x20, x19, [sp, #144]
  405ccc:	add	x29, sp, #0x80
  405cd0:	mov	x20, x1
  405cd4:	bl	4029d0 <getenv@plt>
  405cd8:	mov	x19, x0
  405cdc:	cbnz	x0, 405d18 <ferror@plt+0x32c8>
  405ce0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  405ce4:	add	x0, x0, #0xc75
  405ce8:	mov	x19, sp
  405cec:	bl	4029d0 <getenv@plt>
  405cf0:	adrp	x8, 417000 <ferror@plt+0x145b0>
  405cf4:	add	x8, x8, #0x9c5
  405cf8:	cmp	x0, #0x0
  405cfc:	adrp	x2, 418000 <ferror@plt+0x155b0>
  405d00:	csel	x3, x8, x0, eq  // eq = none
  405d04:	add	x2, x2, #0xc92
  405d08:	mov	x0, sp
  405d0c:	mov	w1, #0x7f                  	// #127
  405d10:	mov	x4, x20
  405d14:	bl	4024c0 <snprintf@plt>
  405d18:	adrp	x1, 419000 <ferror@plt+0x165b0>
  405d1c:	add	x1, x1, #0x732
  405d20:	mov	x0, x19
  405d24:	bl	402880 <fopen64@plt>
  405d28:	ldp	x20, x19, [sp, #144]
  405d2c:	ldp	x29, x30, [sp, #128]
  405d30:	add	sp, sp, #0xa0
  405d34:	ret
  405d38:	stp	x29, x30, [sp, #-32]!
  405d3c:	stp	x28, x19, [sp, #16]
  405d40:	mov	x29, sp
  405d44:	sub	sp, sp, #0x200
  405d48:	mov	x19, x1
  405d4c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405d50:	add	x1, x1, #0x9cb
  405d54:	add	x2, sp, #0x100
  405d58:	mov	x3, sp
  405d5c:	bl	402940 <__isoc99_sscanf@plt>
  405d60:	cmp	w0, #0x2
  405d64:	b.ne	405ef8 <ferror@plt+0x34a8>  // b.any
  405d68:	ldr	x8, [sp, #256]
  405d6c:	mov	x10, #0x6f73                	// #28531
  405d70:	ldrb	w9, [sp, #264]
  405d74:	movk	x10, #0x6b63, lsl #16
  405d78:	movk	x10, #0x7465, lsl #32
  405d7c:	movk	x10, #0x3a73, lsl #48
  405d80:	eor	x8, x8, x10
  405d84:	orr	x8, x8, x9
  405d88:	cbz	x8, 405eb0 <ferror@plt+0x3460>
  405d8c:	ldr	w9, [sp, #256]
  405d90:	ldrb	w10, [sp, #260]
  405d94:	mov	w8, #0x4354                	// #17236
  405d98:	movk	w8, #0x3a50, lsl #16
  405d9c:	add	w11, w8, #0x101
  405da0:	eor	w9, w9, w11
  405da4:	orr	w9, w9, w10
  405da8:	cbz	w9, 405ec4 <ferror@plt+0x3474>
  405dac:	ldr	w10, [sp, #256]
  405db0:	ldrh	w11, [sp, #260]
  405db4:	mov	w9, #0x4354                	// #17236
  405db8:	movk	w9, #0x3650, lsl #16
  405dbc:	mov	w12, #0x3a                  	// #58
  405dc0:	add	w13, w9, #0x101
  405dc4:	eor	w10, w10, w13
  405dc8:	eor	w11, w11, w12
  405dcc:	orr	w10, w10, w11
  405dd0:	cbz	w10, 405ecc <ferror@plt+0x347c>
  405dd4:	ldr	w10, [sp, #256]
  405dd8:	ldrb	w11, [sp, #260]
  405ddc:	mov	w12, #0x4152                	// #16722
  405de0:	movk	w12, #0x3a57, lsl #16
  405de4:	eor	w10, w10, w12
  405de8:	orr	w10, w10, w11
  405dec:	cbz	w10, 405ed4 <ferror@plt+0x3484>
  405df0:	ldr	w11, [sp, #256]
  405df4:	ldrh	w12, [sp, #260]
  405df8:	mov	w13, #0x4152                	// #16722
  405dfc:	movk	w13, #0x3657, lsl #16
  405e00:	mov	w10, #0x3a                  	// #58
  405e04:	eor	w11, w11, w13
  405e08:	eor	w12, w12, w10
  405e0c:	orr	w11, w11, w12
  405e10:	cbz	w11, 405edc <ferror@plt+0x348c>
  405e14:	ldr	w11, [sp, #256]
  405e18:	ldrh	w12, [sp, #260]
  405e1c:	eor	w9, w11, w9
  405e20:	eor	w10, w12, w10
  405e24:	orr	w9, w9, w10
  405e28:	cbz	w9, 405ee4 <ferror@plt+0x3494>
  405e2c:	ldr	w10, [sp, #256]
  405e30:	ldrh	w11, [sp, #260]
  405e34:	mov	w9, #0x5246                	// #21062
  405e38:	movk	w9, #0x4741, lsl #16
  405e3c:	mov	w12, #0x3a                  	// #58
  405e40:	eor	w10, w10, w9
  405e44:	eor	w11, w11, w12
  405e48:	orr	w10, w10, w11
  405e4c:	cbz	w10, 405f08 <ferror@plt+0x34b8>
  405e50:	add	x11, sp, #0x4
  405e54:	ldr	w10, [sp, #256]
  405e58:	ldur	w11, [x11, #255]
  405e5c:	mov	w12, #0x3647                	// #13895
  405e60:	movk	w12, #0x3a, lsl #16
  405e64:	eor	w9, w10, w9
  405e68:	eor	w10, w11, w12
  405e6c:	orr	w9, w9, w10
  405e70:	cbz	w9, 405f14 <ferror@plt+0x34c4>
  405e74:	ldr	w9, [sp, #256]
  405e78:	ldrb	w10, [sp, #260]
  405e7c:	eor	w8, w9, w8
  405e80:	orr	w8, w8, w10
  405e84:	cbnz	w8, 405ef8 <ferror@plt+0x34a8>
  405e88:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405e8c:	add	x2, x19, #0x14
  405e90:	add	x3, x19, #0xc
  405e94:	add	x4, x19, #0x10
  405e98:	add	x5, x19, #0x8
  405e9c:	add	x6, x19, #0x4
  405ea0:	add	x1, x1, #0xa0f
  405ea4:	mov	x0, sp
  405ea8:	bl	402940 <__isoc99_sscanf@plt>
  405eac:	b	405ef8 <ferror@plt+0x34a8>
  405eb0:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405eb4:	add	x1, x1, #0xa23
  405eb8:	mov	x0, sp
  405ebc:	mov	x2, x19
  405ec0:	b	405ef4 <ferror@plt+0x34a4>
  405ec4:	add	x2, x19, #0x18
  405ec8:	b	405ee8 <ferror@plt+0x3498>
  405ecc:	add	x2, x19, #0x2c
  405ed0:	b	405ee8 <ferror@plt+0x3498>
  405ed4:	add	x2, x19, #0x1c
  405ed8:	b	405ee8 <ferror@plt+0x3498>
  405edc:	add	x2, x19, #0x30
  405ee0:	b	405ee8 <ferror@plt+0x3498>
  405ee4:	add	x2, x19, #0x28
  405ee8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405eec:	add	x1, x1, #0xa23
  405ef0:	mov	x0, sp
  405ef4:	bl	402940 <__isoc99_sscanf@plt>
  405ef8:	add	sp, sp, #0x200
  405efc:	ldp	x28, x19, [sp, #16]
  405f00:	ldp	x29, x30, [sp], #32
  405f04:	ret
  405f08:	add	x2, x19, #0x20
  405f0c:	add	x3, x19, #0x24
  405f10:	b	405f1c <ferror@plt+0x34cc>
  405f14:	add	x2, x19, #0x34
  405f18:	add	x3, x19, #0x38
  405f1c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  405f20:	add	x1, x1, #0xa1e
  405f24:	mov	x0, sp
  405f28:	bl	402940 <__isoc99_sscanf@plt>
  405f2c:	b	405ef8 <ferror@plt+0x34a8>
  405f30:	sub	sp, sp, #0x100
  405f34:	mov	x10, #0x48                  	// #72
  405f38:	stp	x29, x30, [sp, #224]
  405f3c:	add	x29, sp, #0xe0
  405f40:	adrp	x9, 416000 <ferror@plt+0x135b0>
  405f44:	movk	x10, #0x14, lsl #32
  405f48:	sub	x8, x29, #0x60
  405f4c:	add	x9, x9, #0x800
  405f50:	movi	v0.2d, #0x0
  405f54:	movk	x10, #0x301, lsl #48
  405f58:	stur	q0, [x29, #-96]
  405f5c:	stp	q0, q0, [x8, #32]
  405f60:	str	q0, [x8, #16]
  405f64:	stp	xzr, x10, [x29, #-104]
  405f68:	ldr	x10, [x9]
  405f6c:	ldr	w9, [x9, #8]
  405f70:	mov	w11, #0xe240                	// #57920
  405f74:	str	x19, [sp, #240]
  405f78:	mov	w19, w1
  405f7c:	movk	w11, #0x1, lsl #16
  405f80:	stur	w11, [x29, #-88]
  405f84:	stur	xzr, [x29, #-32]
  405f88:	stur	x10, [x29, #-16]
  405f8c:	stur	w9, [x29, #-8]
  405f90:	cbz	w0, 40606c <ferror@plt+0x361c>
  405f94:	adrp	x9, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405f98:	stur	xzr, [x29, #-32]
  405f9c:	stp	q0, q0, [x8, #32]
  405fa0:	str	q0, [x8, #16]
  405fa4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405fa8:	ldrb	w9, [x9, #3636]
  405fac:	ldr	w8, [x8, #3588]
  405fb0:	sturb	w0, [x29, #-80]
  405fb4:	sturb	w2, [x29, #-79]
  405fb8:	cmp	w9, #0x1
  405fbc:	stur	w8, [x29, #-76]
  405fc0:	b.ne	405fd4 <ferror@plt+0x3584>  // b.any
  405fc4:	ldurb	w8, [x29, #-78]
  405fc8:	mov	w9, #0x41                  	// #65
  405fcc:	orr	w8, w8, w9
  405fd0:	sturb	w8, [x29, #-78]
  405fd4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405fd8:	ldrb	w8, [x8, #3640]
  405fdc:	cmp	w8, #0x1
  405fe0:	b.ne	405ff0 <ferror@plt+0x35a0>  // b.any
  405fe4:	ldurb	w8, [x29, #-78]
  405fe8:	orr	w8, w8, #0xe
  405fec:	sturb	w8, [x29, #-78]
  405ff0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  405ff4:	ldrb	w8, [x8, #3668]
  405ff8:	cmp	w8, #0x1
  405ffc:	b.ne	40600c <ferror@plt+0x35bc>  // b.any
  406000:	ldurb	w8, [x29, #-78]
  406004:	orr	w8, w8, #0x30
  406008:	sturb	w8, [x29, #-78]
  40600c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406010:	ldr	x0, [x8, #3600]
  406014:	sub	x8, x29, #0x60
  406018:	mov	w9, #0x48                  	// #72
  40601c:	stp	x8, x9, [sp, #8]
  406020:	cbz	x0, 40607c <ferror@plt+0x362c>
  406024:	sub	x1, x29, #0x68
  406028:	bl	40635c <ferror@plt+0x390c>
  40602c:	mov	w8, #0x1                   	// #1
  406030:	cbz	w0, 406080 <ferror@plt+0x3630>
  406034:	ldur	x11, [x29, #-104]
  406038:	ldur	w12, [x29, #-96]
  40603c:	strh	w8, [sp, #58]
  406040:	sxtw	x8, w0
  406044:	add	x13, x8, #0x4
  406048:	stp	x11, x8, [sp, #40]
  40604c:	add	w8, w12, w13
  406050:	add	x9, sp, #0x38
  406054:	mov	w10, #0x4                   	// #4
  406058:	stur	w8, [x29, #-96]
  40605c:	mov	w8, #0x3                   	// #3
  406060:	stp	x9, x10, [sp, #24]
  406064:	strh	w13, [sp, #56]
  406068:	b	406080 <ferror@plt+0x3630>
  40606c:	mov	w0, w19
  406070:	mov	w1, w2
  406074:	bl	4061b8 <ferror@plt+0x3768>
  406078:	b	4060c8 <ferror@plt+0x3678>
  40607c:	mov	w8, #0x1                   	// #1
  406080:	sub	x9, x29, #0x10
  406084:	mov	w10, #0xc                   	// #12
  406088:	add	x11, sp, #0x8
  40608c:	add	x1, sp, #0x40
  406090:	mov	w0, w19
  406094:	mov	w2, wzr
  406098:	stp	xzr, xzr, [sp, #96]
  40609c:	str	x9, [sp, #64]
  4060a0:	str	w10, [sp, #72]
  4060a4:	stp	x11, x8, [sp, #80]
  4060a8:	str	wzr, [sp, #112]
  4060ac:	bl	4025d0 <sendmsg@plt>
  4060b0:	mov	x8, x0
  4060b4:	mov	w0, wzr
  4060b8:	tbz	x8, #63, 4060c8 <ferror@plt+0x3678>
  4060bc:	mov	w0, w19
  4060c0:	bl	402670 <close@plt>
  4060c4:	mov	w0, #0xffffffff            	// #-1
  4060c8:	ldr	x19, [sp, #240]
  4060cc:	ldp	x29, x30, [sp, #224]
  4060d0:	add	sp, sp, #0x100
  4060d4:	ret
  4060d8:	stp	x29, x30, [sp, #-48]!
  4060dc:	str	x28, [sp, #16]
  4060e0:	stp	x20, x19, [sp, #32]
  4060e4:	mov	x29, sp
  4060e8:	sub	sp, sp, #0x270
  4060ec:	mov	x20, x1
  4060f0:	mov	x19, x0
  4060f4:	add	x0, sp, #0x8
  4060f8:	mov	w2, #0x268                 	// #616
  4060fc:	mov	w1, wzr
  406100:	bl	4025b0 <memset@plt>
  406104:	ldr	x8, [x20]
  406108:	ldrb	w9, [x19, #16]
  40610c:	ldr	x8, [x8, #8]
  406110:	lsr	x8, x8, x9
  406114:	tbz	w8, #0, 4061a0 <ferror@plt+0x3750>
  406118:	add	x1, sp, #0x8
  40611c:	mov	x0, x19
  406120:	bl	4067b8 <ferror@plt+0x3d68>
  406124:	ldr	w8, [x20, #8]
  406128:	str	w8, [sp, #16]
  40612c:	ldr	x8, [x20]
  406130:	ldr	x0, [x8, #16]
  406134:	cbz	x0, 406144 <ferror@plt+0x36f4>
  406138:	add	x1, sp, #0x8
  40613c:	bl	4068d4 <ferror@plt+0x3e84>
  406140:	cbz	w0, 4061a4 <ferror@plt+0x3754>
  406144:	ldr	x8, [x20]
  406148:	ldrb	w8, [x8, #24]
  40614c:	cbz	w8, 406194 <ferror@plt+0x3744>
  406150:	add	x2, sp, #0x8
  406154:	mov	x0, x19
  406158:	mov	x1, x20
  40615c:	bl	406b4c <ferror@plt+0x40fc>
  406160:	cbz	w0, 406194 <ferror@plt+0x3744>
  406164:	bl	4029c0 <__errno_location@plt>
  406168:	ldr	w8, [x0]
  40616c:	mov	w0, wzr
  406170:	cmp	w8, #0x2
  406174:	b.eq	4061a4 <ferror@plt+0x3754>  // b.none
  406178:	cmp	w8, #0x5f
  40617c:	b.eq	4061a4 <ferror@plt+0x3754>  // b.none
  406180:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406184:	add	x0, x0, #0xb26
  406188:	bl	402390 <perror@plt>
  40618c:	mov	w0, #0xffffffff            	// #-1
  406190:	b	4061a4 <ferror@plt+0x3754>
  406194:	add	x1, sp, #0x8
  406198:	mov	x0, x19
  40619c:	bl	406bf4 <ferror@plt+0x41a4>
  4061a0:	mov	w0, wzr
  4061a4:	add	sp, sp, #0x270
  4061a8:	ldp	x20, x19, [sp, #32]
  4061ac:	ldr	x28, [sp, #16]
  4061b0:	ldp	x29, x30, [sp], #48
  4061b4:	ret
  4061b8:	sub	sp, sp, #0x100
  4061bc:	stp	x29, x30, [sp, #224]
  4061c0:	add	x29, sp, #0xe0
  4061c4:	sub	x8, x29, #0x60
  4061c8:	movi	v0.2d, #0x0
  4061cc:	mov	w10, #0x4c                  	// #76
  4061d0:	stur	q0, [x8, #60]
  4061d4:	stp	q0, q0, [x8, #32]
  4061d8:	str	q0, [x8, #16]
  4061dc:	stur	q0, [x29, #-96]
  4061e0:	stur	w10, [x29, #-96]
  4061e4:	mov	w10, #0xe240                	// #57920
  4061e8:	adrp	x9, 416000 <ferror@plt+0x135b0>
  4061ec:	mov	w8, #0x301                 	// #769
  4061f0:	movk	w10, #0x1, lsl #16
  4061f4:	add	x9, x9, #0x80c
  4061f8:	sturh	w8, [x29, #-90]
  4061fc:	mov	w8, #0x2                   	// #2
  406200:	stur	w10, [x29, #-88]
  406204:	adrp	x10, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406208:	sturb	w8, [x29, #-80]
  40620c:	ldr	x8, [x9]
  406210:	ldr	w9, [x9, #8]
  406214:	ldr	w10, [x10, #3588]
  406218:	cmp	w1, #0x11
  40621c:	str	x19, [sp, #240]
  406220:	stur	x8, [x29, #-16]
  406224:	stur	w9, [x29, #-8]
  406228:	stur	w10, [x29, #-28]
  40622c:	stur	xzr, [x29, #-104]
  406230:	b.eq	406348 <ferror@plt+0x38f8>  // b.none
  406234:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406238:	ldrb	w8, [x8, #3636]
  40623c:	cmp	w1, #0x6
  406240:	mov	w9, #0x12                  	// #18
  406244:	mov	w19, w0
  406248:	cinc	w9, w9, ne  // ne = any
  40624c:	cmp	w8, #0x1
  406250:	sturh	w9, [x29, #-92]
  406254:	b.ne	406268 <ferror@plt+0x3818>  // b.any
  406258:	ldurb	w8, [x29, #-77]
  40625c:	mov	w9, #0x41                  	// #65
  406260:	orr	w8, w8, w9
  406264:	sturb	w8, [x29, #-77]
  406268:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40626c:	ldrb	w8, [x8, #3640]
  406270:	cmp	w8, #0x1
  406274:	b.ne	406284 <ferror@plt+0x3834>  // b.any
  406278:	ldurb	w8, [x29, #-77]
  40627c:	orr	w8, w8, #0xe
  406280:	sturb	w8, [x29, #-77]
  406284:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406288:	ldrb	w8, [x8, #3668]
  40628c:	cmp	w8, #0x1
  406290:	b.ne	4062a0 <ferror@plt+0x3850>  // b.any
  406294:	ldurb	w8, [x29, #-77]
  406298:	orr	w8, w8, #0x30
  40629c:	sturb	w8, [x29, #-77]
  4062a0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4062a4:	ldr	x0, [x8, #3600]
  4062a8:	sub	x8, x29, #0x60
  4062ac:	mov	w9, #0x4c                  	// #76
  4062b0:	stp	x8, x9, [sp, #8]
  4062b4:	cbz	x0, 406300 <ferror@plt+0x38b0>
  4062b8:	sub	x1, x29, #0x68
  4062bc:	bl	40635c <ferror@plt+0x390c>
  4062c0:	mov	w8, #0x1                   	// #1
  4062c4:	cbz	w0, 406304 <ferror@plt+0x38b4>
  4062c8:	ldur	x11, [x29, #-104]
  4062cc:	ldur	w12, [x29, #-96]
  4062d0:	strh	w8, [sp, #58]
  4062d4:	sxtw	x8, w0
  4062d8:	add	x13, x8, #0x4
  4062dc:	stp	x11, x8, [sp, #40]
  4062e0:	add	w8, w12, w13
  4062e4:	add	x9, sp, #0x38
  4062e8:	mov	w10, #0x4                   	// #4
  4062ec:	stur	w8, [x29, #-96]
  4062f0:	mov	w8, #0x3                   	// #3
  4062f4:	stp	x9, x10, [sp, #24]
  4062f8:	strh	w13, [sp, #56]
  4062fc:	b	406304 <ferror@plt+0x38b4>
  406300:	mov	w8, #0x1                   	// #1
  406304:	sub	x9, x29, #0x10
  406308:	mov	w10, #0xc                   	// #12
  40630c:	add	x11, sp, #0x8
  406310:	add	x1, sp, #0x40
  406314:	mov	w0, w19
  406318:	mov	w2, wzr
  40631c:	stp	xzr, xzr, [sp, #96]
  406320:	str	x9, [sp, #64]
  406324:	str	w10, [sp, #72]
  406328:	stp	x11, x8, [sp, #80]
  40632c:	str	wzr, [sp, #112]
  406330:	bl	4025d0 <sendmsg@plt>
  406334:	mov	x8, x0
  406338:	mov	w0, wzr
  40633c:	tbz	x8, #63, 40634c <ferror@plt+0x38fc>
  406340:	mov	w0, w19
  406344:	bl	402670 <close@plt>
  406348:	mov	w0, #0xffffffff            	// #-1
  40634c:	ldr	x19, [sp, #240]
  406350:	ldp	x29, x30, [sp, #224]
  406354:	add	sp, sp, #0x100
  406358:	ret
  40635c:	sub	sp, sp, #0x70
  406360:	stp	x29, x30, [sp, #16]
  406364:	stp	x28, x27, [sp, #32]
  406368:	stp	x26, x25, [sp, #48]
  40636c:	stp	x24, x23, [sp, #64]
  406370:	stp	x22, x21, [sp, #80]
  406374:	stp	x20, x19, [sp, #96]
  406378:	ldr	w8, [x0]
  40637c:	add	x29, sp, #0x10
  406380:	cmp	w8, #0xb
  406384:	b.hi	406764 <ferror@plt+0x3d14>  // b.pmore
  406388:	adrp	x9, 415000 <ferror@plt+0x125b0>
  40638c:	add	x9, x9, #0x14c
  406390:	adr	x10, 4063ac <ferror@plt+0x395c>
  406394:	ldrb	w11, [x9, x8]
  406398:	add	x10, x10, x11, lsl #2
  40639c:	mov	x21, x0
  4063a0:	mov	x28, x1
  4063a4:	mov	w20, wzr
  4063a8:	br	x10
  4063ac:	ldr	x23, [x21, #16]
  4063b0:	cmp	w8, #0x0
  4063b4:	mov	w8, #0x7                   	// #7
  4063b8:	cinc	w24, w8, eq  // eq = none
  4063bc:	cbz	x23, 40667c <ferror@plt+0x3c2c>
  4063c0:	ldrh	w9, [x23, #6]
  4063c4:	mov	w8, wzr
  4063c8:	mov	w10, #0x14                  	// #20
  4063cc:	mov	w11, #0x10                  	// #16
  4063d0:	mov	x12, x23
  4063d4:	ldr	x12, [x12, #280]
  4063d8:	add	w13, w8, #0xc
  4063dc:	cmp	w9, #0xa
  4063e0:	csel	w8, w13, w8, eq  // eq = none
  4063e4:	cmp	x12, #0x0
  4063e8:	csel	w13, w11, w10, eq  // eq = none
  4063ec:	add	w8, w13, w8
  4063f0:	cbnz	x12, 4063d4 <ferror@plt+0x3984>
  4063f4:	sxtw	x20, w8
  4063f8:	b	406680 <ferror@plt+0x3c30>
  4063fc:	ldr	x20, [x21, #16]
  406400:	mov	w0, #0x8                   	// #8
  406404:	bl	402530 <malloc@plt>
  406408:	str	x0, [x28]
  40640c:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406410:	mov	w8, #0x804                 	// #2052
  406414:	b	406638 <ferror@plt+0x3be8>
  406418:	str	xzr, [sp, #8]
  40641c:	ldr	x0, [x21, #16]
  406420:	add	x1, sp, #0x8
  406424:	bl	40635c <ferror@plt+0x390c>
  406428:	cbz	w0, 406734 <ferror@plt+0x3ce4>
  40642c:	add	w20, w0, #0x4
  406430:	mov	w22, w0
  406434:	sxtw	x0, w20
  406438:	bl	402530 <malloc@plt>
  40643c:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406440:	ldr	x23, [sp, #8]
  406444:	sxtw	x22, w22
  406448:	mov	x2, x22
  40644c:	mov	x21, x0
  406450:	mov	x1, x23
  406454:	bl	402330 <memcpy@plt>
  406458:	mov	x0, x23
  40645c:	bl	4027a0 <free@plt>
  406460:	mov	w8, #0x401                 	// #1025
  406464:	movk	w8, #0x8, lsl #16
  406468:	str	w8, [x21, x22]
  40646c:	str	x21, [x28]
  406470:	b	406740 <ferror@plt+0x3cf0>
  406474:	ldr	x20, [x21, #16]
  406478:	mov	w0, #0xc                   	// #12
  40647c:	bl	402530 <malloc@plt>
  406480:	str	x0, [x28]
  406484:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406488:	ldr	w8, [x20, #272]
  40648c:	ldr	w9, [x20, #276]
  406490:	mov	w10, #0xc0a                 	// #3082
  406494:	movk	w10, #0x10, lsl #16
  406498:	mov	w20, #0xc                   	// #12
  40649c:	stp	w10, w8, [x0]
  4064a0:	str	w9, [x0, #8]
  4064a4:	b	406740 <ferror@plt+0x3cf0>
  4064a8:	stp	xzr, xzr, [sp]
  4064ac:	ldr	x0, [x21, #16]
  4064b0:	add	x1, sp, #0x8
  4064b4:	bl	40635c <ferror@plt+0x390c>
  4064b8:	ldr	x8, [x21, #8]
  4064bc:	mov	w23, w0
  4064c0:	mov	x1, sp
  4064c4:	mov	x0, x8
  4064c8:	bl	40635c <ferror@plt+0x390c>
  4064cc:	cbz	w23, 406610 <ferror@plt+0x3bc0>
  4064d0:	mov	w21, w0
  4064d4:	cbz	w0, 406610 <ferror@plt+0x3bc0>
  4064d8:	add	w8, w23, w21
  4064dc:	add	w20, w8, #0x4
  4064e0:	sxtw	x0, w20
  4064e4:	bl	402530 <malloc@plt>
  4064e8:	cbz	x0, 406764 <ferror@plt+0x3d14>
  4064ec:	ldr	x24, [sp, #8]
  4064f0:	sxtw	x23, w23
  4064f4:	mov	x2, x23
  4064f8:	mov	x22, x0
  4064fc:	mov	x1, x24
  406500:	bl	402330 <memcpy@plt>
  406504:	ldr	x25, [sp]
  406508:	add	x19, x22, x23
  40650c:	add	x0, x19, #0x4
  406510:	sxtw	x2, w21
  406514:	mov	x1, x25
  406518:	bl	402330 <memcpy@plt>
  40651c:	mov	x0, x24
  406520:	bl	4027a0 <free@plt>
  406524:	mov	x0, x25
  406528:	bl	4027a0 <free@plt>
  40652c:	add	w8, w21, #0x4
  406530:	mov	w9, #0x401                 	// #1025
  406534:	strh	w9, [x19]
  406538:	strh	w8, [x19, #2]
  40653c:	str	x22, [x28]
  406540:	b	406740 <ferror@plt+0x3cf0>
  406544:	stp	xzr, xzr, [sp]
  406548:	ldr	x0, [x21, #16]
  40654c:	add	x1, sp, #0x8
  406550:	bl	40635c <ferror@plt+0x390c>
  406554:	ldr	x8, [x21, #8]
  406558:	mov	w21, w0
  40655c:	mov	x1, sp
  406560:	mov	x0, x8
  406564:	bl	40635c <ferror@plt+0x390c>
  406568:	cbz	w21, 406610 <ferror@plt+0x3bc0>
  40656c:	mov	w22, w0
  406570:	cbz	w0, 406610 <ferror@plt+0x3bc0>
  406574:	add	w20, w22, w21
  406578:	sxtw	x0, w20
  40657c:	bl	402530 <malloc@plt>
  406580:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406584:	ldr	x24, [sp, #8]
  406588:	sxtw	x25, w21
  40658c:	mov	x2, x25
  406590:	mov	x23, x0
  406594:	mov	x1, x24
  406598:	bl	402330 <memcpy@plt>
  40659c:	ldr	x26, [sp]
  4065a0:	add	x0, x23, x25
  4065a4:	sxtw	x2, w22
  4065a8:	mov	x1, x26
  4065ac:	bl	402330 <memcpy@plt>
  4065b0:	mov	x0, x24
  4065b4:	bl	4027a0 <free@plt>
  4065b8:	mov	x0, x26
  4065bc:	bl	4027a0 <free@plt>
  4065c0:	mov	x0, x23
  4065c4:	mov	w1, w21
  4065c8:	mov	w2, w22
  4065cc:	bl	406768 <ferror@plt+0x3d18>
  4065d0:	str	x23, [x28]
  4065d4:	b	406740 <ferror@plt+0x3cf0>
  4065d8:	ldr	x20, [x21, #16]
  4065dc:	mov	w0, #0x8                   	// #8
  4065e0:	bl	402530 <malloc@plt>
  4065e4:	str	x0, [x28]
  4065e8:	cbz	x0, 406764 <ferror@plt+0x3d14>
  4065ec:	mov	w8, #0x805                 	// #2053
  4065f0:	b	406638 <ferror@plt+0x3be8>
  4065f4:	ldr	x20, [x21, #16]
  4065f8:	mov	w0, #0x8                   	// #8
  4065fc:	bl	402530 <malloc@plt>
  406600:	str	x0, [x28]
  406604:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406608:	mov	w8, #0x803                 	// #2051
  40660c:	b	406638 <ferror@plt+0x3be8>
  406610:	ldr	x0, [sp, #8]
  406614:	bl	4027a0 <free@plt>
  406618:	ldr	x0, [sp]
  40661c:	b	406738 <ferror@plt+0x3ce8>
  406620:	ldr	x20, [x21, #16]
  406624:	mov	w0, #0x8                   	// #8
  406628:	bl	402530 <malloc@plt>
  40662c:	str	x0, [x28]
  406630:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406634:	mov	w8, #0x802                 	// #2050
  406638:	movk	w8, #0xc, lsl #16
  40663c:	str	w8, [x0]
  406640:	ldr	x8, [x28]
  406644:	ldr	w9, [x20, #264]
  406648:	mov	w20, #0x8                   	// #8
  40664c:	strh	wzr, [x8, #4]
  406650:	strh	w9, [x8, #6]
  406654:	b	406740 <ferror@plt+0x3cf0>
  406658:	mov	w0, #0x4                   	// #4
  40665c:	bl	402530 <malloc@plt>
  406660:	str	x0, [x28]
  406664:	cbz	x0, 406764 <ferror@plt+0x3d14>
  406668:	mov	w8, #0x406                 	// #1030
  40666c:	movk	w8, #0x8, lsl #16
  406670:	str	w8, [x0]
  406674:	mov	w20, #0x4                   	// #4
  406678:	b	406740 <ferror@plt+0x3cf0>
  40667c:	mov	x20, xzr
  406680:	mov	x0, x20
  406684:	bl	402530 <malloc@plt>
  406688:	cbz	x0, 406764 <ferror@plt+0x3d14>
  40668c:	mov	x21, x0
  406690:	mov	x27, x28
  406694:	str	x0, [x28]
  406698:	cbz	x23, 406728 <ferror@plt+0x3cd8>
  40669c:	add	x22, x23, #0x8
  4066a0:	mov	w25, #0x4                   	// #4
  4066a4:	mov	w26, #0x10                  	// #16
  4066a8:	mov	x28, x23
  4066ac:	b	4066b8 <ferror@plt+0x3c68>
  4066b0:	ldr	x28, [x28, #280]
  4066b4:	cbz	x28, 406728 <ferror@plt+0x3cd8>
  4066b8:	ldrh	w8, [x23, #6]
  4066bc:	strb	w24, [x21]
  4066c0:	add	x0, x21, #0xc
  4066c4:	mov	x1, x22
  4066c8:	cmp	w8, #0xa
  4066cc:	csel	w2, w26, w25, eq  // eq = none
  4066d0:	add	w19, w2, #0xc
  4066d4:	add	w8, w2, #0x10
  4066d8:	strb	w19, [x21, #1]
  4066dc:	strh	w8, [x21, #2]
  4066e0:	ldrb	w8, [x23, #6]
  4066e4:	strb	w8, [x21, #4]
  4066e8:	ldr	w8, [x23, #264]
  4066ec:	str	w8, [x21, #8]
  4066f0:	ldrb	w8, [x23, #4]
  4066f4:	strb	w8, [x21, #5]
  4066f8:	bl	402330 <memcpy@plt>
  4066fc:	ldr	x8, [x28, #280]
  406700:	add	x21, x21, x19
  406704:	cbz	x8, 4066b0 <ferror@plt+0x3c60>
  406708:	ldr	w8, [x27]
  40670c:	sub	w9, w20, w21
  406710:	mov	w10, #0x401                 	// #1025
  406714:	strh	w10, [x21]
  406718:	add	w8, w9, w8
  40671c:	strh	w8, [x21, #2]
  406720:	add	x21, x21, #0x4
  406724:	b	4066b0 <ferror@plt+0x3c60>
  406728:	ldr	w8, [x27]
  40672c:	sub	w20, w21, w8
  406730:	b	406740 <ferror@plt+0x3cf0>
  406734:	ldr	x0, [sp, #8]
  406738:	bl	4027a0 <free@plt>
  40673c:	mov	w20, wzr
  406740:	mov	w0, w20
  406744:	ldp	x20, x19, [sp, #96]
  406748:	ldp	x22, x21, [sp, #80]
  40674c:	ldp	x24, x23, [sp, #64]
  406750:	ldp	x26, x25, [sp, #48]
  406754:	ldp	x28, x27, [sp, #32]
  406758:	ldp	x29, x30, [sp, #16]
  40675c:	add	sp, sp, #0x70
  406760:	ret
  406764:	bl	4026b0 <abort@plt>
  406768:	stp	x29, x30, [sp, #-16]!
  40676c:	cmp	w1, #0x1
  406770:	mov	x29, sp
  406774:	b.ge	406798 <ferror@plt+0x3d48>  // b.tcont
  406778:	tbnz	w1, #31, 4067b4 <ferror@plt+0x3d64>
  40677c:	ldp	x29, x30, [sp], #16
  406780:	ret
  406784:	ldrb	w8, [x0, #1]
  406788:	sub	w1, w1, w8
  40678c:	cmp	w1, #0x0
  406790:	add	x0, x0, x8
  406794:	b.le	406778 <ferror@plt+0x3d28>
  406798:	ldrh	w8, [x0, #2]
  40679c:	add	w9, w1, #0x4
  4067a0:	cmp	w9, w8
  4067a4:	b.ne	406784 <ferror@plt+0x3d34>  // b.any
  4067a8:	add	w8, w8, w2
  4067ac:	strh	w8, [x0, #2]
  4067b0:	b	406784 <ferror@plt+0x3d34>
  4067b4:	bl	4026b0 <abort@plt>
  4067b8:	sub	sp, sp, #0xd0
  4067bc:	stp	x29, x30, [sp, #160]
  4067c0:	stp	x20, x19, [sp, #192]
  4067c4:	ldr	w8, [x0]
  4067c8:	mov	x19, x1
  4067cc:	mov	x20, x0
  4067d0:	add	x2, x0, #0x58
  4067d4:	sub	w3, w8, #0x58
  4067d8:	mov	x0, sp
  4067dc:	mov	w1, #0x13                  	// #19
  4067e0:	str	x21, [sp, #176]
  4067e4:	add	x29, sp, #0xa0
  4067e8:	bl	4149a0 <ferror@plt+0x11f50>
  4067ec:	ldrb	w8, [x20, #17]
  4067f0:	str	w8, [x19, #552]
  4067f4:	ldrb	w21, [x20, #16]
  4067f8:	strh	w21, [x19, #286]
  4067fc:	strh	w21, [x19, #22]
  406800:	ldrh	w0, [x20, #20]!
  406804:	bl	4033c4 <ferror@plt+0x974>
  406808:	and	w8, w0, #0xffff
  40680c:	str	w8, [x19, #544]
  406810:	ldrh	w0, [x20, #2]
  406814:	bl	4033c4 <ferror@plt+0x974>
  406818:	and	w8, w0, #0xffff
  40681c:	str	w8, [x19, #548]
  406820:	ldr	w8, [x20, #56]
  406824:	add	x0, x20, #0x28
  406828:	str	w8, [x19, #560]
  40682c:	ldr	w8, [x20, #52]
  406830:	str	w8, [x19, #556]
  406834:	ldr	w8, [x20, #64]
  406838:	str	w8, [x19, #564]
  40683c:	ldr	w8, [x20, #60]
  406840:	str	w8, [x19, #568]
  406844:	ldr	w8, [x20, #36]
  406848:	str	w8, [x19, #576]
  40684c:	bl	406e1c <ferror@plt+0x43cc>
  406850:	str	x0, [x19, #584]
  406854:	str	wzr, [x19, #608]
  406858:	ldr	x0, [sp, #120]
  40685c:	cbz	x0, 406868 <ferror@plt+0x3e18>
  406860:	bl	406e24 <ferror@plt+0x43d4>
  406864:	str	w0, [x19, #608]
  406868:	ldr	x0, [sp, #80]
  40686c:	cbz	x0, 40687c <ferror@plt+0x3e2c>
  406870:	bl	406e2c <ferror@plt+0x43dc>
  406874:	and	w8, w0, #0xff
  406878:	b	406880 <ferror@plt+0x3e30>
  40687c:	mov	w8, wzr
  406880:	strh	w8, [x19, #14]
  406884:	cmp	w21, #0x2
  406888:	mov	w8, #0x10                  	// #16
  40688c:	mov	w9, #0x4                   	// #4
  406890:	csel	x21, x9, x8, eq  // eq = none
  406894:	add	x0, x19, #0x18
  406898:	add	x1, x20, #0x4
  40689c:	csel	w10, w9, w8, eq  // eq = none
  4068a0:	mov	x2, x21
  4068a4:	strh	w10, [x19, #282]
  4068a8:	strh	w10, [x19, #18]
  4068ac:	bl	402330 <memcpy@plt>
  4068b0:	add	x0, x19, #0x120
  4068b4:	add	x1, x20, #0x14
  4068b8:	mov	x2, x21
  4068bc:	bl	402330 <memcpy@plt>
  4068c0:	ldp	x20, x19, [sp, #192]
  4068c4:	ldr	x21, [sp, #176]
  4068c8:	ldp	x29, x30, [sp, #160]
  4068cc:	add	sp, sp, #0xd0
  4068d0:	ret
  4068d4:	stp	x29, x30, [sp, #-32]!
  4068d8:	stp	x20, x19, [sp, #16]
  4068dc:	ldr	w8, [x0]
  4068e0:	mov	x29, sp
  4068e4:	cmp	w8, #0xb
  4068e8:	b.hi	406b48 <ferror@plt+0x40f8>  // b.pmore
  4068ec:	adrp	x9, 415000 <ferror@plt+0x125b0>
  4068f0:	add	x9, x9, #0x158
  4068f4:	adr	x10, 40690c <ferror@plt+0x3ebc>
  4068f8:	ldrb	w11, [x9, x8]
  4068fc:	add	x10, x10, x11, lsl #2
  406900:	mov	x20, x0
  406904:	mov	x19, x1
  406908:	br	x10
  40690c:	ldr	x20, [x20, #16]
  406910:	ldrh	w8, [x20, #6]
  406914:	cmp	w8, #0x1
  406918:	b.ne	406a70 <ferror@plt+0x4020>  // b.any
  40691c:	add	x0, x19, #0x118
  406920:	b	4069d4 <ferror@plt+0x3f84>
  406924:	ldr	x8, [x20, #16]
  406928:	ldr	w9, [x19, #608]
  40692c:	ldr	w10, [x8, #276]
  406930:	ldr	w8, [x8, #272]
  406934:	and	w9, w10, w9
  406938:	b	406a5c <ferror@plt+0x400c>
  40693c:	ldr	x0, [x20, #16]
  406940:	mov	x1, x19
  406944:	bl	4068d4 <ferror@plt+0x3e84>
  406948:	cmp	w0, #0x0
  40694c:	b	406a60 <ferror@plt+0x4010>
  406950:	ldr	x0, [x20, #16]
  406954:	mov	x1, x19
  406958:	bl	4068d4 <ferror@plt+0x3e84>
  40695c:	cbz	w0, 4069f0 <ferror@plt+0x3fa0>
  406960:	mov	w0, #0x1                   	// #1
  406964:	b	406a64 <ferror@plt+0x4014>
  406968:	ldrh	w8, [x19, #22]
  40696c:	cmp	w8, #0x11
  406970:	b.eq	406b00 <ferror@plt+0x40b0>  // b.none
  406974:	cmp	w8, #0x10
  406978:	b.eq	406b10 <ferror@plt+0x40c0>  // b.none
  40697c:	cmp	w8, #0x1
  406980:	b.ne	406b1c <ferror@plt+0x40cc>  // b.any
  406984:	ldr	x19, [x19, #24]
  406988:	cbz	x19, 406960 <ferror@plt+0x3f10>
  40698c:	ldrb	w8, [x19]
  406990:	cmp	w8, #0x40
  406994:	b.ne	406b08 <ferror@plt+0x40b8>  // b.any
  406998:	mov	x0, x19
  40699c:	bl	402360 <strlen@plt>
  4069a0:	cmp	x0, #0x6
  4069a4:	b.ne	406b08 <ferror@plt+0x40b8>  // b.any
  4069a8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4069ac:	add	x0, x19, #0x1
  4069b0:	add	x1, x1, #0xb3b
  4069b4:	bl	4027e0 <strspn@plt>
  4069b8:	cmp	x0, #0x5
  4069bc:	b	406a60 <ferror@plt+0x4010>
  4069c0:	ldr	x20, [x20, #16]
  4069c4:	ldrh	w8, [x20, #6]
  4069c8:	cmp	w8, #0x1
  4069cc:	b.ne	406ab8 <ferror@plt+0x4068>  // b.any
  4069d0:	add	x0, x19, #0x10
  4069d4:	mov	x1, x20
  4069d8:	bl	406ee4 <ferror@plt+0x4494>
  4069dc:	b	406a64 <ferror@plt+0x4014>
  4069e0:	ldr	x0, [x20, #16]
  4069e4:	mov	x1, x19
  4069e8:	bl	4068d4 <ferror@plt+0x3e84>
  4069ec:	cbz	w0, 406a64 <ferror@plt+0x4014>
  4069f0:	ldr	x0, [x20, #8]
  4069f4:	mov	x1, x19
  4069f8:	bl	4068d4 <ferror@plt+0x3e84>
  4069fc:	cmp	w0, #0x0
  406a00:	cset	w0, ne  // ne = any
  406a04:	b	406a64 <ferror@plt+0x4014>
  406a08:	ldr	x8, [x20, #16]
  406a0c:	ldr	w9, [x19, #544]
  406a10:	b	406a1c <ferror@plt+0x3fcc>
  406a14:	ldr	x8, [x20, #16]
  406a18:	ldr	w9, [x19, #548]
  406a1c:	ldr	w8, [x8, #264]
  406a20:	cmp	w9, w8
  406a24:	cset	w0, ge  // ge = tcont
  406a28:	b	406a64 <ferror@plt+0x4014>
  406a2c:	ldr	x8, [x20, #16]
  406a30:	ldr	w9, [x19, #548]
  406a34:	b	406a40 <ferror@plt+0x3ff0>
  406a38:	ldr	x8, [x20, #16]
  406a3c:	ldr	w9, [x19, #544]
  406a40:	ldr	w8, [x8, #264]
  406a44:	cmp	w9, w8
  406a48:	cset	w0, le
  406a4c:	b	406a64 <ferror@plt+0x4014>
  406a50:	ldr	x8, [x20, #16]
  406a54:	ldr	w9, [x19, #576]
  406a58:	ldr	w8, [x8, #268]
  406a5c:	cmp	w9, w8
  406a60:	cset	w0, eq  // eq = none
  406a64:	ldp	x20, x19, [sp, #16]
  406a68:	ldp	x29, x30, [sp], #32
  406a6c:	ret
  406a70:	ldr	w8, [x20, #264]
  406a74:	cmn	w8, #0x1
  406a78:	b.eq	406a88 <ferror@plt+0x4038>  // b.none
  406a7c:	ldr	w9, [x19, #548]
  406a80:	cmp	w8, w9
  406a84:	b.ne	406b08 <ferror@plt+0x40b8>  // b.any
  406a88:	ldrh	w8, [x20, #4]
  406a8c:	cbz	w8, 406960 <ferror@plt+0x3f10>
  406a90:	add	x19, x19, #0x118
  406a94:	ldrsh	w2, [x20, #4]
  406a98:	mov	x0, x19
  406a9c:	mov	x1, x20
  406aa0:	bl	406f30 <ferror@plt+0x44e0>
  406aa4:	cbz	w0, 406960 <ferror@plt+0x3f10>
  406aa8:	ldr	x20, [x20, #280]
  406aac:	mov	w0, wzr
  406ab0:	cbnz	x20, 406a94 <ferror@plt+0x4044>
  406ab4:	b	406a64 <ferror@plt+0x4014>
  406ab8:	ldr	w8, [x20, #264]
  406abc:	cmn	w8, #0x1
  406ac0:	b.eq	406ad0 <ferror@plt+0x4080>  // b.none
  406ac4:	ldr	w9, [x19, #544]
  406ac8:	cmp	w8, w9
  406acc:	b.ne	406b08 <ferror@plt+0x40b8>  // b.any
  406ad0:	ldrh	w8, [x20, #4]
  406ad4:	cbz	w8, 406960 <ferror@plt+0x3f10>
  406ad8:	add	x19, x19, #0x10
  406adc:	ldrsh	w2, [x20, #4]
  406ae0:	mov	x0, x19
  406ae4:	mov	x1, x20
  406ae8:	bl	406f30 <ferror@plt+0x44e0>
  406aec:	cbz	w0, 406960 <ferror@plt+0x3f10>
  406af0:	ldr	x20, [x20, #280]
  406af4:	mov	w0, wzr
  406af8:	cbnz	x20, 406adc <ferror@plt+0x408c>
  406afc:	b	406a64 <ferror@plt+0x4014>
  406b00:	ldr	w8, [x19, #544]
  406b04:	cbz	w8, 406b3c <ferror@plt+0x40ec>
  406b08:	mov	w0, wzr
  406b0c:	b	406a64 <ferror@plt+0x4014>
  406b10:	ldr	w8, [x19, #544]
  406b14:	lsr	w0, w8, #31
  406b18:	b	406a64 <ferror@plt+0x4014>
  406b1c:	ldr	w0, [x19, #544]
  406b20:	cmp	w8, #0x28
  406b24:	b.ne	406b34 <ferror@plt+0x40e4>  // b.any
  406b28:	cmp	w0, #0x3ff
  406b2c:	cset	w0, gt
  406b30:	b	406a64 <ferror@plt+0x4014>
  406b34:	bl	406e34 <ferror@plt+0x43e4>
  406b38:	b	406a64 <ferror@plt+0x4014>
  406b3c:	ldr	w8, [x19, #24]
  406b40:	cmp	w8, #0x0
  406b44:	b	406a60 <ferror@plt+0x4010>
  406b48:	bl	4026b0 <abort@plt>
  406b4c:	sub	sp, sp, #0x60
  406b50:	mov	x9, #0x48                  	// #72
  406b54:	movk	x9, #0x15, lsl #32
  406b58:	stp	x29, x30, [sp, #80]
  406b5c:	movi	v0.2d, #0x0
  406b60:	movk	x9, #0x301, lsl #48
  406b64:	mov	x8, x0
  406b68:	ldr	x0, [x1, #16]
  406b6c:	stp	q0, q0, [sp]
  406b70:	str	x9, [sp]
  406b74:	mov	w9, #0xe240                	// #57920
  406b78:	movk	w9, #0x1, lsl #16
  406b7c:	str	w9, [sp, #8]
  406b80:	mov	w9, #0x5                   	// #5
  406b84:	str	xzr, [sp, #64]
  406b88:	stp	q0, q0, [sp, #32]
  406b8c:	strh	w9, [sp, #6]
  406b90:	ldr	w9, [x0, #28]
  406b94:	add	x29, sp, #0x50
  406b98:	add	w9, w9, #0x1
  406b9c:	str	w9, [x0, #28]
  406ba0:	str	w9, [sp, #8]
  406ba4:	ldrb	w9, [x8, #16]
  406ba8:	strb	w9, [sp, #16]
  406bac:	ldr	w9, [x1, #8]
  406bb0:	strb	w9, [sp, #17]
  406bb4:	ldur	q0, [x8, #52]
  406bb8:	ldur	q1, [x8, #36]
  406bbc:	ldur	q2, [x8, #20]
  406bc0:	cmp	w9, #0xff
  406bc4:	stur	q0, [sp, #56]
  406bc8:	stur	q1, [sp, #40]
  406bcc:	stur	q2, [sp, #24]
  406bd0:	b.ne	406bdc <ferror@plt+0x418c>  // b.any
  406bd4:	ldrb	w8, [x2, #14]
  406bd8:	strb	w8, [sp, #19]
  406bdc:	mov	x1, sp
  406be0:	mov	x2, xzr
  406be4:	bl	413ac8 <ferror@plt+0x11078>
  406be8:	ldp	x29, x30, [sp, #80]
  406bec:	add	sp, sp, #0x60
  406bf0:	ret
  406bf4:	stp	x29, x30, [sp, #-48]!
  406bf8:	stp	x28, x21, [sp, #16]
  406bfc:	stp	x20, x19, [sp, #32]
  406c00:	mov	x29, sp
  406c04:	sub	sp, sp, #0x450
  406c08:	mov	x2, x0
  406c0c:	ldr	w8, [x2], #88
  406c10:	mov	x19, x1
  406c14:	mov	x20, x0
  406c18:	sub	x0, x29, #0xa0
  406c1c:	sub	w3, w8, #0x58
  406c20:	mov	w1, #0x13                  	// #19
  406c24:	bl	4149a0 <ferror@plt+0x11f50>
  406c28:	ldur	x0, [x29, #-80]
  406c2c:	cbz	x0, 406c3c <ferror@plt+0x41ec>
  406c30:	bl	406e2c <ferror@plt+0x43dc>
  406c34:	and	w8, w0, #0xff
  406c38:	str	w8, [x19, #8]
  406c3c:	ldrh	w8, [x19, #22]
  406c40:	cmp	w8, #0xa
  406c44:	b.ne	406c5c <ferror@plt+0x420c>  // b.any
  406c48:	ldur	x0, [x29, #-72]
  406c4c:	cbz	x0, 406c5c <ferror@plt+0x420c>
  406c50:	bl	406e2c <ferror@plt+0x43dc>
  406c54:	mov	w21, w0
  406c58:	b	406c60 <ferror@plt+0x4210>
  406c5c:	mov	w21, wzr
  406c60:	tst	w21, #0xff
  406c64:	cset	w1, ne  // ne = any
  406c68:	mov	x0, x19
  406c6c:	bl	406fd0 <ferror@plt+0x4580>
  406c70:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406c74:	ldrb	w8, [x8, #3632]
  406c78:	cmp	w8, #0x1
  406c7c:	b.ne	406cc4 <ferror@plt+0x4274>  // b.any
  406c80:	add	x0, sp, #0x8
  406c84:	mov	w2, #0x3a8                 	// #936
  406c88:	mov	w1, wzr
  406c8c:	bl	4025b0 <memset@plt>
  406c90:	ldrb	w8, [x20, #18]
  406c94:	add	x0, sp, #0x8
  406c98:	str	w8, [sp, #624]
  406c9c:	ldr	w8, [x20, #68]
  406ca0:	str	w8, [sp, #628]
  406ca4:	ldrb	w8, [x20, #19]
  406ca8:	str	w8, [sp, #812]
  406cac:	ldr	w8, [x19, #8]
  406cb0:	cmp	w8, #0x84
  406cb4:	b.ne	406cc0 <ferror@plt+0x4270>  // b.any
  406cb8:	bl	407028 <ferror@plt+0x45d8>
  406cbc:	b	406cc4 <ferror@plt+0x4274>
  406cc0:	bl	40706c <ferror@plt+0x461c>
  406cc4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  406cc8:	ldr	w8, [x8, #1672]
  406ccc:	cbz	w8, 406d30 <ferror@plt+0x42e0>
  406cd0:	mov	x0, x19
  406cd4:	bl	4070d4 <ferror@plt+0x4684>
  406cd8:	ldrh	w8, [x19, #22]
  406cdc:	cmp	w8, #0xa
  406ce0:	b.ne	406cfc <ferror@plt+0x42ac>  // b.any
  406ce4:	ldur	x8, [x29, #-72]
  406ce8:	cbz	x8, 406cfc <ferror@plt+0x42ac>
  406cec:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406cf0:	and	w1, w21, #0xff
  406cf4:	add	x0, x0, #0xb8c
  406cf8:	bl	407138 <ferror@plt+0x46e8>
  406cfc:	ldur	x0, [x29, #-96]
  406d00:	cbz	x0, 406d30 <ferror@plt+0x42e0>
  406d04:	bl	406e2c <ferror@plt+0x43dc>
  406d08:	tst	w0, #0x1
  406d0c:	mov	w8, #0x2d                  	// #45
  406d10:	mov	w9, #0x3c                  	// #60
  406d14:	csel	w1, w9, w8, eq  // eq = none
  406d18:	tst	w0, #0x2
  406d1c:	mov	w9, #0x3e                  	// #62
  406d20:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406d24:	csel	w2, w9, w8, eq  // eq = none
  406d28:	add	x0, x0, #0xb97
  406d2c:	bl	407138 <ferror@plt+0x46e8>
  406d30:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406d34:	ldrb	w8, [x8, #3668]
  406d38:	cmp	w8, #0x1
  406d3c:	b.ne	406d94 <ferror@plt+0x4344>  // b.any
  406d40:	ldur	x0, [x29, #-120]
  406d44:	cbz	x0, 406d5c <ferror@plt+0x430c>
  406d48:	bl	406e2c <ferror@plt+0x43dc>
  406d4c:	and	w1, w0, #0xff
  406d50:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406d54:	add	x0, x0, #0xb9e
  406d58:	bl	407138 <ferror@plt+0x46e8>
  406d5c:	ldur	x0, [x29, #-112]
  406d60:	cbz	x0, 406d78 <ferror@plt+0x4328>
  406d64:	bl	406e2c <ferror@plt+0x43dc>
  406d68:	and	w1, w0, #0xff
  406d6c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406d70:	add	x0, x0, #0xba7
  406d74:	bl	407138 <ferror@plt+0x46e8>
  406d78:	ldur	x0, [x29, #-24]
  406d7c:	cbz	x0, 406d94 <ferror@plt+0x4344>
  406d80:	bl	406e24 <ferror@plt+0x43d4>
  406d84:	mov	w1, w0
  406d88:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406d8c:	add	x0, x0, #0xbb3
  406d90:	bl	407138 <ferror@plt+0x46e8>
  406d94:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406d98:	ldrb	w8, [x8, #3636]
  406d9c:	tbz	w8, #0, 406dd0 <ferror@plt+0x4380>
  406da0:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  406da4:	ldr	w8, [x8, #1676]
  406da8:	cbnz	w8, 406db8 <ferror@plt+0x4368>
  406dac:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406db0:	add	x0, x0, #0xbc1
  406db4:	bl	407138 <ferror@plt+0x46e8>
  406db8:	ldr	w8, [x19, #8]
  406dbc:	cmp	w8, #0x84
  406dc0:	b.ne	406df0 <ferror@plt+0x43a0>  // b.any
  406dc4:	sub	x0, x29, #0xa0
  406dc8:	bl	407228 <ferror@plt+0x47d8>
  406dcc:	b	406dfc <ferror@plt+0x43ac>
  406dd0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  406dd4:	ldrb	w8, [x8, #3640]
  406dd8:	cmp	w8, #0x1
  406ddc:	b.ne	406dfc <ferror@plt+0x43ac>  // b.any
  406de0:	ldr	w8, [x19, #8]
  406de4:	cmp	w8, #0x11
  406de8:	b.ne	406da0 <ferror@plt+0x4350>  // b.any
  406dec:	b	406dfc <ferror@plt+0x43ac>
  406df0:	add	x0, x20, #0x10
  406df4:	sub	x1, x29, #0xa0
  406df8:	bl	40736c <ferror@plt+0x491c>
  406dfc:	ldr	w8, [x19, #564]
  406e00:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x218>
  406e04:	str	w8, [x9, #1648]
  406e08:	add	sp, sp, #0x450
  406e0c:	ldp	x20, x19, [sp, #32]
  406e10:	ldp	x28, x21, [sp, #16]
  406e14:	ldp	x29, x30, [sp], #48
  406e18:	ret
  406e1c:	ldr	x0, [x0]
  406e20:	ret
  406e24:	ldr	w0, [x0, #4]
  406e28:	ret
  406e2c:	ldrb	w0, [x0, #4]
  406e30:	ret
  406e34:	stp	x29, x30, [sp, #-48]!
  406e38:	stp	x22, x21, [sp, #16]
  406e3c:	adrp	x22, 42f000 <stdin@@GLIBC_2.17+0x218>
  406e40:	ldr	w8, [x22, #1640]
  406e44:	stp	x20, x19, [sp, #32]
  406e48:	mov	w19, w0
  406e4c:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x218>
  406e50:	mov	x29, sp
  406e54:	cbnz	w8, 406eb8 <ferror@plt+0x4468>
  406e58:	adrp	x0, 417000 <ferror@plt+0x145b0>
  406e5c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  406e60:	add	x0, x0, #0xb4c
  406e64:	add	x1, x1, #0xb65
  406e68:	bl	405cc0 <ferror@plt+0x3270>
  406e6c:	mov	x20, x0
  406e70:	cbz	x0, 406e9c <ferror@plt+0x444c>
  406e74:	adrp	x1, 417000 <ferror@plt+0x145b0>
  406e78:	adrp	x2, 42f000 <stdin@@GLIBC_2.17+0x218>
  406e7c:	adrp	x3, 42f000 <stdin@@GLIBC_2.17+0x218>
  406e80:	add	x1, x1, #0xb86
  406e84:	add	x2, x2, #0x668
  406e88:	add	x3, x3, #0x66c
  406e8c:	mov	x0, x20
  406e90:	bl	402560 <__isoc99_fscanf@plt>
  406e94:	cmp	w0, #0x1
  406e98:	b.gt	406eac <ferror@plt+0x445c>
  406e9c:	mov	w8, #0x400                 	// #1024
  406ea0:	mov	w9, #0x1387                	// #4999
  406ea4:	str	w8, [x22, #1640]
  406ea8:	str	w9, [x21, #1644]
  406eac:	cbz	x20, 406eb8 <ferror@plt+0x4468>
  406eb0:	mov	x0, x20
  406eb4:	bl	402500 <fclose@plt>
  406eb8:	ldr	w8, [x22, #1640]
  406ebc:	ldr	w9, [x21, #1644]
  406ec0:	ldp	x22, x21, [sp, #16]
  406ec4:	cmp	w8, w19
  406ec8:	cset	w8, le
  406ecc:	cmp	w9, w19
  406ed0:	ldp	x20, x19, [sp, #32]
  406ed4:	cset	w9, ge  // ge = tcont
  406ed8:	and	w0, w8, w9
  406edc:	ldp	x29, x30, [sp], #48
  406ee0:	ret
  406ee4:	stp	x29, x30, [sp, #-16]!
  406ee8:	ldr	x8, [x1, #8]
  406eec:	mov	x29, sp
  406ef0:	cbz	x8, 406f24 <ferror@plt+0x44d4>
  406ef4:	ldr	x9, [x0, #8]
  406ef8:	adrp	x10, 417000 <ferror@plt+0x145b0>
  406efc:	add	x10, x10, #0xbc3
  406f00:	mov	x0, x8
  406f04:	cmp	x9, #0x0
  406f08:	csel	x1, x10, x9, eq  // eq = none
  406f0c:	mov	w2, wzr
  406f10:	bl	402820 <fnmatch@plt>
  406f14:	cmp	w0, #0x0
  406f18:	cset	w0, eq  // eq = none
  406f1c:	ldp	x29, x30, [sp], #16
  406f20:	ret
  406f24:	mov	w0, #0x1                   	// #1
  406f28:	ldp	x29, x30, [sp], #16
  406f2c:	ret
  406f30:	sub	sp, sp, #0x140
  406f34:	stp	x29, x30, [sp, #272]
  406f38:	stp	x28, x21, [sp, #288]
  406f3c:	stp	x20, x19, [sp, #304]
  406f40:	add	x29, sp, #0x110
  406f44:	mov	w19, w2
  406f48:	mov	x20, x1
  406f4c:	mov	x21, x0
  406f50:	bl	40d480 <ferror@plt+0xaa30>
  406f54:	cbz	w0, 406fbc <ferror@plt+0x456c>
  406f58:	ldrh	w8, [x20, #6]
  406f5c:	cmp	w8, #0x2
  406f60:	b.ne	406fb8 <ferror@plt+0x4568>  // b.any
  406f64:	ldrh	w8, [x21, #6]
  406f68:	cmp	w8, #0xa
  406f6c:	b.ne	406fb8 <ferror@plt+0x4568>  // b.any
  406f70:	ldr	w8, [x21, #8]
  406f74:	cbnz	w8, 406fb8 <ferror@plt+0x4568>
  406f78:	ldr	w8, [x21, #12]
  406f7c:	cbnz	w8, 406fb8 <ferror@plt+0x4568>
  406f80:	ldr	w8, [x21, #16]
  406f84:	cmn	w8, #0x10, lsl #12
  406f88:	b.ne	406fb8 <ferror@plt+0x4568>  // b.any
  406f8c:	add	x0, sp, #0x8
  406f90:	mov	w2, #0x108                 	// #264
  406f94:	mov	x1, x21
  406f98:	bl	402330 <memcpy@plt>
  406f9c:	ldr	w8, [x21, #20]
  406fa0:	add	x0, sp, #0x8
  406fa4:	mov	x1, x20
  406fa8:	mov	w2, w19
  406fac:	str	w8, [sp, #16]
  406fb0:	bl	40d480 <ferror@plt+0xaa30>
  406fb4:	b	406fbc <ferror@plt+0x456c>
  406fb8:	mov	w0, #0x1                   	// #1
  406fbc:	ldp	x20, x19, [sp, #304]
  406fc0:	ldp	x28, x21, [sp, #288]
  406fc4:	ldp	x29, x30, [sp, #272]
  406fc8:	add	sp, sp, #0x140
  406fcc:	ret
  406fd0:	stp	x29, x30, [sp, #-32]!
  406fd4:	stp	x20, x19, [sp, #16]
  406fd8:	mov	x29, sp
  406fdc:	mov	w19, w1
  406fe0:	mov	x20, x0
  406fe4:	bl	4078c4 <ferror@plt+0x4e74>
  406fe8:	ldr	w1, [x20, #544]
  406fec:	ldr	w2, [x20, #576]
  406ff0:	and	w19, w19, #0x1
  406ff4:	add	x0, x20, #0x10
  406ff8:	mov	w3, w19
  406ffc:	bl	407a38 <ferror@plt+0x4fe8>
  407000:	ldr	w1, [x20, #548]
  407004:	add	x0, x20, #0x118
  407008:	mov	w2, wzr
  40700c:	mov	w3, w19
  407010:	bl	407a38 <ferror@plt+0x4fe8>
  407014:	mov	x0, x20
  407018:	bl	407b34 <ferror@plt+0x50e4>
  40701c:	ldp	x20, x19, [sp, #16]
  407020:	ldp	x29, x30, [sp], #32
  407024:	ret
  407028:	stp	x29, x30, [sp, #-32]!
  40702c:	ldr	w8, [x0, #616]
  407030:	str	x19, [sp, #16]
  407034:	mov	x29, sp
  407038:	cbz	w8, 407060 <ferror@plt+0x4610>
  40703c:	mov	x19, x0
  407040:	ldr	w0, [x0, #620]
  407044:	bl	4082fc <ferror@plt+0x58ac>
  407048:	ldr	w2, [x19, #804]
  40704c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407050:	adrp	x1, 431000 <stdin@@GLIBC_2.17+0x2218>
  407054:	add	x0, x0, #0xd49
  407058:	add	x1, x1, #0x704
  40705c:	bl	407138 <ferror@plt+0x46e8>
  407060:	ldr	x19, [sp, #16]
  407064:	ldp	x29, x30, [sp], #32
  407068:	ret
  40706c:	stp	x29, x30, [sp, #-32]!
  407070:	stp	x20, x19, [sp, #16]
  407074:	ldr	w8, [x0, #616]
  407078:	mov	x29, sp
  40707c:	cbz	w8, 4070c8 <ferror@plt+0x4678>
  407080:	mov	x19, x0
  407084:	cmp	w8, #0x5
  407088:	b.cc	407094 <ferror@plt+0x4644>  // b.lo, b.ul, b.last
  40708c:	mov	w8, #0x5                   	// #5
  407090:	str	w8, [x19, #616]
  407094:	ldr	w8, [x19, #616]
  407098:	adrp	x9, 416000 <ferror@plt+0x135b0>
  40709c:	add	x9, x9, #0x8b8
  4070a0:	ldr	w0, [x19, #620]
  4070a4:	ldr	x20, [x9, x8, lsl #3]
  4070a8:	bl	4082fc <ferror@plt+0x58ac>
  4070ac:	ldr	w3, [x19, #804]
  4070b0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4070b4:	adrp	x2, 431000 <stdin@@GLIBC_2.17+0x2218>
  4070b8:	add	x0, x0, #0xd90
  4070bc:	add	x2, x2, #0x704
  4070c0:	mov	x1, x20
  4070c4:	bl	407138 <ferror@plt+0x46e8>
  4070c8:	ldp	x20, x19, [sp, #16]
  4070cc:	ldp	x29, x30, [sp], #32
  4070d0:	ret
  4070d4:	stp	x29, x30, [sp, #-32]!
  4070d8:	ldr	w1, [x0, #568]
  4070dc:	str	x19, [sp, #16]
  4070e0:	mov	x19, x0
  4070e4:	mov	x29, sp
  4070e8:	cbz	w1, 4070f8 <ferror@plt+0x46a8>
  4070ec:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4070f0:	add	x0, x0, #0xda2
  4070f4:	bl	407138 <ferror@plt+0x46e8>
  4070f8:	ldr	w1, [x19, #564]
  4070fc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407100:	add	x0, x0, #0xdaa
  407104:	bl	407138 <ferror@plt+0x46e8>
  407108:	ldr	x1, [x19, #584]
  40710c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407110:	add	x0, x0, #0xdb2
  407114:	bl	407138 <ferror@plt+0x46e8>
  407118:	ldr	w1, [x19, #608]
  40711c:	cbz	w1, 40712c <ferror@plt+0x46dc>
  407120:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407124:	add	x0, x0, #0xdbb
  407128:	bl	407138 <ferror@plt+0x46e8>
  40712c:	ldr	x19, [sp, #16]
  407130:	ldp	x29, x30, [sp], #32
  407134:	ret
  407138:	sub	sp, sp, #0x160
  40713c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  407140:	ldr	x8, [x8, #1336]
  407144:	stp	x29, x30, [sp, #256]
  407148:	add	x29, sp, #0x100
  40714c:	stp	x26, x25, [sp, #288]
  407150:	stp	x24, x23, [sp, #304]
  407154:	stp	x22, x21, [sp, #320]
  407158:	stp	x20, x19, [sp, #336]
  40715c:	stp	x1, x2, [x29, #-120]
  407160:	stp	x3, x4, [x29, #-104]
  407164:	stp	x5, x6, [x29, #-88]
  407168:	stur	x7, [x29, #-72]
  40716c:	stp	q0, q1, [sp]
  407170:	stp	q2, q3, [sp, #32]
  407174:	stp	q4, q5, [sp, #64]
  407178:	stp	q6, q7, [sp, #96]
  40717c:	ldr	w8, [x8, #24]
  407180:	str	x28, [sp, #272]
  407184:	cbnz	w8, 407208 <ferror@plt+0x47b8>
  407188:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  40718c:	ldr	x8, [x20, #1872]
  407190:	mov	x19, x0
  407194:	cbnz	x8, 4071a0 <ferror@plt+0x4750>
  407198:	bl	407ea0 <ferror@plt+0x5450>
  40719c:	str	x0, [x20, #1872]
  4071a0:	mov	x22, #0xffffffffffffffc8    	// #-56
  4071a4:	mov	x8, sp
  4071a8:	sub	x9, x29, #0x78
  4071ac:	adrp	x21, 431000 <stdin@@GLIBC_2.17+0x2218>
  4071b0:	movk	x22, #0xff80, lsl #32
  4071b4:	add	x23, x29, #0x60
  4071b8:	add	x24, x8, #0x80
  4071bc:	add	x25, x9, #0x38
  4071c0:	adrp	x26, 431000 <stdin@@GLIBC_2.17+0x2218>
  4071c4:	ldr	x8, [x21, #1864]
  4071c8:	ldr	x0, [x26, #1880]
  4071cc:	ldrh	w9, [x8]
  4071d0:	stp	x24, x22, [x29, #-16]
  4071d4:	stp	x23, x25, [x29, #-32]
  4071d8:	add	x8, x8, x9
  4071dc:	add	x20, x8, #0x2
  4071e0:	bl	407e90 <ferror@plt+0x5440>
  4071e4:	ldp	q0, q1, [x29, #-32]
  4071e8:	sxtw	x1, w0
  4071ec:	sub	x3, x29, #0x40
  4071f0:	mov	x0, x20
  4071f4:	mov	x2, x19
  4071f8:	stp	q0, q1, [x29, #-64]
  4071fc:	bl	402950 <vsnprintf@plt>
  407200:	bl	40840c <ferror@plt+0x59bc>
  407204:	cbnz	w0, 4071c4 <ferror@plt+0x4774>
  407208:	ldp	x20, x19, [sp, #336]
  40720c:	ldp	x22, x21, [sp, #320]
  407210:	ldp	x24, x23, [sp, #304]
  407214:	ldp	x26, x25, [sp, #288]
  407218:	ldr	x28, [sp, #272]
  40721c:	ldp	x29, x30, [sp, #256]
  407220:	add	sp, sp, #0x160
  407224:	ret
  407228:	stp	x29, x30, [sp, #-48]!
  40722c:	mov	w1, #0x7                   	// #7
  407230:	stp	x22, x21, [sp, #16]
  407234:	stp	x20, x19, [sp, #32]
  407238:	mov	x29, sp
  40723c:	mov	x19, x0
  407240:	bl	4084e0 <ferror@plt+0x5a90>
  407244:	ldr	x20, [x19, #96]
  407248:	cbz	x20, 4072a4 <ferror@plt+0x4854>
  40724c:	mov	x0, x20
  407250:	ldrh	w21, [x0], #4
  407254:	bl	4085ac <ferror@plt+0x5b5c>
  407258:	mov	x1, x0
  40725c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407260:	add	x0, x0, #0xdc8
  407264:	bl	407138 <ferror@plt+0x46e8>
  407268:	cmp	w21, #0x85
  40726c:	b.cc	4072a4 <ferror@plt+0x4854>  // b.lo, b.ul, b.last
  407270:	sub	w22, w21, #0x84
  407274:	adrp	x21, 417000 <ferror@plt+0x145b0>
  407278:	add	x20, x20, #0x84
  40727c:	add	x21, x21, #0xdd3
  407280:	mov	x0, x20
  407284:	bl	4085ac <ferror@plt+0x5b5c>
  407288:	mov	x1, x0
  40728c:	mov	x0, x21
  407290:	bl	407138 <ferror@plt+0x46e8>
  407294:	sub	w22, w22, #0x80
  407298:	cmp	w22, #0x0
  40729c:	add	x20, x20, #0x80
  4072a0:	b.gt	407280 <ferror@plt+0x4830>
  4072a4:	ldr	x20, [x19, #104]
  4072a8:	cbz	x20, 407304 <ferror@plt+0x48b4>
  4072ac:	mov	x0, x20
  4072b0:	ldrh	w21, [x0], #4
  4072b4:	bl	4085ac <ferror@plt+0x5b5c>
  4072b8:	mov	x1, x0
  4072bc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4072c0:	add	x0, x0, #0xdd7
  4072c4:	bl	407138 <ferror@plt+0x46e8>
  4072c8:	cmp	w21, #0x85
  4072cc:	b.cc	407304 <ferror@plt+0x48b4>  // b.lo, b.ul, b.last
  4072d0:	sub	w22, w21, #0x84
  4072d4:	adrp	x21, 417000 <ferror@plt+0x145b0>
  4072d8:	add	x20, x20, #0x84
  4072dc:	add	x21, x21, #0xdd3
  4072e0:	mov	x0, x20
  4072e4:	bl	4085ac <ferror@plt+0x5b5c>
  4072e8:	mov	x1, x0
  4072ec:	mov	x0, x21
  4072f0:	bl	407138 <ferror@plt+0x46e8>
  4072f4:	sub	w22, w22, #0x80
  4072f8:	cmp	w22, #0x0
  4072fc:	add	x20, x20, #0x80
  407300:	b.gt	4072e0 <ferror@plt+0x4890>
  407304:	ldr	x8, [x19, #16]
  407308:	cbz	x8, 407358 <ferror@plt+0x4908>
  40730c:	ldrh	w21, [x8]
  407310:	sub	x20, x21, #0x4
  407314:	cmp	x20, #0x16f
  407318:	b.hi	40734c <ferror@plt+0x48fc>  // b.pmore
  40731c:	sub	x19, sp, #0x170
  407320:	mov	sp, x19
  407324:	add	x1, x8, #0x4
  407328:	mov	x0, x19
  40732c:	mov	x2, x20
  407330:	bl	402330 <memcpy@plt>
  407334:	mov	w8, #0x174                 	// #372
  407338:	add	x0, x19, x20
  40733c:	sub	x2, x8, x21
  407340:	mov	w1, wzr
  407344:	bl	4025b0 <memset@plt>
  407348:	b	407350 <ferror@plt+0x4900>
  40734c:	add	x19, x8, #0x4
  407350:	mov	x0, x19
  407354:	bl	408600 <ferror@plt+0x5bb0>
  407358:	mov	sp, x29
  40735c:	ldp	x20, x19, [sp, #32]
  407360:	ldp	x22, x21, [sp, #16]
  407364:	ldp	x29, x30, [sp], #48
  407368:	ret
  40736c:	str	d8, [sp, #-80]!
  407370:	stp	x29, x30, [sp, #8]
  407374:	str	x28, [sp, #24]
  407378:	stp	x24, x23, [sp, #32]
  40737c:	stp	x22, x21, [sp, #48]
  407380:	stp	x20, x19, [sp, #64]
  407384:	mov	x29, sp
  407388:	sub	sp, sp, #0x3f0
  40738c:	mov	x19, sp
  407390:	mov	x20, x1
  407394:	mov	x21, x0
  407398:	add	x0, x19, #0x48
  40739c:	mov	w2, #0x3a8                 	// #936
  4073a0:	mov	w1, wzr
  4073a4:	bl	4025b0 <memset@plt>
  4073a8:	ldrb	w8, [x21, #1]
  4073ac:	mov	w1, #0x7                   	// #7
  4073b0:	mov	x0, x20
  4073b4:	str	w8, [x19, #624]
  4073b8:	bl	4084e0 <ferror@plt+0x5a90>
  4073bc:	ldr	x8, [x20, #16]
  4073c0:	cbz	x8, 4077ac <ferror@plt+0x4d5c>
  4073c4:	ldrh	w23, [x8]
  4073c8:	sub	x22, x23, #0x4
  4073cc:	cmp	x22, #0xe7
  4073d0:	b.hi	407404 <ferror@plt+0x49b4>  // b.pmore
  4073d4:	sub	x21, sp, #0xf0
  4073d8:	mov	sp, x21
  4073dc:	add	x1, x8, #0x4
  4073e0:	mov	x0, x21
  4073e4:	mov	x2, x22
  4073e8:	bl	402330 <memcpy@plt>
  4073ec:	mov	w8, #0xec                  	// #236
  4073f0:	add	x0, x21, x22
  4073f4:	sub	x2, x8, x23
  4073f8:	mov	w1, wzr
  4073fc:	bl	4025b0 <memset@plt>
  407400:	b	407408 <ferror@plt+0x49b8>
  407404:	add	x21, x8, #0x4
  407408:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40740c:	ldrb	w8, [x8, #3632]
  407410:	cmp	w8, #0x1
  407414:	b.ne	407444 <ferror@plt+0x49f4>  // b.any
  407418:	ldrb	w8, [x21, #5]
  40741c:	and	w9, w8, #0x1
  407420:	ubfx	w10, w8, #1, #1
  407424:	ubfx	w11, w8, #3, #1
  407428:	ubfx	w12, w8, #4, #1
  40742c:	ubfx	w8, w8, #5, #1
  407430:	strb	w9, [x19, #984]
  407434:	strb	w10, [x19, #985]
  407438:	strb	w11, [x19, #986]
  40743c:	strb	w12, [x19, #987]
  407440:	strb	w8, [x19, #988]
  407444:	ldr	x0, [x20, #32]
  407448:	cbz	x0, 407468 <ferror@plt+0x4a18>
  40744c:	add	x8, x19, #0x48
  407450:	add	x22, x8, #0x274
  407454:	bl	4087f4 <ferror@plt+0x5da4>
  407458:	mov	x1, x0
  40745c:	mov	w2, #0xf                   	// #15
  407460:	mov	x0, x22
  407464:	bl	402960 <strncpy@plt>
  407468:	ldrb	w8, [x21, #5]
  40746c:	tbz	w8, #2, 407490 <ferror@plt+0x4a40>
  407470:	mov	w8, #0x1                   	// #1
  407474:	strb	w8, [x19, #989]
  407478:	ldrh	w8, [x21, #6]
  40747c:	and	w8, w8, #0xf
  407480:	str	w8, [x19, #776]
  407484:	ldrh	w8, [x21, #6]
  407488:	ubfx	w8, w8, #4, #4
  40748c:	str	w8, [x19, #780]
  407490:	ldr	w8, [x21, #8]
  407494:	cbz	w8, 4074c0 <ferror@plt+0x4a70>
  407498:	mov	w9, #0xc6c0                	// #50880
  40749c:	movk	w9, #0x2d, lsl #16
  4074a0:	cmp	w8, w9
  4074a4:	b.eq	4074c0 <ferror@plt+0x4a70>  // b.none
  4074a8:	mov	x9, #0x400000000000        	// #70368744177664
  4074ac:	movk	x9, #0x408f, lsl #48
  4074b0:	ucvtf	d0, w8
  4074b4:	fmov	d1, x9
  4074b8:	fdiv	d0, d0, d1
  4074bc:	str	d0, [x19, #720]
  4074c0:	ldrb	w8, [x21, #4]
  4074c4:	mov	w9, #0xfffe                	// #65534
  4074c8:	str	w8, [x19, #760]
  4074cc:	ldr	s0, [x21, #68]
  4074d0:	mov	x8, #0x400000000000        	// #70368744177664
  4074d4:	movk	x8, #0x408f, lsl #48
  4074d8:	ucvtf	d8, d0
  4074dc:	fmov	d0, x8
  4074e0:	fdiv	d1, d8, d0
  4074e4:	str	d1, [x19, #736]
  4074e8:	ldr	s1, [x21, #72]
  4074ec:	ucvtf	d1, d1
  4074f0:	fdiv	d1, d1, d0
  4074f4:	str	d1, [x19, #744]
  4074f8:	ldr	s1, [x21, #12]
  4074fc:	ucvtf	d1, d1
  407500:	fdiv	d1, d1, d0
  407504:	str	d1, [x19, #728]
  407508:	ldr	w8, [x21, #16]
  40750c:	str	w8, [x19, #784]
  407510:	ldr	w8, [x21, #20]
  407514:	str	w8, [x19, #788]
  407518:	ldr	w8, [x21, #84]
  40751c:	str	w8, [x19, #792]
  407520:	ldr	w8, [x21, #96]
  407524:	str	w8, [x19, #936]
  407528:	ldr	s1, [x21, #92]
  40752c:	ucvtf	d1, d1
  407530:	fdiv	d0, d1, d0
  407534:	str	d0, [x19, #920]
  407538:	ldr	w8, [x21, #44]
  40753c:	str	w8, [x19, #804]
  407540:	ldr	w8, [x21, #52]
  407544:	str	w8, [x19, #808]
  407548:	ldr	w8, [x21, #56]
  40754c:	str	w8, [x19, #812]
  407550:	ldr	w8, [x21, #24]
  407554:	str	w8, [x19, #872]
  407558:	ldr	w8, [x21, #36]
  40755c:	str	w8, [x19, #876]
  407560:	ldr	w8, [x21, #100]
  407564:	str	w8, [x19, #880]
  407568:	ldr	w8, [x21, #32]
  40756c:	str	w8, [x19, #884]
  407570:	ldr	w8, [x21, #28]
  407574:	str	w8, [x19, #888]
  407578:	ldr	w8, [x21, #40]
  40757c:	str	w8, [x19, #892]
  407580:	ldr	w8, [x21, #88]
  407584:	str	w8, [x19, #896]
  407588:	ldr	w8, [x21, #64]
  40758c:	str	w8, [x19, #940]
  407590:	ldr	w8, [x21, #80]
  407594:	str	w8, [x19, #800]
  407598:	ldr	w8, [x21, #60]
  40759c:	str	w8, [x19, #796]
  4075a0:	ldr	w8, [x21, #76]
  4075a4:	cmp	w8, w9
  4075a8:	b.hi	4075b0 <ferror@plt+0x4b60>  // b.pmore
  4075ac:	str	w8, [x19, #756]
  4075b0:	ldr	x8, [x20, #24]
  4075b4:	cbz	x8, 4075d8 <ferror@plt+0x4b88>
  4075b8:	ldr	w9, [x8, #4]
  4075bc:	cbz	w9, 4075d8 <ferror@plt+0x4b88>
  4075c0:	ldr	w8, [x8, #12]
  4075c4:	cbz	w8, 4075d8 <ferror@plt+0x4b88>
  4075c8:	mov	w9, #0x7fffffff            	// #2147483647
  4075cc:	cmp	w8, w9
  4075d0:	b.eq	4075d8 <ferror@plt+0x4b88>  // b.none
  4075d4:	ucvtf	d8, w8
  4075d8:	ldr	x8, [x20, #72]
  4075dc:	cbz	x8, 407620 <ferror@plt+0x4bd0>
  4075e0:	mov	w0, #0x14                  	// #20
  4075e4:	bl	402530 <malloc@plt>
  4075e8:	ldr	x8, [x20, #72]
  4075ec:	ldrh	w9, [x8, #4]
  4075f0:	cmp	w9, #0x0
  4075f4:	cset	w9, ne  // ne = any
  4075f8:	strb	w9, [x0, #16]
  4075fc:	ldrh	w9, [x8, #6]
  407600:	str	w9, [x0]
  407604:	ldr	w9, [x8, #8]
  407608:	str	w9, [x0, #4]
  40760c:	ldr	w9, [x8, #12]
  407610:	str	w9, [x0, #8]
  407614:	ldr	w8, [x8, #16]
  407618:	str	x0, [x19, #992]
  40761c:	str	w8, [x0, #12]
  407620:	ldr	x22, [x20, #128]
  407624:	cbz	x22, 407658 <ferror@plt+0x4c08>
  407628:	ldrh	w23, [x22]
  40762c:	mov	w0, #0x1                   	// #1
  407630:	mov	w1, #0x14                  	// #20
  407634:	bl	4025e0 <calloc@plt>
  407638:	str	x0, [x19, #1000]
  40763c:	cbz	x0, 407658 <ferror@plt+0x4c08>
  407640:	sub	x8, x23, #0x4
  407644:	mov	w9, #0x14                  	// #20
  407648:	cmp	x8, #0x14
  40764c:	csel	x2, x8, x9, cc  // cc = lo, ul, last
  407650:	add	x1, x22, #0x4
  407654:	bl	402330 <memcpy@plt>
  407658:	fcmp	d8, #0.0
  40765c:	b.le	407694 <ferror@plt+0x4c44>
  407660:	ldr	w8, [x21, #16]
  407664:	cbz	w8, 407694 <ferror@plt+0x4c44>
  407668:	ldr	w9, [x21, #80]
  40766c:	cbz	w9, 407694 <ferror@plt+0x4c44>
  407670:	ucvtf	d1, w8
  407674:	mov	x8, #0x848000000000        	// #145685290680320
  407678:	ucvtf	d0, w9
  40767c:	movk	x8, #0x415e, lsl #48
  407680:	fmul	d0, d1, d0
  407684:	fmov	d1, x8
  407688:	fmul	d0, d0, d1
  40768c:	fdiv	d0, d0, d8
  407690:	str	d0, [x19, #768]
  407694:	ldr	x8, [x21, #104]
  407698:	fmov	d0, #8.000000000000000000e+00
  40769c:	add	x9, x8, #0x1
  4076a0:	cmp	x9, #0x2
  4076a4:	b.cc	4076d0 <ferror@plt+0x4c80>  // b.lo, b.ul, b.last
  4076a8:	ucvtf	d1, x8
  4076ac:	fmul	d1, d1, d0
  4076b0:	str	d1, [x19, #816]
  4076b4:	ldr	x8, [x21, #112]
  4076b8:	add	x9, x8, #0x1
  4076bc:	cmp	x9, #0x2
  4076c0:	b.cc	4076d0 <ferror@plt+0x4c80>  // b.lo, b.ul, b.last
  4076c4:	ucvtf	d1, x8
  4076c8:	fmul	d1, d1, d0
  4076cc:	str	d1, [x19, #824]
  4076d0:	ldr	x8, [x21, #120]
  4076d4:	str	x8, [x19, #840]
  4076d8:	ldr	x8, [x21, #128]
  4076dc:	str	x8, [x19, #848]
  4076e0:	ldr	w8, [x21, #136]
  4076e4:	str	w8, [x19, #856]
  4076e8:	ldr	w8, [x21, #140]
  4076ec:	str	w8, [x19, #860]
  4076f0:	ldr	w8, [x21, #156]
  4076f4:	str	w8, [x19, #864]
  4076f8:	ldr	w8, [x21, #152]
  4076fc:	str	w8, [x19, #868]
  407700:	ldr	w8, [x21, #144]
  407704:	str	w8, [x19, #900]
  407708:	ldr	w8, [x21, #148]
  40770c:	add	w9, w8, #0x1
  407710:	cmp	w9, #0x2
  407714:	b.cc	407730 <ferror@plt+0x4ce0>  // b.lo, b.ul, b.last
  407718:	mov	x9, #0x400000000000        	// #70368744177664
  40771c:	movk	x9, #0x408f, lsl #48
  407720:	ucvtf	d1, w8
  407724:	fmov	d2, x9
  407728:	fdiv	d1, d1, d2
  40772c:	str	d1, [x19, #928]
  407730:	ldr	d1, [x21, #160]
  407734:	add	x0, x19, #0x48
  407738:	ucvtf	d1, d1
  40773c:	fmul	d0, d1, d0
  407740:	str	d0, [x19, #832]
  407744:	ldrb	w8, [x21, #7]
  407748:	and	w8, w8, #0x1
  40774c:	strb	w8, [x19, #990]
  407750:	ldr	x8, [x21, #168]
  407754:	str	x8, [x19, #944]
  407758:	ldr	x8, [x21, #176]
  40775c:	str	x8, [x19, #952]
  407760:	ldr	x8, [x21, #184]
  407764:	str	x8, [x19, #960]
  407768:	ldr	w8, [x21, #192]
  40776c:	str	w8, [x19, #904]
  407770:	ldr	w8, [x21, #196]
  407774:	str	w8, [x19, #908]
  407778:	ldr	w8, [x21, #216]
  40777c:	str	w8, [x19, #912]
  407780:	ldr	w8, [x21, #220]
  407784:	str	w8, [x19, #916]
  407788:	ldr	x8, [x21, #200]
  40778c:	str	x8, [x19, #968]
  407790:	ldr	x8, [x21, #208]
  407794:	str	x8, [x19, #976]
  407798:	bl	4087fc <ferror@plt+0x5dac>
  40779c:	ldr	x0, [x19, #992]
  4077a0:	bl	4027a0 <free@plt>
  4077a4:	ldr	x0, [x19, #1000]
  4077a8:	bl	4027a0 <free@plt>
  4077ac:	ldr	x22, [x20, #144]
  4077b0:	cbz	x22, 40780c <ferror@plt+0x4dbc>
  4077b4:	mov	x21, x22
  4077b8:	ldrh	w23, [x21], #4
  4077bc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4077c0:	add	x0, x0, #0xf35
  4077c4:	bl	407138 <ferror@plt+0x46e8>
  4077c8:	mov	x0, x21
  4077cc:	bl	408e20 <ferror@plt+0x63d0>
  4077d0:	cmp	w23, #0x69
  4077d4:	b.cc	40780c <ferror@plt+0x4dbc>  // b.lo, b.ul, b.last
  4077d8:	adrp	x21, 418000 <ferror@plt+0x155b0>
  4077dc:	sub	w23, w23, #0x68
  4077e0:	add	x22, x22, #0x68
  4077e4:	add	x21, x21, #0x298
  4077e8:	mov	x0, x21
  4077ec:	bl	407138 <ferror@plt+0x46e8>
  4077f0:	mov	x0, x22
  4077f4:	add	x24, x22, #0x64
  4077f8:	bl	408e20 <ferror@plt+0x63d0>
  4077fc:	sub	w23, w23, #0x64
  407800:	cmp	w23, #0x0
  407804:	mov	x22, x24
  407808:	b.gt	4077e8 <ferror@plt+0x4d98>
  40780c:	ldr	x2, [x20, #152]
  407810:	cbz	x2, 4078a4 <ferror@plt+0x4e54>
  407814:	stp	xzr, xzr, [x19, #48]
  407818:	str	xzr, [x19, #64]
  40781c:	ldrh	w8, [x2], #4
  407820:	add	x0, x19, #0x30
  407824:	mov	w1, #0x2                   	// #2
  407828:	sub	w3, w8, #0x4
  40782c:	bl	4149a0 <ferror@plt+0x11f50>
  407830:	ldr	x0, [x19, #56]
  407834:	cbz	x0, 40784c <ferror@plt+0x4dfc>
  407838:	bl	4087f4 <ferror@plt+0x5da4>
  40783c:	mov	x1, x0
  407840:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407844:	add	x0, x0, #0xf3f
  407848:	bl	407138 <ferror@plt+0x46e8>
  40784c:	ldr	x2, [x19, #64]
  407850:	cbz	x2, 4078a4 <ferror@plt+0x4e54>
  407854:	movi	v0.2d, #0x0
  407858:	str	xzr, [x19, #32]
  40785c:	stp	q0, q0, [x19]
  407860:	ldrh	w8, [x2], #4
  407864:	add	x0, x19, #0x0
  407868:	mov	w1, #0x4                   	// #4
  40786c:	sub	w3, w8, #0x4
  407870:	bl	4149a0 <ferror@plt+0x11f50>
  407874:	ldr	x0, [x19, #8]
  407878:	bl	408e80 <ferror@plt+0x6430>
  40787c:	ldr	x0, [x19, #16]
  407880:	bl	408edc <ferror@plt+0x648c>
  407884:	ldr	x1, [x19, #32]
  407888:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40788c:	add	x0, x0, #0xf4b
  407890:	bl	408f20 <ferror@plt+0x64d0>
  407894:	ldr	x1, [x19, #24]
  407898:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40789c:	add	x0, x0, #0xf52
  4078a0:	bl	408f20 <ferror@plt+0x64d0>
  4078a4:	mov	sp, x29
  4078a8:	ldp	x20, x19, [sp, #64]
  4078ac:	ldp	x22, x21, [sp, #48]
  4078b0:	ldp	x24, x23, [sp, #32]
  4078b4:	ldr	x28, [sp, #24]
  4078b8:	ldp	x29, x30, [sp, #8]
  4078bc:	ldr	d8, [sp], #80
  4078c0:	ret
  4078c4:	stp	x29, x30, [sp, #-48]!
  4078c8:	stp	x20, x19, [sp, #32]
  4078cc:	ldrh	w8, [x0, #22]
  4078d0:	mov	x19, x0
  4078d4:	str	x21, [sp, #16]
  4078d8:	mov	x29, sp
  4078dc:	sub	w8, w8, #0x1
  4078e0:	cmp	w8, #0x2b
  4078e4:	b.hi	407928 <ferror@plt+0x4ed8>  // b.pmore
  4078e8:	adrp	x9, 415000 <ferror@plt+0x125b0>
  4078ec:	add	x9, x9, #0x164
  4078f0:	adr	x10, 407908 <ferror@plt+0x4eb8>
  4078f4:	ldrb	w11, [x9, x8]
  4078f8:	add	x10, x10, x11, lsl #2
  4078fc:	adrp	x20, 419000 <ferror@plt+0x165b0>
  407900:	add	x20, x20, #0x331
  407904:	br	x10
  407908:	ldr	w0, [x19, #8]
  40790c:	bl	407bd4 <ferror@plt+0x5184>
  407910:	mov	x20, x0
  407914:	b	40797c <ferror@plt+0x4f2c>
  407918:	ldr	w0, [x19, #8]
  40791c:	bl	407ba8 <ferror@plt+0x5158>
  407920:	mov	x20, x0
  407924:	b	40797c <ferror@plt+0x4f2c>
  407928:	adrp	x20, 417000 <ferror@plt+0x145b0>
  40792c:	add	x20, x20, #0xc26
  407930:	b	40797c <ferror@plt+0x4f2c>
  407934:	ldr	w8, [x19, #8]
  407938:	adrp	x9, 417000 <ferror@plt+0x145b0>
  40793c:	adrp	x10, 417000 <ferror@plt+0x145b0>
  407940:	add	x9, x9, #0x873
  407944:	add	x10, x10, #0x860
  407948:	cmp	w8, #0x3
  40794c:	csel	x20, x10, x9, eq  // eq = none
  407950:	b	40797c <ferror@plt+0x4f2c>
  407954:	ldr	w0, [x19, #8]
  407958:	bl	407c58 <ferror@plt+0x5208>
  40795c:	mov	x20, x0
  407960:	b	40797c <ferror@plt+0x4f2c>
  407964:	ldr	w0, [x19, #8]
  407968:	bl	407c80 <ferror@plt+0x5230>
  40796c:	mov	x20, x0
  407970:	b	40797c <ferror@plt+0x4f2c>
  407974:	adrp	x20, 416000 <ferror@plt+0x135b0>
  407978:	add	x20, x20, #0xa42
  40797c:	mov	x0, x19
  407980:	mov	x1, x20
  407984:	bl	407cac <ferror@plt+0x525c>
  407988:	tbz	w0, #0, 4079b0 <ferror@plt+0x4f60>
  40798c:	mov	w0, #0x1                   	// #1
  407990:	bl	407d00 <ferror@plt+0x52b0>
  407994:	ldrsw	x8, [x19, #552]
  407998:	adrp	x9, 416000 <ferror@plt+0x135b0>
  40799c:	add	x9, x9, #0x878
  4079a0:	adrp	x21, 417000 <ferror@plt+0x145b0>
  4079a4:	add	x8, x9, x8, lsl #3
  4079a8:	add	x21, x21, #0xc2e
  4079ac:	b	4079e4 <ferror@plt+0x4f94>
  4079b0:	mov	w0, wzr
  4079b4:	bl	407d00 <ferror@plt+0x52b0>
  4079b8:	adrp	x21, 417000 <ferror@plt+0x145b0>
  4079bc:	add	x21, x21, #0xc31
  4079c0:	mov	x0, x21
  4079c4:	mov	x1, x20
  4079c8:	bl	407138 <ferror@plt+0x46e8>
  4079cc:	mov	w0, #0x1                   	// #1
  4079d0:	bl	407d00 <ferror@plt+0x52b0>
  4079d4:	ldrsw	x8, [x19, #552]
  4079d8:	adrp	x9, 416000 <ferror@plt+0x135b0>
  4079dc:	add	x9, x9, #0x818
  4079e0:	add	x8, x9, x8, lsl #3
  4079e4:	ldr	x1, [x8]
  4079e8:	mov	x0, x21
  4079ec:	bl	407138 <ferror@plt+0x46e8>
  4079f0:	mov	w0, #0x2                   	// #2
  4079f4:	bl	407d00 <ferror@plt+0x52b0>
  4079f8:	ldr	w1, [x19, #556]
  4079fc:	adrp	x20, 417000 <ferror@plt+0x145b0>
  407a00:	add	x20, x20, #0xc34
  407a04:	mov	x0, x20
  407a08:	bl	407138 <ferror@plt+0x46e8>
  407a0c:	mov	w0, #0x3                   	// #3
  407a10:	bl	407d00 <ferror@plt+0x52b0>
  407a14:	ldr	w1, [x19, #560]
  407a18:	mov	x0, x20
  407a1c:	bl	407138 <ferror@plt+0x46e8>
  407a20:	mov	w0, #0x4                   	// #4
  407a24:	bl	407d00 <ferror@plt+0x52b0>
  407a28:	ldp	x20, x19, [sp, #32]
  407a2c:	ldr	x21, [sp, #16]
  407a30:	ldp	x29, x30, [sp], #48
  407a34:	ret
  407a38:	stp	x29, x30, [sp, #-48]!
  407a3c:	stp	x28, x21, [sp, #16]
  407a40:	stp	x20, x19, [sp, #32]
  407a44:	mov	x29, sp
  407a48:	sub	sp, sp, #0x400
  407a4c:	mov	x8, x0
  407a50:	ldrh	w0, [x0, #6]
  407a54:	mov	w20, w2
  407a58:	mov	w19, w1
  407a5c:	cmp	w0, #0x2
  407a60:	b.ne	407a7c <ferror@plt+0x502c>  // b.any
  407a64:	add	x2, x8, #0x8
  407a68:	mov	w1, #0x4                   	// #4
  407a6c:	bl	40db28 <ferror@plt+0xb0d8>
  407a70:	mov	x21, x0
  407a74:	cbnz	w20, 407adc <ferror@plt+0x508c>
  407a78:	b	407afc <ferror@plt+0x50ac>
  407a7c:	tbnz	w3, #0, 407aa0 <ferror@plt+0x5050>
  407a80:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  407a84:	add	x9, x9, #0x9d8
  407a88:	ldp	x10, x11, [x8, #8]
  407a8c:	ldp	x12, x9, [x9]
  407a90:	eor	x10, x10, x12
  407a94:	eor	x9, x11, x9
  407a98:	orr	x9, x10, x9
  407a9c:	cbz	x9, 407aec <ferror@plt+0x509c>
  407aa0:	add	x2, x8, #0x8
  407aa4:	mov	w1, #0x10                  	// #16
  407aa8:	bl	40db28 <ferror@plt+0xb0d8>
  407aac:	mov	w1, #0x3a                  	// #58
  407ab0:	mov	x21, x0
  407ab4:	bl	4027f0 <strchr@plt>
  407ab8:	cbz	x0, 407ad8 <ferror@plt+0x5088>
  407abc:	adrp	x2, 417000 <ferror@plt+0x145b0>
  407ac0:	add	x2, x2, #0xcb6
  407ac4:	mov	x0, sp
  407ac8:	mov	w1, #0x400                 	// #1024
  407acc:	mov	x3, x21
  407ad0:	bl	4024c0 <snprintf@plt>
  407ad4:	mov	x21, sp
  407ad8:	cbz	w20, 407afc <ferror@plt+0x50ac>
  407adc:	mov	w0, w20
  407ae0:	bl	4100ac <ferror@plt+0xd65c>
  407ae4:	mov	x20, x0
  407ae8:	b	407b00 <ferror@plt+0x50b0>
  407aec:	mov	w8, #0x2a                  	// #42
  407af0:	mov	x21, sp
  407af4:	strh	w8, [sp]
  407af8:	cbnz	w20, 407adc <ferror@plt+0x508c>
  407afc:	mov	x20, xzr
  407b00:	mov	w0, w19
  407b04:	bl	407f58 <ferror@plt+0x5508>
  407b08:	adrp	x1, 417000 <ferror@plt+0x145b0>
  407b0c:	mov	x2, x0
  407b10:	add	x1, x1, #0xa08
  407b14:	mov	x0, x21
  407b18:	mov	x3, x20
  407b1c:	bl	407ef0 <ferror@plt+0x54a0>
  407b20:	add	sp, sp, #0x400
  407b24:	ldp	x20, x19, [sp, #32]
  407b28:	ldp	x28, x21, [sp, #16]
  407b2c:	ldp	x29, x30, [sp], #48
  407b30:	ret
  407b34:	stp	x29, x30, [sp, #-32]!
  407b38:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  407b3c:	ldr	w8, [x8, #3660]
  407b40:	str	x19, [sp, #16]
  407b44:	mov	x29, sp
  407b48:	cbz	w8, 407b5c <ferror@plt+0x510c>
  407b4c:	ldr	w0, [x0, #564]
  407b50:	add	x1, x29, #0x18
  407b54:	mov	w2, #0x1                   	// #1
  407b58:	b	407b74 <ferror@plt+0x5124>
  407b5c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  407b60:	ldr	w8, [x8, #3644]
  407b64:	cbz	w8, 407b9c <ferror@plt+0x514c>
  407b68:	ldr	w0, [x0, #564]
  407b6c:	add	x1, x29, #0x18
  407b70:	mov	w2, wzr
  407b74:	bl	408144 <ferror@plt+0x56f4>
  407b78:	cmp	w0, #0x1
  407b7c:	b.lt	407b9c <ferror@plt+0x514c>  // b.tstop
  407b80:	ldr	x19, [x29, #24]
  407b84:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407b88:	add	x0, x0, #0xcc4
  407b8c:	mov	x1, x19
  407b90:	bl	407138 <ferror@plt+0x46e8>
  407b94:	mov	x0, x19
  407b98:	bl	4027a0 <free@plt>
  407b9c:	ldr	x19, [sp, #16]
  407ba0:	ldp	x29, x30, [sp], #32
  407ba4:	ret
  407ba8:	adrp	x8, 417000 <ferror@plt+0x145b0>
  407bac:	adrp	x9, 417000 <ferror@plt+0x145b0>
  407bb0:	add	x8, x8, #0x83a
  407bb4:	add	x9, x9, #0x84f
  407bb8:	cmp	w0, #0x5
  407bbc:	adrp	x10, 417000 <ferror@plt+0x145b0>
  407bc0:	add	x10, x10, #0x829
  407bc4:	csel	x8, x9, x8, eq  // eq = none
  407bc8:	cmp	w0, #0x1
  407bcc:	csel	x0, x10, x8, eq  // eq = none
  407bd0:	ret
  407bd4:	cmp	w0, #0x21
  407bd8:	b.hi	407c0c <ferror@plt+0x51bc>  // b.pmore
  407bdc:	adrp	x9, 415000 <ferror@plt+0x125b0>
  407be0:	mov	w8, w0
  407be4:	add	x9, x9, #0x190
  407be8:	adr	x10, 407c00 <ferror@plt+0x51b0>
  407bec:	ldrb	w11, [x9, x8]
  407bf0:	add	x10, x10, x11, lsl #2
  407bf4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  407bf8:	add	x0, x0, #0x633
  407bfc:	br	x10
  407c00:	adrp	x0, 418000 <ferror@plt+0x155b0>
  407c04:	add	x0, x0, #0x6dd
  407c08:	ret
  407c0c:	cmp	w0, #0x3a
  407c10:	b.eq	407c4c <ferror@plt+0x51fc>  // b.none
  407c14:	cmp	w0, #0x84
  407c18:	b.ne	407c28 <ferror@plt+0x51d8>  // b.any
  407c1c:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407c20:	add	x0, x0, #0xc07
  407c24:	ret
  407c28:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407c2c:	add	x0, x0, #0xc3f
  407c30:	ret
  407c34:	adrp	x0, 418000 <ferror@plt+0x155b0>
  407c38:	add	x0, x0, #0x6b1
  407c3c:	ret
  407c40:	adrp	x0, 416000 <ferror@plt+0x135b0>
  407c44:	add	x0, x0, #0xc02
  407c48:	ret
  407c4c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407c50:	add	x0, x0, #0xc39
  407c54:	ret
  407c58:	sub	w8, w0, #0x1
  407c5c:	cmp	w8, #0x4
  407c60:	b.hi	407c74 <ferror@plt+0x5224>  // b.pmore
  407c64:	adrp	x9, 416000 <ferror@plt+0x135b0>
  407c68:	add	x9, x9, #0x930
  407c6c:	ldr	x0, [x9, w8, sxtw #3]
  407c70:	ret
  407c74:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407c78:	add	x0, x0, #0xc3f
  407c7c:	ret
  407c80:	adrp	x8, 417000 <ferror@plt+0x145b0>
  407c84:	adrp	x9, 417000 <ferror@plt+0x145b0>
  407c88:	add	x8, x8, #0xc3f
  407c8c:	add	x9, x9, #0x898
  407c90:	cmp	w0, #0x2
  407c94:	adrp	x10, 417000 <ferror@plt+0x145b0>
  407c98:	add	x10, x10, #0x886
  407c9c:	csel	x8, x9, x8, eq  // eq = none
  407ca0:	cmp	w0, #0x1
  407ca4:	csel	x0, x10, x8, eq  // eq = none
  407ca8:	ret
  407cac:	stp	x29, x30, [sp, #-32]!
  407cb0:	mov	x8, x1
  407cb4:	adrp	x1, 416000 <ferror@plt+0x135b0>
  407cb8:	str	x19, [sp, #16]
  407cbc:	mov	x19, x0
  407cc0:	add	x1, x1, #0xc07
  407cc4:	mov	x0, x8
  407cc8:	mov	x29, sp
  407ccc:	bl	402720 <strcmp@plt>
  407cd0:	cbz	w0, 407cdc <ferror@plt+0x528c>
  407cd4:	mov	w0, wzr
  407cd8:	b	407cf4 <ferror@plt+0x52a4>
  407cdc:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  407ce0:	ldr	w8, [x8, #1648]
  407ce4:	cbz	w8, 407cd4 <ferror@plt+0x5284>
  407ce8:	ldr	w9, [x19, #564]
  407cec:	cmp	w8, w9
  407cf0:	cset	w0, eq  // eq = none
  407cf4:	ldr	x19, [sp, #16]
  407cf8:	ldp	x29, x30, [sp], #32
  407cfc:	ret
  407d00:	stp	x29, x30, [sp, #-48]!
  407d04:	stp	x20, x19, [sp, #32]
  407d08:	adrp	x19, 42b000 <memcpy@GLIBC_2.17>
  407d0c:	ldr	x8, [x19, #1336]
  407d10:	stp	x22, x21, [sp, #16]
  407d14:	adrp	x21, 42b000 <memcpy@GLIBC_2.17>
  407d18:	add	x21, x21, #0x3a8
  407d1c:	sub	x8, x8, x21
  407d20:	mov	x22, #0xcccccccccccccccc    	// #-3689348814741910324
  407d24:	mov	x29, sp
  407d28:	mov	w20, w0
  407d2c:	asr	x8, x8, #3
  407d30:	movk	x22, #0xcccd
  407d34:	mul	x8, x8, x22
  407d38:	cmp	x8, x20
  407d3c:	b.eq	407d54 <ferror@plt+0x5304>  // b.none
  407d40:	bl	407d64 <ferror@plt+0x5314>
  407d44:	ldr	x8, [x19, #1336]
  407d48:	sub	x8, x8, x21
  407d4c:	asr	x8, x8, #3
  407d50:	b	407d34 <ferror@plt+0x52e4>
  407d54:	ldp	x20, x19, [sp, #32]
  407d58:	ldp	x22, x21, [sp, #16]
  407d5c:	ldp	x29, x30, [sp], #48
  407d60:	ret
  407d64:	stp	x29, x30, [sp, #-32]!
  407d68:	stp	x20, x19, [sp, #16]
  407d6c:	adrp	x20, 42b000 <memcpy@GLIBC_2.17>
  407d70:	ldr	x19, [x20, #1336]
  407d74:	mov	x29, sp
  407d78:	mov	x0, x19
  407d7c:	bl	407dd4 <ferror@plt+0x5384>
  407d80:	cbz	w0, 407d9c <ferror@plt+0x534c>
  407d84:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  407d88:	ldr	w8, [x8, #1888]
  407d8c:	cmp	w8, #0x5
  407d90:	b.lt	407d9c <ferror@plt+0x534c>  // b.tstop
  407d94:	bl	405684 <ferror@plt+0x2c34>
  407d98:	b	407dc8 <ferror@plt+0x5378>
  407d9c:	mov	x0, x19
  407da0:	bl	407dec <ferror@plt+0x539c>
  407da4:	ldr	x19, [x20, #1336]
  407da8:	mov	x0, x19
  407dac:	bl	407dd4 <ferror@plt+0x5384>
  407db0:	cbz	w0, 407dc0 <ferror@plt+0x5370>
  407db4:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  407db8:	add	x8, x8, #0x3a8
  407dbc:	b	407dc4 <ferror@plt+0x5374>
  407dc0:	add	x8, x19, #0x28
  407dc4:	str	x8, [x20, #1336]
  407dc8:	ldp	x20, x19, [sp, #16]
  407dcc:	ldp	x29, x30, [sp], #32
  407dd0:	ret
  407dd4:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  407dd8:	add	x8, x8, #0x3a8
  407ddc:	sub	x8, x0, x8
  407de0:	cmp	x8, #0x168
  407de4:	cset	w0, eq  // eq = none
  407de8:	ret
  407dec:	stp	x29, x30, [sp, #-64]!
  407df0:	stp	x22, x21, [sp, #32]
  407df4:	stp	x20, x19, [sp, #48]
  407df8:	ldr	w8, [x0, #24]
  407dfc:	str	x23, [sp, #16]
  407e00:	mov	x29, sp
  407e04:	cbnz	w8, 407e7c <ferror@plt+0x542c>
  407e08:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  407e0c:	ldr	x21, [x20, #1864]
  407e10:	ldr	w8, [x0, #32]
  407e14:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  407e18:	ldr	x19, [x9, #1880]
  407e1c:	ldrh	w22, [x21]
  407e20:	cmp	w8, w22
  407e24:	and	x23, x22, #0x1
  407e28:	b.ge	407e30 <ferror@plt+0x53e0>  // b.tcont
  407e2c:	str	w22, [x0, #32]
  407e30:	mov	x0, x19
  407e34:	bl	407e90 <ferror@plt+0x5440>
  407e38:	sub	w8, w0, w23
  407e3c:	cmp	w8, #0x1
  407e40:	b.hi	407e5c <ferror@plt+0x540c>  // b.pmore
  407e44:	ldr	x8, [x19, #8]
  407e48:	add	x8, x8, x23
  407e4c:	str	x8, [x19, #8]
  407e50:	bl	407ea0 <ferror@plt+0x5450>
  407e54:	str	x0, [x19]
  407e58:	b	407e7c <ferror@plt+0x542c>
  407e5c:	add	w8, w22, #0x1
  407e60:	and	x8, x8, #0x1fffe
  407e64:	add	x8, x21, x8
  407e68:	add	x9, x8, #0x2
  407e6c:	add	x10, x8, #0x4
  407e70:	str	x9, [x20, #1864]
  407e74:	strh	wzr, [x8, #2]
  407e78:	str	x10, [x19, #8]
  407e7c:	ldp	x20, x19, [sp, #48]
  407e80:	ldp	x22, x21, [sp, #32]
  407e84:	ldr	x23, [sp, #16]
  407e88:	ldp	x29, x30, [sp], #64
  407e8c:	ret
  407e90:	ldr	w8, [x0, #8]
  407e94:	sub	w8, w0, w8
  407e98:	add	w0, w8, #0x100, lsl #12
  407e9c:	ret
  407ea0:	stp	x29, x30, [sp, #-16]!
  407ea4:	mov	w0, #0x100000              	// #1048576
  407ea8:	mov	x29, sp
  407eac:	bl	402530 <malloc@plt>
  407eb0:	cbz	x0, 407eec <ferror@plt+0x549c>
  407eb4:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  407eb8:	adrp	x11, 431000 <stdin@@GLIBC_2.17+0x2218>
  407ebc:	str	x0, [x8, #1880]
  407ec0:	ldr	w8, [x11, #1888]
  407ec4:	add	x9, x0, #0x10
  407ec8:	adrp	x10, 431000 <stdin@@GLIBC_2.17+0x2218>
  407ecc:	str	x9, [x10, #1864]
  407ed0:	add	x9, x0, #0x12
  407ed4:	add	w8, w8, #0x1
  407ed8:	strh	wzr, [x0, #16]
  407edc:	stp	xzr, x9, [x0]
  407ee0:	str	w8, [x11, #1888]
  407ee4:	ldp	x29, x30, [sp], #16
  407ee8:	ret
  407eec:	bl	4026b0 <abort@plt>
  407ef0:	stp	x29, x30, [sp, #-32]!
  407ef4:	str	x19, [sp, #16]
  407ef8:	mov	x19, x2
  407efc:	mov	x8, x1
  407f00:	mov	x1, x0
  407f04:	mov	x29, sp
  407f08:	cbz	x3, 407f24 <ferror@plt+0x54d4>
  407f0c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407f10:	add	x0, x0, #0xcbb
  407f14:	mov	x2, x3
  407f18:	mov	x3, x8
  407f1c:	bl	407138 <ferror@plt+0x46e8>
  407f20:	b	407f34 <ferror@plt+0x54e4>
  407f24:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407f28:	add	x0, x0, #0xcbf
  407f2c:	mov	x2, x8
  407f30:	bl	407138 <ferror@plt+0x46e8>
  407f34:	bl	407d64 <ferror@plt+0x5314>
  407f38:	adrp	x0, 417000 <ferror@plt+0x145b0>
  407f3c:	add	x0, x0, #0xc31
  407f40:	mov	x1, x19
  407f44:	bl	407138 <ferror@plt+0x46e8>
  407f48:	bl	407d64 <ferror@plt+0x5314>
  407f4c:	ldr	x19, [sp, #16]
  407f50:	ldp	x29, x30, [sp], #32
  407f54:	ret
  407f58:	stp	x29, x30, [sp, #-64]!
  407f5c:	str	x23, [sp, #16]
  407f60:	stp	x22, x21, [sp, #32]
  407f64:	stp	x20, x19, [sp, #48]
  407f68:	mov	x29, sp
  407f6c:	cbz	w0, 407fa0 <ferror@plt+0x5550>
  407f70:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  407f74:	ldr	w8, [x8, #1720]
  407f78:	mov	w19, w0
  407f7c:	cbz	w8, 407fc8 <ferror@plt+0x5578>
  407f80:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x218>
  407f84:	add	x20, x20, #0x674
  407f88:	adrp	x1, 418000 <ferror@plt+0x155b0>
  407f8c:	add	x1, x1, #0x5ea
  407f90:	mov	x0, x20
  407f94:	mov	w2, w19
  407f98:	bl	402440 <sprintf@plt>
  407f9c:	b	407fb0 <ferror@plt+0x5560>
  407fa0:	adrp	x20, 42f000 <stdin@@GLIBC_2.17+0x218>
  407fa4:	add	x20, x20, #0x674
  407fa8:	mov	w8, #0x2a                  	// #42
  407fac:	strh	w8, [x20]
  407fb0:	mov	x0, x20
  407fb4:	ldp	x20, x19, [sp, #48]
  407fb8:	ldp	x22, x21, [sp, #32]
  407fbc:	ldr	x23, [sp, #16]
  407fc0:	ldp	x29, x30, [sp], #64
  407fc4:	ret
  407fc8:	adrp	x21, 42f000 <stdin@@GLIBC_2.17+0x218>
  407fcc:	ldr	x8, [x21, #1784]
  407fd0:	adrp	x9, 418000 <ferror@plt+0x155b0>
  407fd4:	add	x9, x9, #0x633
  407fd8:	cmp	x8, x9
  407fdc:	b.eq	408064 <ferror@plt+0x5614>  // b.none
  407fe0:	eor	w9, w19, w8, lsr #2
  407fe4:	adrp	x22, 42f000 <stdin@@GLIBC_2.17+0x218>
  407fe8:	and	w23, w9, #0x3ff
  407fec:	add	x22, x22, #0x700
  407ff0:	ldr	x20, [x22, w23, uxtw #3]
  407ff4:	cbnz	x20, 408040 <ferror@plt+0x55f0>
  407ff8:	mov	w0, #0x20                  	// #32
  407ffc:	bl	402530 <malloc@plt>
  408000:	cbz	x0, 407f80 <ferror@plt+0x5530>
  408004:	mov	x20, x0
  408008:	mov	w0, w19
  40800c:	bl	408080 <ferror@plt+0x5630>
  408010:	str	w19, [x20, #8]
  408014:	cbz	x0, 40801c <ferror@plt+0x55cc>
  408018:	bl	402640 <strdup@plt>
  40801c:	lsl	x9, x23, #3
  408020:	ldr	x8, [x21, #1784]
  408024:	ldr	x10, [x22, x9]
  408028:	str	x20, [x22, x9]
  40802c:	stp	x0, x8, [x20, #16]
  408030:	str	x10, [x20]
  408034:	b	408058 <ferror@plt+0x5608>
  408038:	ldr	x20, [x20]
  40803c:	cbz	x20, 407ff8 <ferror@plt+0x55a8>
  408040:	ldr	w9, [x20, #8]
  408044:	cmp	w9, w19
  408048:	b.ne	408038 <ferror@plt+0x55e8>  // b.any
  40804c:	ldr	x9, [x20, #24]
  408050:	cmp	x9, x8
  408054:	b.ne	408038 <ferror@plt+0x55e8>  // b.any
  408058:	ldr	x20, [x20, #16]
  40805c:	cbnz	x20, 407fb0 <ferror@plt+0x5560>
  408060:	b	407f80 <ferror@plt+0x5530>
  408064:	adrp	x1, 42f000 <stdin@@GLIBC_2.17+0x218>
  408068:	add	x1, x1, #0x674
  40806c:	mov	w2, #0x80                  	// #128
  408070:	mov	w0, w19
  408074:	bl	410bdc <ferror@plt+0xe18c>
  408078:	mov	x20, x0
  40807c:	b	407fb0 <ferror@plt+0x5560>
  408080:	stp	x29, x30, [sp, #-48]!
  408084:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  408088:	ldr	x8, [x8, #3624]
  40808c:	stp	x20, x19, [sp, #32]
  408090:	mov	w19, w0
  408094:	str	x21, [sp, #16]
  408098:	mov	x29, sp
  40809c:	cbz	x8, 4080d4 <ferror@plt+0x5684>
  4080a0:	adrp	x9, 42f000 <stdin@@GLIBC_2.17+0x218>
  4080a4:	ldr	x9, [x9, #1784]
  4080a8:	b	4080b4 <ferror@plt+0x5664>
  4080ac:	ldr	x8, [x8]
  4080b0:	cbz	x8, 4080d4 <ferror@plt+0x5684>
  4080b4:	ldr	w10, [x8, #8]
  4080b8:	cmp	w10, w19
  4080bc:	b.ne	4080ac <ferror@plt+0x565c>  // b.any
  4080c0:	ldr	x10, [x8, #24]
  4080c4:	cmp	x10, x9
  4080c8:	b.ne	4080ac <ferror@plt+0x565c>  // b.any
  4080cc:	ldr	x0, [x8, #16]
  4080d0:	b	408128 <ferror@plt+0x56d8>
  4080d4:	mov	w0, w19
  4080d8:	bl	406e34 <ferror@plt+0x43e4>
  4080dc:	cbnz	w0, 408124 <ferror@plt+0x56d4>
  4080e0:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  4080e4:	ldrb	w8, [x20, #1792]
  4080e8:	tbnz	w8, #0, 4080fc <ferror@plt+0x56ac>
  4080ec:	mov	w0, #0x1                   	// #1
  4080f0:	mov	w21, #0x1                   	// #1
  4080f4:	bl	402900 <setservent@plt>
  4080f8:	strb	w21, [x20, #1792]
  4080fc:	mov	w0, w19
  408100:	bl	4033c4 <ferror@plt+0x974>
  408104:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  408108:	ldr	x1, [x8, #1784]
  40810c:	and	w0, w0, #0xffff
  408110:	bl	4026c0 <getservbyport@plt>
  408114:	cbz	x0, 408138 <ferror@plt+0x56e8>
  408118:	ldr	x0, [x0]
  40811c:	mov	w8, wzr
  408120:	cbz	w8, 408128 <ferror@plt+0x56d8>
  408124:	mov	x0, xzr
  408128:	ldp	x20, x19, [sp, #32]
  40812c:	ldr	x21, [sp, #16]
  408130:	ldp	x29, x30, [sp], #48
  408134:	ret
  408138:	mov	w8, #0x1                   	// #1
  40813c:	cbnz	w8, 408124 <ferror@plt+0x56d4>
  408140:	b	408128 <ferror@plt+0x56d8>
  408144:	sub	sp, sp, #0x70
  408148:	stp	x29, x30, [sp, #16]
  40814c:	stp	x28, x27, [sp, #32]
  408150:	stp	x26, x25, [sp, #48]
  408154:	stp	x24, x23, [sp, #64]
  408158:	stp	x22, x21, [sp, #80]
  40815c:	stp	x20, x19, [sp, #96]
  408160:	add	x29, sp, #0x10
  408164:	cbz	w0, 4082a0 <ferror@plt+0x5850>
  408168:	mov	w20, w2
  40816c:	mov	x19, x1
  408170:	mov	w21, w0
  408174:	bl	4059e8 <ferror@plt+0x2f98>
  408178:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40817c:	add	x8, x8, #0xe68
  408180:	ldr	x28, [x8, w0, sxtw #3]
  408184:	str	xzr, [x19]
  408188:	cbz	x28, 408288 <ferror@plt+0x5838>
  40818c:	adrp	x24, 417000 <ferror@plt+0x145b0>
  408190:	adrp	x25, 417000 <ferror@plt+0x145b0>
  408194:	adrp	x26, 417000 <ferror@plt+0x145b0>
  408198:	mov	w23, wzr
  40819c:	mov	w27, wzr
  4081a0:	mov	w0, wzr
  4081a4:	add	x24, x24, #0xd06
  4081a8:	add	x25, x25, #0xce5
  4081ac:	add	x26, x26, #0xcd0
  4081b0:	str	w21, [sp, #8]
  4081b4:	b	4081d0 <ferror@plt+0x5780>
  4081b8:	add	w27, w0, w27
  4081bc:	ldur	w0, [x29, #-4]
  4081c0:	ldr	w21, [sp, #8]
  4081c4:	add	w0, w0, #0x1
  4081c8:	ldr	x28, [x28]
  4081cc:	cbz	x28, 408290 <ferror@plt+0x5840>
  4081d0:	ldr	w8, [x28, #8]
  4081d4:	cmp	w8, w21
  4081d8:	b.ne	4081c8 <ferror@plt+0x5778>  // b.any
  4081dc:	sxtw	x21, w27
  4081e0:	sxtw	x23, w23
  4081e4:	neg	x22, x21
  4081e8:	stur	w0, [x29, #-4]
  4081ec:	ldr	x8, [x19]
  4081f0:	cmp	w20, #0x2
  4081f4:	add	x0, x8, x21
  4081f8:	b.eq	408240 <ferror@plt+0x57f0>  // b.none
  4081fc:	cmp	w20, #0x1
  408200:	b.eq	408224 <ferror@plt+0x57d4>  // b.none
  408204:	cbnz	w20, 4082c0 <ferror@plt+0x5870>
  408208:	ldr	x3, [x28, #24]
  40820c:	ldp	w4, w5, [x28, #12]
  408210:	add	x1, x22, x23
  408214:	mov	x2, x26
  408218:	bl	4024c0 <snprintf@plt>
  40821c:	tbz	w0, #31, 40825c <ferror@plt+0x580c>
  408220:	b	40826c <ferror@plt+0x581c>
  408224:	ldp	x3, x5, [x28, #24]
  408228:	ldp	w4, w6, [x28, #12]
  40822c:	add	x1, x22, x23
  408230:	mov	x2, x25
  408234:	bl	4024c0 <snprintf@plt>
  408238:	tbz	w0, #31, 40825c <ferror@plt+0x580c>
  40823c:	b	40826c <ferror@plt+0x581c>
  408240:	ldp	x3, x5, [x28, #24]
  408244:	ldp	w4, w6, [x28, #12]
  408248:	ldr	x7, [x28, #40]
  40824c:	add	x1, x22, x23
  408250:	mov	x2, x24
  408254:	bl	4024c0 <snprintf@plt>
  408258:	tbnz	w0, #31, 40826c <ferror@plt+0x581c>
  40825c:	add	x8, x22, x23
  408260:	sxtw	x9, w0
  408264:	cmp	x8, x9
  408268:	b.gt	4081b8 <ferror@plt+0x5768>
  40826c:	ldr	x0, [x19]
  408270:	add	x23, x23, #0x200
  408274:	mov	x1, x23
  408278:	bl	402620 <realloc@plt>
  40827c:	cbz	x0, 4082dc <ferror@plt+0x588c>
  408280:	str	x0, [x19]
  408284:	b	4081ec <ferror@plt+0x579c>
  408288:	mov	w0, wzr
  40828c:	mov	w27, wzr
  408290:	cbz	w27, 4082a0 <ferror@plt+0x5850>
  408294:	ldr	x8, [x19]
  408298:	add	x8, x8, w27, sxtw
  40829c:	sturb	wzr, [x8, #-1]
  4082a0:	ldp	x20, x19, [sp, #96]
  4082a4:	ldp	x22, x21, [sp, #80]
  4082a8:	ldp	x24, x23, [sp, #64]
  4082ac:	ldp	x26, x25, [sp, #48]
  4082b0:	ldp	x28, x27, [sp, #32]
  4082b4:	ldp	x29, x30, [sp, #16]
  4082b8:	add	sp, sp, #0x70
  4082bc:	ret
  4082c0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4082c4:	ldr	x0, [x8, #3528]
  4082c8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4082cc:	add	x1, x1, #0xd33
  4082d0:	mov	w2, w20
  4082d4:	bl	402a10 <fprintf@plt>
  4082d8:	bl	4026b0 <abort@plt>
  4082dc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4082e0:	ldr	x3, [x8, #3528]
  4082e4:	adrp	x0, 416000 <ferror@plt+0x135b0>
  4082e8:	add	x0, x0, #0xcd6
  4082ec:	mov	w1, #0x1c                  	// #28
  4082f0:	mov	w2, #0x1                   	// #1
  4082f4:	bl	402810 <fwrite@plt>
  4082f8:	bl	4026b0 <abort@plt>
  4082fc:	stp	x29, x30, [sp, #-48]!
  408300:	mov	w8, #0x4dd3                	// #19923
  408304:	movk	w8, #0x1062, lsl #16
  408308:	mov	w9, #0x8889                	// #34953
  40830c:	umull	x8, w0, w8
  408310:	movk	w9, #0x8888, lsl #16
  408314:	lsr	x8, x8, #38
  408318:	mul	x9, x8, x9
  40831c:	mov	w10, #0x3c                  	// #60
  408320:	lsr	w12, w0, #5
  408324:	lsr	x9, x9, #37
  408328:	str	x21, [sp, #16]
  40832c:	stp	x20, x19, [sp, #32]
  408330:	mov	w21, w0
  408334:	adrp	x11, 431000 <stdin@@GLIBC_2.17+0x2218>
  408338:	cmp	w12, #0x753
  40833c:	msub	w20, w9, w10, w8
  408340:	mov	x29, sp
  408344:	strb	wzr, [x11, #1796]
  408348:	b.cc	40838c <ferror@plt+0x593c>  // b.lo, b.ul, b.last
  40834c:	mov	w8, #0xb273                	// #45683
  408350:	movk	w8, #0x45e7, lsl #16
  408354:	umull	x8, w21, w8
  408358:	adrp	x0, 431000 <stdin@@GLIBC_2.17+0x2218>
  40835c:	adrp	x2, 417000 <ferror@plt+0x145b0>
  408360:	lsr	x3, x8, #46
  408364:	add	x0, x0, #0x704
  408368:	add	x2, x2, #0xd5f
  40836c:	mov	w1, #0x30                  	// #48
  408370:	bl	4024c0 <snprintf@plt>
  408374:	mov	w8, #0x27bf                	// #10175
  408378:	movk	w8, #0x9, lsl #16
  40837c:	cmp	w21, w8
  408380:	mov	w19, wzr
  408384:	csel	w20, wzr, w20, hi  // hi = pmore
  408388:	b	408394 <ferror@plt+0x5944>
  40838c:	mov	w9, #0x3e8                 	// #1000
  408390:	msub	w19, w8, w9, w21
  408394:	adrp	x21, 431000 <stdin@@GLIBC_2.17+0x2218>
  408398:	add	x21, x21, #0x704
  40839c:	cbz	w20, 4083dc <ferror@plt+0x598c>
  4083a0:	cmp	w20, #0x9
  4083a4:	mov	x0, x21
  4083a8:	csel	w19, wzr, w19, hi  // hi = pmore
  4083ac:	bl	402360 <strlen@plt>
  4083b0:	adrp	x8, 419000 <ferror@plt+0x165b0>
  4083b4:	adrp	x9, 418000 <ferror@plt+0x155b0>
  4083b8:	add	x8, x8, #0x570
  4083bc:	add	x9, x9, #0xd46
  4083c0:	cmp	w19, #0x0
  4083c4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4083c8:	add	x0, x21, x0
  4083cc:	csel	x3, x9, x8, eq  // eq = none
  4083d0:	add	x1, x1, #0xd65
  4083d4:	mov	w2, w20
  4083d8:	bl	402440 <sprintf@plt>
  4083dc:	cbz	w19, 4083fc <ferror@plt+0x59ac>
  4083e0:	mov	x0, x21
  4083e4:	bl	402360 <strlen@plt>
  4083e8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4083ec:	add	x0, x21, x0
  4083f0:	add	x1, x1, #0xd6a
  4083f4:	mov	w2, w19
  4083f8:	bl	402440 <sprintf@plt>
  4083fc:	ldp	x20, x19, [sp, #32]
  408400:	ldr	x21, [sp, #16]
  408404:	ldp	x29, x30, [sp], #48
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-48]!
  408410:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  408414:	stp	x20, x19, [sp, #32]
  408418:	ldr	x19, [x8, #1880]
  40841c:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  408420:	ldr	x20, [x9, #1864]
  408424:	str	x21, [sp, #16]
  408428:	mov	w21, w0
  40842c:	mov	x0, x19
  408430:	mov	x29, sp
  408434:	bl	407e90 <ferror@plt+0x5440>
  408438:	cmn	w21, #0x1
  40843c:	mov	w8, w0
  408440:	b.eq	40844c <ferror@plt+0x59fc>  // b.none
  408444:	cmp	w8, w21
  408448:	b.gt	40849c <ferror@plt+0x5a4c>
  40844c:	add	x9, x19, #0x10
  408450:	cmp	x20, x9
  408454:	b.eq	40849c <ferror@plt+0x5a4c>  // b.none
  408458:	bl	407ea0 <ferror@plt+0x5450>
  40845c:	str	x0, [x19]
  408460:	ldrh	w21, [x20]
  408464:	add	x0, x0, #0x10
  408468:	mov	x1, x20
  40846c:	add	x2, x21, #0x2
  408470:	bl	402330 <memcpy@plt>
  408474:	ldr	x8, [x19]
  408478:	mov	w0, #0xfffffff5            	// #-11
  40847c:	ldr	x9, [x8, #8]
  408480:	add	x9, x9, x21
  408484:	str	x9, [x8, #8]
  408488:	ldr	x8, [x19, #8]
  40848c:	sub	x8, x8, x21
  408490:	sub	x8, x8, #0x2
  408494:	str	x8, [x19, #8]
  408498:	b	4084d0 <ferror@plt+0x5a80>
  40849c:	ldrh	w9, [x20]
  4084a0:	cmp	w8, w21
  4084a4:	ldr	x10, [x19, #8]
  4084a8:	csel	w8, w21, w8, gt
  4084ac:	mvn	w11, w9
  4084b0:	and	w11, w11, #0xffff
  4084b4:	cmp	w8, w11
  4084b8:	csel	w8, w8, w11, lt  // lt = tstop
  4084bc:	add	x10, x10, w8, sxtw
  4084c0:	add	w8, w9, w8
  4084c4:	mov	w0, wzr
  4084c8:	str	x10, [x19, #8]
  4084cc:	strh	w8, [x20]
  4084d0:	ldp	x20, x19, [sp, #32]
  4084d4:	ldr	x21, [sp, #16]
  4084d8:	ldp	x29, x30, [sp], #48
  4084dc:	ret
  4084e0:	stp	x29, x30, [sp, #-48]!
  4084e4:	stp	x20, x19, [sp, #32]
  4084e8:	ldr	x20, [x0, w1, sxtw #3]
  4084ec:	mov	x19, x0
  4084f0:	str	x21, [sp, #16]
  4084f4:	mov	x29, sp
  4084f8:	cbz	x20, 408578 <ferror@plt+0x5b28>
  4084fc:	ldp	w8, w2, [x20, #4]
  408500:	ldp	w3, w4, [x20, #12]
  408504:	ldp	w5, w6, [x20, #20]
  408508:	ldr	w7, [x20, #28]
  40850c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408510:	sxtw	x21, w1
  408514:	add	x0, x0, #0xdf8
  408518:	mov	w1, w8
  40851c:	bl	407138 <ferror@plt+0x46e8>
  408520:	ldr	x8, [x19, x21, lsl #3]
  408524:	ldrh	w8, [x8]
  408528:	sub	x8, x8, #0x4
  40852c:	cmp	x8, #0x20
  408530:	b.cc	408544 <ferror@plt+0x5af4>  // b.lo, b.ul, b.last
  408534:	ldr	w1, [x20, #32]
  408538:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40853c:	add	x0, x0, #0xe1e
  408540:	bl	407138 <ferror@plt+0x46e8>
  408544:	ldr	x8, [x19, x21, lsl #3]
  408548:	ldrh	w8, [x8]
  40854c:	sub	x8, x8, #0x4
  408550:	cmp	x8, #0x24
  408554:	b.cc	408568 <ferror@plt+0x5b18>  // b.lo, b.ul, b.last
  408558:	ldr	w1, [x20, #36]
  40855c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408560:	add	x0, x0, #0xe24
  408564:	bl	407138 <ferror@plt+0x46e8>
  408568:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40856c:	add	x0, x0, #0x3e3
  408570:	bl	407138 <ferror@plt+0x46e8>
  408574:	b	40859c <ferror@plt+0x5b4c>
  408578:	cmp	w1, #0x7
  40857c:	b.ne	40859c <ferror@plt+0x5b4c>  // b.any
  408580:	ldr	x8, [x19, #8]
  408584:	cbz	x8, 40859c <ferror@plt+0x5b4c>
  408588:	ldp	w1, w2, [x8, #4]
  40858c:	ldp	w3, w4, [x8, #12]
  408590:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408594:	add	x0, x0, #0xde1
  408598:	bl	407138 <ferror@plt+0x46e8>
  40859c:	ldp	x20, x19, [sp, #32]
  4085a0:	ldr	x21, [sp, #16]
  4085a4:	ldp	x29, x30, [sp], #48
  4085a8:	ret
  4085ac:	stp	x29, x30, [sp, #-16]!
  4085b0:	ldrh	w8, [x0]
  4085b4:	mov	x29, sp
  4085b8:	cmp	w8, #0xa
  4085bc:	b.eq	4085d8 <ferror@plt+0x5b88>  // b.none
  4085c0:	cmp	w8, #0x2
  4085c4:	b.ne	4085f0 <ferror@plt+0x5ba0>  // b.any
  4085c8:	add	x2, x0, #0x4
  4085cc:	mov	w0, #0x2                   	// #2
  4085d0:	mov	w1, #0x4                   	// #4
  4085d4:	b	4085e4 <ferror@plt+0x5b94>
  4085d8:	add	x2, x0, #0x8
  4085dc:	mov	w0, #0xa                   	// #10
  4085e0:	mov	w1, #0x10                  	// #16
  4085e4:	bl	40db28 <ferror@plt+0xb0d8>
  4085e8:	ldp	x29, x30, [sp], #16
  4085ec:	ret
  4085f0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4085f4:	add	x0, x0, #0xbc3
  4085f8:	ldp	x29, x30, [sp], #16
  4085fc:	ret
  408600:	stp	x29, x30, [sp, #-32]!
  408604:	ldr	w1, [x0]
  408608:	str	x19, [sp, #16]
  40860c:	mov	x19, x0
  408610:	mov	x29, sp
  408614:	cbz	w1, 408624 <ferror@plt+0x5bd4>
  408618:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40861c:	add	x0, x0, #0xe29
  408620:	bl	407138 <ferror@plt+0x46e8>
  408624:	ldr	w8, [x19, #4]
  408628:	cbz	w8, 408644 <ferror@plt+0x5bf4>
  40862c:	adrp	x9, 416000 <ferror@plt+0x135b0>
  408630:	add	x9, x9, #0x878
  408634:	ldr	x1, [x9, x8, lsl #3]
  408638:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40863c:	add	x0, x0, #0xe31
  408640:	bl	407138 <ferror@plt+0x46e8>
  408644:	ldr	w1, [x19, #8]
  408648:	cbz	w1, 408658 <ferror@plt+0x5c08>
  40864c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408650:	add	x0, x0, #0xe3b
  408654:	bl	407138 <ferror@plt+0x46e8>
  408658:	ldrh	w1, [x19, #12]
  40865c:	cbz	w1, 40866c <ferror@plt+0x5c1c>
  408660:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408664:	add	x0, x0, #0xe44
  408668:	bl	407138 <ferror@plt+0x46e8>
  40866c:	ldrh	w1, [x19, #14]
  408670:	cbz	w1, 408680 <ferror@plt+0x5c30>
  408674:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408678:	add	x0, x0, #0xe52
  40867c:	bl	407138 <ferror@plt+0x46e8>
  408680:	ldrh	w1, [x19, #16]
  408684:	cbz	w1, 408694 <ferror@plt+0x5c44>
  408688:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40868c:	add	x0, x0, #0xe5f
  408690:	bl	407138 <ferror@plt+0x46e8>
  408694:	ldrh	w1, [x19, #18]
  408698:	cbz	w1, 4086a8 <ferror@plt+0x5c58>
  40869c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4086a0:	add	x0, x0, #0xe6b
  4086a4:	bl	407138 <ferror@plt+0x46e8>
  4086a8:	ldr	w1, [x19, #24]
  4086ac:	cbz	w1, 4086bc <ferror@plt+0x5c6c>
  4086b0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4086b4:	add	x0, x0, #0xe78
  4086b8:	bl	407138 <ferror@plt+0x46e8>
  4086bc:	ldr	w1, [x19, #28]
  4086c0:	cbz	w1, 4086d0 <ferror@plt+0x5c80>
  4086c4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4086c8:	add	x0, x0, #0xe84
  4086cc:	bl	407138 <ferror@plt+0x46e8>
  4086d0:	ldr	w1, [x19, #32]
  4086d4:	cbz	w1, 4086e4 <ferror@plt+0x5c94>
  4086d8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4086dc:	add	x0, x0, #0xe91
  4086e0:	bl	407138 <ferror@plt+0x46e8>
  4086e4:	ldr	w1, [x19, #36]
  4086e8:	cbz	w1, 4086f8 <ferror@plt+0x5ca8>
  4086ec:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4086f0:	add	x0, x0, #0xe9d
  4086f4:	bl	407138 <ferror@plt+0x46e8>
  4086f8:	ldr	w1, [x19, #40]
  4086fc:	cbz	w1, 40870c <ferror@plt+0x5cbc>
  408700:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408704:	add	x0, x0, #0xeaa
  408708:	bl	407138 <ferror@plt+0x46e8>
  40870c:	ldr	w1, [x19, #44]
  408710:	cbz	w1, 408720 <ferror@plt+0x5cd0>
  408714:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408718:	add	x0, x0, #0xeb5
  40871c:	bl	407138 <ferror@plt+0x46e8>
  408720:	ldr	w1, [x19, #48]
  408724:	cbz	w1, 408734 <ferror@plt+0x5ce4>
  408728:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40872c:	add	x0, x0, #0xebf
  408730:	bl	407138 <ferror@plt+0x46e8>
  408734:	ldrb	w1, [x19, #52]
  408738:	cbz	w1, 408748 <ferror@plt+0x5cf8>
  40873c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408740:	add	x0, x0, #0xec8
  408744:	bl	407138 <ferror@plt+0x46e8>
  408748:	ldrb	w1, [x19, #53]
  40874c:	cbz	w1, 40875c <ferror@plt+0x5d0c>
  408750:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408754:	add	x0, x0, #0xed5
  408758:	bl	407138 <ferror@plt+0x46e8>
  40875c:	ldr	w1, [x19, #344]
  408760:	cbz	w1, 408770 <ferror@plt+0x5d20>
  408764:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408768:	add	x0, x0, #0xedf
  40876c:	bl	407138 <ferror@plt+0x46e8>
  408770:	ldr	w1, [x19, #348]
  408774:	cbz	w1, 408784 <ferror@plt+0x5d34>
  408778:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40877c:	add	x0, x0, #0xeed
  408780:	bl	407138 <ferror@plt+0x46e8>
  408784:	ldr	w1, [x19, #352]
  408788:	cbz	w1, 408798 <ferror@plt+0x5d48>
  40878c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408790:	add	x0, x0, #0xef9
  408794:	bl	407138 <ferror@plt+0x46e8>
  408798:	ldrb	w1, [x19, #356]
  40879c:	cbz	w1, 4087ac <ferror@plt+0x5d5c>
  4087a0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4087a4:	add	x0, x0, #0xf05
  4087a8:	bl	407138 <ferror@plt+0x46e8>
  4087ac:	ldrb	w1, [x19, #357]
  4087b0:	cbz	w1, 4087c0 <ferror@plt+0x5d70>
  4087b4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4087b8:	add	x0, x0, #0xf11
  4087bc:	bl	407138 <ferror@plt+0x46e8>
  4087c0:	ldrb	w1, [x19, #358]
  4087c4:	cbz	w1, 4087d4 <ferror@plt+0x5d84>
  4087c8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4087cc:	add	x0, x0, #0xf1c
  4087d0:	bl	407138 <ferror@plt+0x46e8>
  4087d4:	ldrb	w1, [x19, #359]
  4087d8:	cbz	w1, 4087e8 <ferror@plt+0x5d98>
  4087dc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4087e0:	add	x0, x0, #0xf29
  4087e4:	bl	407138 <ferror@plt+0x46e8>
  4087e8:	ldr	x19, [sp, #16]
  4087ec:	ldp	x29, x30, [sp], #32
  4087f0:	ret
  4087f4:	add	x0, x0, #0x4
  4087f8:	ret
  4087fc:	sub	sp, sp, #0x60
  408800:	stp	x29, x30, [sp, #64]
  408804:	stp	x20, x19, [sp, #80]
  408808:	ldrb	w8, [x0, #912]
  40880c:	mov	x19, x0
  408810:	add	x29, sp, #0x40
  408814:	cbz	w8, 408824 <ferror@plt+0x5dd4>
  408818:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40881c:	add	x0, x0, #0xf59
  408820:	bl	407138 <ferror@plt+0x46e8>
  408824:	ldrb	w8, [x19, #913]
  408828:	cbz	w8, 408838 <ferror@plt+0x5de8>
  40882c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408830:	add	x0, x0, #0xf5d
  408834:	bl	407138 <ferror@plt+0x46e8>
  408838:	ldrb	w8, [x19, #914]
  40883c:	cbz	w8, 40884c <ferror@plt+0x5dfc>
  408840:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408844:	add	x0, x0, #0xf63
  408848:	bl	407138 <ferror@plt+0x46e8>
  40884c:	ldrb	w8, [x19, #915]
  408850:	cbz	w8, 408860 <ferror@plt+0x5e10>
  408854:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408858:	add	x0, x0, #0xf68
  40885c:	bl	407138 <ferror@plt+0x46e8>
  408860:	ldrb	w8, [x19, #916]
  408864:	cbz	w8, 408874 <ferror@plt+0x5e24>
  408868:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40886c:	add	x0, x0, #0xf71
  408870:	bl	407138 <ferror@plt+0x46e8>
  408874:	ldrb	w8, [x19, #628]
  408878:	cbz	w8, 40888c <ferror@plt+0x5e3c>
  40887c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408880:	add	x1, x19, #0x274
  408884:	add	x0, x0, #0xc30
  408888:	bl	407138 <ferror@plt+0x46e8>
  40888c:	ldrb	w8, [x19, #917]
  408890:	cbz	w8, 4088a8 <ferror@plt+0x5e58>
  408894:	ldr	w1, [x19, #704]
  408898:	ldr	w2, [x19, #708]
  40889c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4088a0:	add	x0, x0, #0xf7b
  4088a4:	bl	407138 <ferror@plt+0x46e8>
  4088a8:	ldr	d0, [x19, #648]
  4088ac:	fcmp	d0, #0.0
  4088b0:	b.eq	4088c0 <ferror@plt+0x5e70>  // b.none
  4088b4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4088b8:	add	x0, x0, #0xf89
  4088bc:	bl	407138 <ferror@plt+0x46e8>
  4088c0:	ldr	w1, [x19, #688]
  4088c4:	cbz	w1, 4088d4 <ferror@plt+0x5e84>
  4088c8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4088cc:	add	x0, x0, #0xf91
  4088d0:	bl	407138 <ferror@plt+0x46e8>
  4088d4:	ldr	d0, [x19, #664]
  4088d8:	fcmp	d0, #0.0
  4088dc:	b.eq	4088f0 <ferror@plt+0x5ea0>  // b.none
  4088e0:	ldr	d1, [x19, #672]
  4088e4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4088e8:	add	x0, x0, #0xf9d
  4088ec:	bl	407138 <ferror@plt+0x46e8>
  4088f0:	ldr	d0, [x19, #656]
  4088f4:	fcmp	d0, #0.0
  4088f8:	b.eq	408908 <ferror@plt+0x5eb8>  // b.none
  4088fc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408900:	add	x0, x0, #0xfa8
  408904:	bl	407138 <ferror@plt+0x46e8>
  408908:	ldr	w1, [x19, #680]
  40890c:	cbz	w1, 40891c <ferror@plt+0x5ecc>
  408910:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408914:	add	x0, x0, #0xfb0
  408918:	bl	407138 <ferror@plt+0x46e8>
  40891c:	ldrb	w8, [x19, #680]
  408920:	tbz	w8, #0, 408930 <ferror@plt+0x5ee0>
  408924:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408928:	add	x0, x0, #0xfb9
  40892c:	bl	407138 <ferror@plt+0x46e8>
  408930:	ldr	w1, [x19, #712]
  408934:	cbz	w1, 408944 <ferror@plt+0x5ef4>
  408938:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40893c:	add	x0, x0, #0xfc0
  408940:	bl	407138 <ferror@plt+0x46e8>
  408944:	ldr	w1, [x19, #724]
  408948:	cbz	w1, 408958 <ferror@plt+0x5f08>
  40894c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408950:	add	x0, x0, #0xfc8
  408954:	bl	407138 <ferror@plt+0x46e8>
  408958:	ldr	w1, [x19, #716]
  40895c:	cbz	w1, 40896c <ferror@plt+0x5f1c>
  408960:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408964:	add	x0, x0, #0xfd1
  408968:	bl	407138 <ferror@plt+0x46e8>
  40896c:	ldr	w1, [x19, #720]
  408970:	cbz	w1, 408980 <ferror@plt+0x5f30>
  408974:	adrp	x0, 417000 <ferror@plt+0x145b0>
  408978:	add	x0, x0, #0xfdc
  40897c:	bl	407138 <ferror@plt+0x46e8>
  408980:	ldr	w1, [x19, #728]
  408984:	cbz	w1, 408994 <ferror@plt+0x5f44>
  408988:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40898c:	add	x0, x0, #0xfe7
  408990:	bl	407138 <ferror@plt+0x46e8>
  408994:	ldr	w1, [x19, #684]
  408998:	cbz	w1, 4089a8 <ferror@plt+0x5f58>
  40899c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4089a0:	add	x0, x0, #0xff0
  4089a4:	bl	407138 <ferror@plt+0x46e8>
  4089a8:	ldr	x1, [x19, #896]
  4089ac:	cbz	x1, 4089bc <ferror@plt+0x5f6c>
  4089b0:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4089b4:	add	x0, x0, #0xffd
  4089b8:	bl	407138 <ferror@plt+0x46e8>
  4089bc:	ldr	x1, [x19, #904]
  4089c0:	cbz	x1, 4089d0 <ferror@plt+0x5f80>
  4089c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4089c8:	add	x0, x0, #0xe
  4089cc:	bl	407138 <ferror@plt+0x46e8>
  4089d0:	ldr	x1, [x19, #768]
  4089d4:	cbz	x1, 4089e4 <ferror@plt+0x5f94>
  4089d8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4089dc:	add	x0, x0, #0x22
  4089e0:	bl	407138 <ferror@plt+0x46e8>
  4089e4:	ldr	x1, [x19, #776]
  4089e8:	cbz	x1, 4089f8 <ferror@plt+0x5fa8>
  4089ec:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4089f0:	add	x0, x0, #0x34
  4089f4:	bl	407138 <ferror@plt+0x46e8>
  4089f8:	ldr	w1, [x19, #784]
  4089fc:	cbz	w1, 408a0c <ferror@plt+0x5fbc>
  408a00:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a04:	add	x0, x0, #0x49
  408a08:	bl	407138 <ferror@plt+0x46e8>
  408a0c:	ldr	w1, [x19, #788]
  408a10:	cbz	w1, 408a20 <ferror@plt+0x5fd0>
  408a14:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a18:	add	x0, x0, #0x56
  408a1c:	bl	407138 <ferror@plt+0x46e8>
  408a20:	ldr	w1, [x19, #792]
  408a24:	cbz	w1, 408a34 <ferror@plt+0x5fe4>
  408a28:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a2c:	add	x0, x0, #0x62
  408a30:	bl	407138 <ferror@plt+0x46e8>
  408a34:	ldr	w1, [x19, #796]
  408a38:	cbz	w1, 408a48 <ferror@plt+0x5ff8>
  408a3c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a40:	add	x0, x0, #0x74
  408a44:	bl	407138 <ferror@plt+0x46e8>
  408a48:	ldr	x8, [x19, #920]
  408a4c:	cbz	x8, 408a80 <ferror@plt+0x6030>
  408a50:	ldrb	w9, [x8, #16]
  408a54:	cbz	w9, 408a70 <ferror@plt+0x6020>
  408a58:	ldp	w1, w2, [x8]
  408a5c:	ldp	w3, w4, [x8, #8]
  408a60:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a64:	add	x0, x0, #0x85
  408a68:	bl	407138 <ferror@plt+0x46e8>
  408a6c:	b	408a80 <ferror@plt+0x6030>
  408a70:	cbz	x8, 408a80 <ferror@plt+0x6030>
  408a74:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408a78:	add	x0, x0, #0xb7
  408a7c:	bl	407138 <ferror@plt+0x46e8>
  408a80:	ldr	x8, [x19, #928]
  408a84:	cbz	x8, 408b28 <ferror@plt+0x60d8>
  408a88:	ldr	d0, [x8]
  408a8c:	fmov	d1, #8.000000000000000000e+00
  408a90:	mov	x0, sp
  408a94:	ucvtf	d0, d0
  408a98:	fmul	d0, d0, d1
  408a9c:	bl	408fb8 <ferror@plt+0x6568>
  408aa0:	ldr	x8, [x19, #928]
  408aa4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408aa8:	add	x0, x0, #0xcc
  408aac:	mov	x1, sp
  408ab0:	ldr	s0, [x8, #8]
  408ab4:	mov	x8, #0x400000000000        	// #70368744177664
  408ab8:	movk	x8, #0x408f, lsl #48
  408abc:	fmov	d1, x8
  408ac0:	ucvtf	d0, d0
  408ac4:	fdiv	d0, d0, d1
  408ac8:	bl	407138 <ferror@plt+0x46e8>
  408acc:	ldr	x8, [x19, #928]
  408ad0:	ldr	w8, [x8, #12]
  408ad4:	cbz	w8, 408af4 <ferror@plt+0x60a4>
  408ad8:	mov	x9, #0x3f70000000000000    	// #4571153621781053440
  408adc:	ucvtf	d0, w8
  408ae0:	fmov	d1, x9
  408ae4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408ae8:	fmul	d0, d0, d1
  408aec:	add	x0, x0, #0xe3
  408af0:	bl	407138 <ferror@plt+0x46e8>
  408af4:	ldr	x8, [x19, #928]
  408af8:	ldr	w8, [x8, #16]
  408afc:	cbz	w8, 408b1c <ferror@plt+0x60cc>
  408b00:	mov	x9, #0x3f70000000000000    	// #4571153621781053440
  408b04:	ucvtf	d0, w8
  408b08:	fmov	d1, x9
  408b0c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b10:	fmul	d0, d0, d1
  408b14:	add	x0, x0, #0xf3
  408b18:	bl	407138 <ferror@plt+0x46e8>
  408b1c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b20:	add	x0, x0, #0x3e3
  408b24:	bl	407138 <ferror@plt+0x46e8>
  408b28:	ldr	d0, [x19, #696]
  408b2c:	fcmp	d0, #0.0
  408b30:	b.eq	408b4c <ferror@plt+0x60fc>  // b.none
  408b34:	mov	x0, sp
  408b38:	bl	408fb8 <ferror@plt+0x6568>
  408b3c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b40:	add	x0, x0, #0x101
  408b44:	mov	x1, sp
  408b48:	bl	407138 <ferror@plt+0x46e8>
  408b4c:	ldr	w1, [x19, #732]
  408b50:	cbz	w1, 408b60 <ferror@plt+0x6110>
  408b54:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b58:	add	x0, x0, #0x10d
  408b5c:	bl	407138 <ferror@plt+0x46e8>
  408b60:	ldr	w1, [x19, #736]
  408b64:	cbz	w1, 408b74 <ferror@plt+0x6124>
  408b68:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b6c:	add	x0, x0, #0x119
  408b70:	bl	407138 <ferror@plt+0x46e8>
  408b74:	ldr	w1, [x19, #740]
  408b78:	cbz	w1, 408b88 <ferror@plt+0x6138>
  408b7c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408b80:	add	x0, x0, #0x125
  408b84:	bl	407138 <ferror@plt+0x46e8>
  408b88:	ldr	d0, [x19, #744]
  408b8c:	fcmp	d0, #0.0
  408b90:	b.eq	408bd0 <ferror@plt+0x6180>  // b.none
  408b94:	mov	x0, sp
  408b98:	bl	408fb8 <ferror@plt+0x6568>
  408b9c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408ba0:	add	x0, x0, #0x131
  408ba4:	mov	x1, sp
  408ba8:	bl	407138 <ferror@plt+0x46e8>
  408bac:	ldr	d0, [x19, #752]
  408bb0:	fcmp	d0, #0.0
  408bb4:	b.eq	408bd0 <ferror@plt+0x6180>  // b.none
  408bb8:	mov	x0, sp
  408bbc:	bl	408fb8 <ferror@plt+0x6568>
  408bc0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408bc4:	add	x0, x0, #0x144
  408bc8:	mov	x1, sp
  408bcc:	bl	407138 <ferror@plt+0x46e8>
  408bd0:	ldr	d0, [x19, #760]
  408bd4:	fcmp	d0, #0.0
  408bd8:	b.eq	408bf4 <ferror@plt+0x61a4>  // b.none
  408bdc:	mov	x0, sp
  408be0:	bl	408fb8 <ferror@plt+0x6568>
  408be4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408be8:	add	x0, x0, #0x14b
  408bec:	mov	x1, sp
  408bf0:	bl	407138 <ferror@plt+0x46e8>
  408bf4:	ldr	w1, [x19, #832]
  408bf8:	cbz	w1, 408c08 <ferror@plt+0x61b8>
  408bfc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408c00:	add	x0, x0, #0x160
  408c04:	bl	407138 <ferror@plt+0x46e8>
  408c08:	ldr	w1, [x19, #836]
  408c0c:	cbz	w1, 408c1c <ferror@plt+0x61cc>
  408c10:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408c14:	add	x0, x0, #0x16e
  408c18:	bl	407138 <ferror@plt+0x46e8>
  408c1c:	ldrb	w8, [x19, #918]
  408c20:	cbz	w8, 408c30 <ferror@plt+0x61e0>
  408c24:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408c28:	add	x0, x0, #0x17f
  408c2c:	bl	407138 <ferror@plt+0x46e8>
  408c30:	ldr	x8, [x19, #872]
  408c34:	cbz	x8, 408ce8 <ferror@plt+0x6298>
  408c38:	mov	x20, #0xf7cf                	// #63439
  408c3c:	movk	x20, #0xe353, lsl #16
  408c40:	movk	x20, #0x9ba5, lsl #32
  408c44:	lsr	x8, x8, #3
  408c48:	movk	x20, #0x20c4, lsl #48
  408c4c:	umulh	x8, x8, x20
  408c50:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408c54:	lsr	x1, x8, #4
  408c58:	add	x0, x0, #0x18c
  408c5c:	bl	407138 <ferror@plt+0x46e8>
  408c60:	ldr	x8, [x19, #880]
  408c64:	cbz	x8, 408c9c <ferror@plt+0x624c>
  408c68:	ldr	d0, [x19, #872]
  408c6c:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  408c70:	lsr	x9, x8, #3
  408c74:	ucvtf	d1, x8
  408c78:	fmov	d2, x10
  408c7c:	umulh	x9, x9, x20
  408c80:	fmul	d1, d1, d2
  408c84:	ucvtf	d0, d0
  408c88:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408c8c:	lsr	x1, x9, #4
  408c90:	fdiv	d0, d1, d0
  408c94:	add	x0, x0, #0x199
  408c98:	bl	407138 <ferror@plt+0x46e8>
  408c9c:	ldr	x8, [x19, #888]
  408ca0:	cbz	x8, 408ce8 <ferror@plt+0x6298>
  408ca4:	mov	x10, #0xf7cf                	// #63439
  408ca8:	ldr	d0, [x19, #872]
  408cac:	movk	x10, #0xe353, lsl #16
  408cb0:	movk	x10, #0x9ba5, lsl #32
  408cb4:	mov	x11, #0x4059000000000000    	// #4636737291354636288
  408cb8:	lsr	x9, x8, #3
  408cbc:	movk	x10, #0x20c4, lsl #48
  408cc0:	ucvtf	d1, x8
  408cc4:	fmov	d2, x11
  408cc8:	umulh	x9, x9, x10
  408ccc:	fmul	d1, d1, d2
  408cd0:	ucvtf	d0, d0
  408cd4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408cd8:	lsr	x1, x9, #4
  408cdc:	fdiv	d0, d1, d0
  408ce0:	add	x0, x0, #0x1b6
  408ce4:	bl	407138 <ferror@plt+0x46e8>
  408ce8:	ldr	w1, [x19, #800]
  408cec:	cbz	w1, 408cfc <ferror@plt+0x62ac>
  408cf0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408cf4:	add	x0, x0, #0x1d5
  408cf8:	bl	407138 <ferror@plt+0x46e8>
  408cfc:	ldr	w1, [x19, #804]
  408d00:	cbnz	w1, 408d0c <ferror@plt+0x62bc>
  408d04:	ldr	w8, [x19, #808]
  408d08:	cbz	w8, 408d1c <ferror@plt+0x62cc>
  408d0c:	ldr	w2, [x19, #808]
  408d10:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d14:	add	x0, x0, #0x1e1
  408d18:	bl	407138 <ferror@plt+0x46e8>
  408d1c:	ldr	w1, [x19, #812]
  408d20:	cbz	w1, 408d30 <ferror@plt+0x62e0>
  408d24:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d28:	add	x0, x0, #0x1f0
  408d2c:	bl	407138 <ferror@plt+0x46e8>
  408d30:	ldr	w1, [x19, #816]
  408d34:	cbz	w1, 408d50 <ferror@plt+0x6300>
  408d38:	ldr	w8, [x19, #552]
  408d3c:	cmp	w8, #0xa
  408d40:	b.eq	408d50 <ferror@plt+0x6300>  // b.none
  408d44:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d48:	add	x0, x0, #0x1f9
  408d4c:	bl	407138 <ferror@plt+0x46e8>
  408d50:	ldr	w1, [x19, #840]
  408d54:	cbz	w1, 408d64 <ferror@plt+0x6314>
  408d58:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d5c:	add	x0, x0, #0x204
  408d60:	bl	407138 <ferror@plt+0x46e8>
  408d64:	ldr	w1, [x19, #820]
  408d68:	cbz	w1, 408d78 <ferror@plt+0x6328>
  408d6c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d70:	add	x0, x0, #0x213
  408d74:	bl	407138 <ferror@plt+0x46e8>
  408d78:	ldr	w1, [x19, #824]
  408d7c:	cmp	w1, #0x3
  408d80:	b.eq	408d90 <ferror@plt+0x6340>  // b.none
  408d84:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d88:	add	x0, x0, #0x21f
  408d8c:	bl	407138 <ferror@plt+0x46e8>
  408d90:	ldr	w1, [x19, #844]
  408d94:	cbz	w1, 408da4 <ferror@plt+0x6354>
  408d98:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408d9c:	add	x0, x0, #0x22e
  408da0:	bl	407138 <ferror@plt+0x46e8>
  408da4:	ldr	d0, [x19, #848]
  408da8:	fcmp	d0, #0.0
  408dac:	b.eq	408dbc <ferror@plt+0x636c>  // b.none
  408db0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408db4:	add	x0, x0, #0x23d
  408db8:	bl	407138 <ferror@plt+0x46e8>
  408dbc:	ldr	w1, [x19, #864]
  408dc0:	cbz	w1, 408dd0 <ferror@plt+0x6380>
  408dc4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408dc8:	add	x0, x0, #0x249
  408dcc:	bl	407138 <ferror@plt+0x46e8>
  408dd0:	ldr	w1, [x19, #868]
  408dd4:	cbz	w1, 408de4 <ferror@plt+0x6394>
  408dd8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408ddc:	add	x0, x0, #0x257
  408de0:	bl	407138 <ferror@plt+0x46e8>
  408de4:	ldr	w1, [x19, #828]
  408de8:	cbz	w1, 408df8 <ferror@plt+0x63a8>
  408dec:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408df0:	add	x0, x0, #0x268
  408df4:	bl	407138 <ferror@plt+0x46e8>
  408df8:	ldr	d0, [x19, #856]
  408dfc:	fcmp	d0, #0.0
  408e00:	b.eq	408e10 <ferror@plt+0x63c0>  // b.none
  408e04:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408e08:	add	x0, x0, #0x274
  408e0c:	bl	407138 <ferror@plt+0x46e8>
  408e10:	ldp	x20, x19, [sp, #80]
  408e14:	ldp	x29, x30, [sp, #64]
  408e18:	add	sp, sp, #0x60
  408e1c:	ret
  408e20:	stp	x29, x30, [sp, #-32]!
  408e24:	str	x19, [sp, #16]
  408e28:	mov	x19, x0
  408e2c:	ldrb	w0, [x0]
  408e30:	mov	w8, #0x4                   	// #4
  408e34:	mov	w9, #0x10                  	// #16
  408e38:	add	x2, x19, #0x4
  408e3c:	cmp	w0, #0xa
  408e40:	csel	w1, w9, w8, eq  // eq = none
  408e44:	mov	x29, sp
  408e48:	bl	40db28 <ferror@plt+0xb0d8>
  408e4c:	ldrb	w2, [x19, #1]
  408e50:	mov	x1, x0
  408e54:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408e58:	add	x0, x0, #0x290
  408e5c:	bl	407138 <ferror@plt+0x46e8>
  408e60:	ldrh	w1, [x19, #2]
  408e64:	adrp	x2, 418000 <ferror@plt+0x155b0>
  408e68:	add	x0, x19, #0x14
  408e6c:	add	x2, x2, #0x297
  408e70:	bl	40dde0 <ferror@plt+0xb390>
  408e74:	ldr	x19, [sp, #16]
  408e78:	ldp	x29, x30, [sp], #32
  408e7c:	ret
  408e80:	stp	x29, x30, [sp, #-16]!
  408e84:	mov	x29, sp
  408e88:	cbz	x0, 408ed4 <ferror@plt+0x6484>
  408e8c:	bl	409060 <ferror@plt+0x6610>
  408e90:	and	w8, w0, #0xffff
  408e94:	cmp	w8, #0x304
  408e98:	b.eq	408eb0 <ferror@plt+0x6460>  // b.none
  408e9c:	cmp	w8, #0x303
  408ea0:	b.ne	408ec4 <ferror@plt+0x6474>  // b.any
  408ea4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408ea8:	add	x0, x0, #0x29a
  408eac:	b	408eb8 <ferror@plt+0x6468>
  408eb0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408eb4:	add	x0, x0, #0x2a8
  408eb8:	bl	407138 <ferror@plt+0x46e8>
  408ebc:	ldp	x29, x30, [sp], #16
  408ec0:	ret
  408ec4:	and	w1, w0, #0xffff
  408ec8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408ecc:	add	x0, x0, #0x2b6
  408ed0:	bl	407138 <ferror@plt+0x46e8>
  408ed4:	ldp	x29, x30, [sp], #16
  408ed8:	ret
  408edc:	stp	x29, x30, [sp, #-16]!
  408ee0:	mov	x29, sp
  408ee4:	cbz	x0, 408f18 <ferror@plt+0x64c8>
  408ee8:	bl	409060 <ferror@plt+0x6610>
  408eec:	and	w8, w0, #0xffff
  408ef0:	cmp	w8, #0x34
  408ef4:	b.eq	408f0c <ferror@plt+0x64bc>  // b.none
  408ef8:	cmp	w8, #0x33
  408efc:	b.ne	408f18 <ferror@plt+0x64c8>  // b.any
  408f00:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f04:	add	x0, x0, #0x2cd
  408f08:	b	408f14 <ferror@plt+0x64c4>
  408f0c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f10:	add	x0, x0, #0x2e2
  408f14:	bl	407138 <ferror@plt+0x46e8>
  408f18:	ldp	x29, x30, [sp], #16
  408f1c:	ret
  408f20:	stp	x29, x30, [sp, #-32]!
  408f24:	str	x19, [sp, #16]
  408f28:	mov	x29, sp
  408f2c:	cbz	x1, 408fac <ferror@plt+0x655c>
  408f30:	mov	x19, x0
  408f34:	mov	x0, x1
  408f38:	bl	409060 <ferror@plt+0x6610>
  408f3c:	and	w2, w0, #0xffff
  408f40:	sub	w8, w2, #0x1
  408f44:	cmp	w8, #0x3
  408f48:	b.hi	408f70 <ferror@plt+0x6520>  // b.pmore
  408f4c:	adrp	x9, 415000 <ferror@plt+0x125b0>
  408f50:	add	x9, x9, #0x1b2
  408f54:	adr	x10, 408f64 <ferror@plt+0x6514>
  408f58:	ldrb	w11, [x9, x8]
  408f5c:	add	x10, x10, x11, lsl #2
  408f60:	br	x10
  408f64:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f68:	add	x0, x0, #0x2f7
  408f6c:	b	408fa4 <ferror@plt+0x6554>
  408f70:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f74:	add	x0, x0, #0x320
  408f78:	mov	x1, x19
  408f7c:	bl	407138 <ferror@plt+0x46e8>
  408f80:	b	408fac <ferror@plt+0x655c>
  408f84:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f88:	add	x0, x0, #0x301
  408f8c:	b	408fa4 <ferror@plt+0x6554>
  408f90:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408f94:	add	x0, x0, #0x309
  408f98:	b	408fa4 <ferror@plt+0x6554>
  408f9c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  408fa0:	add	x0, x0, #0x311
  408fa4:	mov	x1, x19
  408fa8:	bl	407138 <ferror@plt+0x46e8>
  408fac:	ldr	x19, [sp, #16]
  408fb0:	ldp	x29, x30, [sp], #32
  408fb4:	ret
  408fb8:	stp	x29, x30, [sp, #-32]!
  408fbc:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  408fc0:	ldr	w8, [x8, #1720]
  408fc4:	str	x19, [sp, #16]
  408fc8:	mov	x19, x0
  408fcc:	mov	x29, sp
  408fd0:	cbz	w8, 408fe0 <ferror@plt+0x6590>
  408fd4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  408fd8:	add	x1, x1, #0x27f
  408fdc:	b	409048 <ferror@plt+0x65f8>
  408fe0:	mov	x8, #0x848000000000        	// #145685290680320
  408fe4:	movk	x8, #0x412e, lsl #48
  408fe8:	fmov	d1, x8
  408fec:	fcmp	d0, d1
  408ff0:	b.le	409010 <ferror@plt+0x65c0>
  408ff4:	mov	x8, #0x848000000000        	// #145685290680320
  408ff8:	movk	x8, #0x412e, lsl #48
  408ffc:	fmov	d1, x8
  409000:	adrp	x1, 418000 <ferror@plt+0x155b0>
  409004:	fdiv	d0, d0, d1
  409008:	add	x1, x1, #0x284
  40900c:	b	409048 <ferror@plt+0x65f8>
  409010:	mov	x8, #0x400000000000        	// #70368744177664
  409014:	movk	x8, #0x408f, lsl #48
  409018:	fmov	d1, x8
  40901c:	fcmp	d0, d1
  409020:	b.le	409040 <ferror@plt+0x65f0>
  409024:	mov	x8, #0x400000000000        	// #70368744177664
  409028:	movk	x8, #0x408f, lsl #48
  40902c:	fmov	d1, x8
  409030:	adrp	x1, 418000 <ferror@plt+0x155b0>
  409034:	fdiv	d0, d0, d1
  409038:	add	x1, x1, #0x28a
  40903c:	b	409048 <ferror@plt+0x65f8>
  409040:	adrp	x1, 417000 <ferror@plt+0x145b0>
  409044:	add	x1, x1, #0xfa5
  409048:	mov	x0, x19
  40904c:	bl	402440 <sprintf@plt>
  409050:	mov	x0, x19
  409054:	ldr	x19, [sp, #16]
  409058:	ldp	x29, x30, [sp], #32
  40905c:	ret
  409060:	ldrh	w0, [x0, #4]
  409064:	ret
  409068:	sub	sp, sp, #0x40
  40906c:	mov	w8, #0x100                 	// #256
  409070:	stp	x29, x30, [sp, #32]
  409074:	str	x1, [sp, #8]
  409078:	str	w8, [sp, #16]
  40907c:	str	xzr, [sp, #24]
  409080:	ldrb	w8, [x0, #16]
  409084:	str	x19, [sp, #48]
  409088:	mov	w19, #0xffffffff            	// #-1
  40908c:	add	x29, sp, #0x20
  409090:	sub	w8, w8, #0x1
  409094:	cmp	w8, #0x2b
  409098:	b.hi	4090f0 <ferror@plt+0x66a0>  // b.pmore
  40909c:	adrp	x9, 415000 <ferror@plt+0x125b0>
  4090a0:	add	x9, x9, #0x1b6
  4090a4:	adr	x10, 4090b4 <ferror@plt+0x6664>
  4090a8:	ldrb	w11, [x9, x8]
  4090ac:	add	x10, x10, x11, lsl #2
  4090b0:	br	x10
  4090b4:	ldr	x8, [sp, #8]
  4090b8:	add	x1, sp, #0x8
  4090bc:	ldr	x8, [x8, #32]
  4090c0:	str	x8, [sp, #24]
  4090c4:	bl	4060d8 <ferror@plt+0x3688>
  4090c8:	mov	w19, w0
  4090cc:	b	4090f0 <ferror@plt+0x66a0>
  4090d0:	bl	409114 <ferror@plt+0x66c4>
  4090d4:	b	4090ec <ferror@plt+0x669c>
  4090d8:	bl	409738 <ferror@plt+0x6ce8>
  4090dc:	b	4090ec <ferror@plt+0x669c>
  4090e0:	bl	409804 <ferror@plt+0x6db4>
  4090e4:	b	4090ec <ferror@plt+0x669c>
  4090e8:	bl	4098b4 <ferror@plt+0x6e64>
  4090ec:	mov	w19, wzr
  4090f0:	bl	405684 <ferror@plt+0x2c34>
  4090f4:	mov	w0, w19
  4090f8:	ldr	x19, [sp, #48]
  4090fc:	ldp	x29, x30, [sp, #32]
  409100:	add	sp, sp, #0x40
  409104:	ret
  409108:	bl	40933c <ferror@plt+0x68ec>
  40910c:	mov	w19, w0
  409110:	b	4090f0 <ferror@plt+0x66a0>
  409114:	stp	x29, x30, [sp, #-64]!
  409118:	str	x28, [sp, #16]
  40911c:	stp	x22, x21, [sp, #32]
  409120:	stp	x20, x19, [sp, #48]
  409124:	mov	x29, sp
  409128:	sub	sp, sp, #0x330
  40912c:	mov	x19, x1
  409130:	mov	x20, x0
  409134:	add	x0, sp, #0x8
  409138:	mov	w2, #0x268                 	// #616
  40913c:	mov	w1, wzr
  409140:	bl	4025b0 <memset@plt>
  409144:	adrp	x8, 416000 <ferror@plt+0x135b0>
  409148:	add	x8, x8, #0x95e
  40914c:	str	x8, [sp, #600]
  409150:	str	x8, [sp, #608]
  409154:	ldr	w8, [x20]
  409158:	add	x2, x20, #0x20
  40915c:	sub	x0, x29, #0x40
  409160:	mov	w1, #0x7                   	// #7
  409164:	sub	w3, w8, #0x20
  409168:	bl	4149a0 <ferror@plt+0x11f50>
  40916c:	ldrb	w8, [x20, #17]
  409170:	mov	w9, #0x1                   	// #1
  409174:	add	x0, sp, #0x8
  409178:	mov	x1, x19
  40917c:	str	w8, [sp, #16]
  409180:	ldrb	w8, [x20, #18]
  409184:	str	w8, [sp, #560]
  409188:	ldr	w8, [x20, #20]
  40918c:	strh	w9, [sp, #294]
  409190:	strh	w9, [sp, #30]
  409194:	str	w8, [sp, #552]
  409198:	str	w8, [sp, #572]
  40919c:	bl	409a3c <ferror@plt+0x6fec>
  4091a0:	tbnz	w0, #0, 409320 <ferror@plt+0x68d0>
  4091a4:	ldur	x8, [x29, #-32]
  4091a8:	cbz	x8, 4091bc <ferror@plt+0x676c>
  4091ac:	ldr	w9, [x8, #4]
  4091b0:	str	w9, [sp, #564]
  4091b4:	ldr	w8, [x8, #8]
  4091b8:	str	w8, [sp, #568]
  4091bc:	ldur	x1, [x29, #-64]
  4091c0:	cbz	x1, 409220 <ferror@plt+0x67d0>
  4091c4:	ldrh	w22, [x1], #4
  4091c8:	sub	x0, x29, #0xc0
  4091cc:	sub	x21, x29, #0xc0
  4091d0:	sub	x20, x22, #0x4
  4091d4:	mov	x2, x20
  4091d8:	bl	402330 <memcpy@plt>
  4091dc:	strb	wzr, [x21, x20]
  4091e0:	ldurb	w8, [x29, #-192]
  4091e4:	cbnz	w8, 409218 <ferror@plt+0x67c8>
  4091e8:	cmp	w22, #0x5
  4091ec:	b.cc	409218 <ferror@plt+0x67c8>  // b.lo, b.ul, b.last
  4091f0:	sub	x8, x29, #0xc0
  4091f4:	mov	w9, #0x40                  	// #64
  4091f8:	b	409208 <ferror@plt+0x67b8>
  4091fc:	subs	x20, x20, #0x1
  409200:	add	x8, x8, #0x1
  409204:	b.eq	409218 <ferror@plt+0x67c8>  // b.none
  409208:	ldrb	w10, [x8]
  40920c:	cbnz	w10, 4091fc <ferror@plt+0x67ac>
  409210:	strb	w9, [x8]
  409214:	b	4091fc <ferror@plt+0x67ac>
  409218:	str	x21, [sp, #600]
  40921c:	str	x21, [sp, #32]
  409220:	ldur	x0, [x29, #-48]
  409224:	cbz	x0, 409230 <ferror@plt+0x67e0>
  409228:	bl	406e24 <ferror@plt+0x43d4>
  40922c:	str	w0, [sp, #556]
  409230:	ldr	x0, [x19, #16]
  409234:	cbz	x0, 409244 <ferror@plt+0x67f4>
  409238:	add	x1, sp, #0x8
  40923c:	bl	4068d4 <ferror@plt+0x3e84>
  409240:	cbz	w0, 409320 <ferror@plt+0x68d0>
  409244:	add	x0, sp, #0x8
  409248:	bl	409aa8 <ferror@plt+0x7058>
  40924c:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  409250:	ldrb	w8, [x8, #3636]
  409254:	cmp	w8, #0x1
  409258:	b.ne	409268 <ferror@plt+0x6818>  // b.any
  40925c:	sub	x0, x29, #0x40
  409260:	mov	w1, #0x5                   	// #5
  409264:	bl	4084e0 <ferror@plt+0x5a90>
  409268:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40926c:	ldr	w8, [x8, #1672]
  409270:	cbz	w8, 409320 <ferror@plt+0x68d0>
  409274:	ldur	x0, [x29, #-16]
  409278:	cbz	x0, 4092a8 <ferror@plt+0x6858>
  40927c:	bl	406e2c <ferror@plt+0x43dc>
  409280:	tst	w0, #0x1
  409284:	mov	w8, #0x2d                  	// #45
  409288:	mov	w9, #0x3c                  	// #60
  40928c:	csel	w1, w9, w8, eq  // eq = none
  409290:	tst	w0, #0x2
  409294:	mov	w9, #0x3e                  	// #62
  409298:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40929c:	csel	w2, w9, w8, eq  // eq = none
  4092a0:	add	x0, x0, #0xb97
  4092a4:	bl	407138 <ferror@plt+0x46e8>
  4092a8:	ldur	x8, [x29, #-56]
  4092ac:	cbz	x8, 4092e0 <ferror@plt+0x6890>
  4092b0:	ldp	w19, w20, [x8, #4]
  4092b4:	mov	x0, x20
  4092b8:	bl	4026d0 <gnu_dev_major@plt>
  4092bc:	mov	w21, w0
  4092c0:	mov	x0, x20
  4092c4:	bl	402850 <gnu_dev_minor@plt>
  4092c8:	mov	w3, w0
  4092cc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4092d0:	add	x0, x0, #0x376
  4092d4:	mov	w1, w19
  4092d8:	mov	w2, w21
  4092dc:	bl	407138 <ferror@plt+0x46e8>
  4092e0:	ldur	x20, [x29, #-40]
  4092e4:	cbz	x20, 409320 <ferror@plt+0x68d0>
  4092e8:	ldrh	w8, [x20], #4
  4092ec:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4092f0:	add	x0, x0, #0x388
  4092f4:	sub	x19, x8, #0x4
  4092f8:	bl	407138 <ferror@plt+0x46e8>
  4092fc:	lsr	x21, x19, #2
  409300:	cbz	x21, 409320 <ferror@plt+0x68d0>
  409304:	adrp	x19, 418000 <ferror@plt+0x155b0>
  409308:	add	x19, x19, #0x5e9
  40930c:	ldr	w1, [x20], #4
  409310:	mov	x0, x19
  409314:	bl	407138 <ferror@plt+0x46e8>
  409318:	subs	x21, x21, #0x1
  40931c:	b.ne	40930c <ferror@plt+0x68bc>  // b.any
  409320:	mov	w0, wzr
  409324:	add	sp, sp, #0x330
  409328:	ldp	x20, x19, [sp, #48]
  40932c:	ldp	x22, x21, [sp, #32]
  409330:	ldr	x28, [sp, #16]
  409334:	ldp	x29, x30, [sp], #64
  409338:	ret
  40933c:	stp	x29, x30, [sp, #-96]!
  409340:	str	x28, [sp, #16]
  409344:	stp	x26, x25, [sp, #32]
  409348:	stp	x24, x23, [sp, #48]
  40934c:	stp	x22, x21, [sp, #64]
  409350:	stp	x20, x19, [sp, #80]
  409354:	mov	x29, sp
  409358:	sub	sp, sp, #0x2b0
  40935c:	mov	x22, x1
  409360:	mov	x19, x0
  409364:	add	x0, sp, #0x8
  409368:	mov	w2, #0x268                 	// #616
  40936c:	mov	w1, wzr
  409370:	bl	4025b0 <memset@plt>
  409374:	mov	x2, x19
  409378:	ldr	w8, [x2], #32
  40937c:	sub	x0, x29, #0x40
  409380:	mov	w1, #0x7                   	// #7
  409384:	mov	w21, #0x7                   	// #7
  409388:	sub	w3, w8, #0x20
  40938c:	bl	4149a0 <ferror@plt+0x11f50>
  409390:	ldur	x20, [x29, #-16]
  409394:	cbz	x20, 409420 <ferror@plt+0x69d0>
  409398:	ldrb	w8, [x19, #17]
  40939c:	add	x0, x19, #0x18
  4093a0:	str	w8, [sp, #16]
  4093a4:	ldrh	w8, [x19, #18]
  4093a8:	strh	w8, [sp, #20]
  4093ac:	ldr	w8, [x19, #20]
  4093b0:	str	w21, [sp, #560]
  4093b4:	str	w8, [sp, #572]
  4093b8:	bl	406e1c <ferror@plt+0x43cc>
  4093bc:	str	x0, [sp, #592]
  4093c0:	ldr	w8, [x20, #4]
  4093c4:	ldur	x25, [x29, #-64]
  4093c8:	str	w8, [sp, #564]
  4093cc:	cbz	x25, 4093dc <ferror@plt+0x698c>
  4093d0:	ldr	w8, [x25, #4]!
  4093d4:	str	w8, [sp, #584]
  4093d8:	str	w8, [sp, #552]
  4093dc:	ldur	x0, [x29, #-24]
  4093e0:	cbz	x0, 4093ec <ferror@plt+0x699c>
  4093e4:	bl	406e24 <ferror@plt+0x43d4>
  4093e8:	str	w0, [sp, #576]
  4093ec:	ldp	x26, x24, [x29, #-48]
  4093f0:	ldur	x0, [x29, #-32]
  4093f4:	add	x8, x26, #0x4
  4093f8:	cmp	x26, #0x0
  4093fc:	add	x9, x24, #0x4
  409400:	csel	x21, xzr, x8, eq  // eq = none
  409404:	cmp	x24, #0x0
  409408:	csel	x20, xzr, x9, eq  // eq = none
  40940c:	cbz	x0, 409428 <ferror@plt+0x69d8>
  409410:	bl	406e24 <ferror@plt+0x43d4>
  409414:	mov	w19, w0
  409418:	mov	w23, #0x1                   	// #1
  40941c:	b	409430 <ferror@plt+0x69e0>
  409420:	mov	w0, #0xffffffff            	// #-1
  409424:	b	409718 <ferror@plt+0x6cc8>
  409428:	mov	w19, wzr
  40942c:	mov	w23, wzr
  409430:	add	x0, sp, #0x8
  409434:	mov	x1, x22
  409438:	bl	409b54 <ferror@plt+0x7104>
  40943c:	cbnz	w0, 409714 <ferror@plt+0x6cc4>
  409440:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  409444:	ldr	w8, [x8, #1672]
  409448:	adrp	x22, 436000 <stdin@@GLIBC_2.17+0x7218>
  40944c:	cbz	w8, 409680 <ferror@plt+0x6c30>
  409450:	cbz	x25, 4094d0 <ferror@plt+0x6a80>
  409454:	ldr	w8, [x22, #1676]
  409458:	ldr	w1, [x25, #4]
  40945c:	adrp	x9, 418000 <ferror@plt+0x155b0>
  409460:	adrp	x10, 418000 <ferror@plt+0x155b0>
  409464:	add	x9, x9, #0x390
  409468:	add	x10, x10, #0x398
  40946c:	cmp	w8, #0x0
  409470:	csel	x0, x10, x9, eq  // eq = none
  409474:	bl	407138 <ferror@plt+0x46e8>
  409478:	ldr	w1, [x25, #12]
  40947c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409480:	add	x0, x0, #0x3a1
  409484:	bl	407138 <ferror@plt+0x46e8>
  409488:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40948c:	add	x0, x0, #0x3b0
  409490:	bl	407138 <ferror@plt+0x46e8>
  409494:	ldrb	w8, [x25, #20]
  409498:	tbnz	w8, #0, 4095b0 <ferror@plt+0x6b60>
  40949c:	ldrb	w8, [x25, #20]
  4094a0:	tbnz	w8, #1, 4095c4 <ferror@plt+0x6b74>
  4094a4:	ldrb	w8, [x25, #20]
  4094a8:	tbnz	w8, #2, 4095d8 <ferror@plt+0x6b88>
  4094ac:	ldrb	w8, [x25, #20]
  4094b0:	tbnz	w8, #3, 4095ec <ferror@plt+0x6b9c>
  4094b4:	ldrb	w8, [x25, #20]
  4094b8:	tbnz	w8, #4, 409600 <ferror@plt+0x6bb0>
  4094bc:	ldr	w8, [x25, #20]
  4094c0:	cbz	w8, 409614 <ferror@plt+0x6bc4>
  4094c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4094c8:	add	x0, x0, #0x3e2
  4094cc:	bl	407138 <ferror@plt+0x46e8>
  4094d0:	cbz	x26, 409508 <ferror@plt+0x6ab8>
  4094d4:	ldr	w8, [x22, #1676]
  4094d8:	adrp	x9, 418000 <ferror@plt+0x155b0>
  4094dc:	adrp	x10, 418000 <ferror@plt+0x155b0>
  4094e0:	add	x9, x9, #0x3e5
  4094e4:	add	x10, x10, #0x3ef
  4094e8:	cmp	w8, #0x0
  4094ec:	csel	x0, x10, x9, eq  // eq = none
  4094f0:	bl	407138 <ferror@plt+0x46e8>
  4094f4:	mov	x0, x21
  4094f8:	bl	409c4c <ferror@plt+0x71fc>
  4094fc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409500:	add	x0, x0, #0x3e3
  409504:	bl	407138 <ferror@plt+0x46e8>
  409508:	cbz	x24, 409540 <ferror@plt+0x6af0>
  40950c:	ldr	w8, [x22, #1676]
  409510:	adrp	x9, 418000 <ferror@plt+0x155b0>
  409514:	adrp	x10, 418000 <ferror@plt+0x155b0>
  409518:	add	x9, x9, #0x3fa
  40951c:	add	x10, x10, #0x404
  409520:	cmp	w8, #0x0
  409524:	csel	x0, x10, x9, eq  // eq = none
  409528:	bl	407138 <ferror@plt+0x46e8>
  40952c:	mov	x0, x20
  409530:	bl	409c4c <ferror@plt+0x71fc>
  409534:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409538:	add	x0, x0, #0x3e3
  40953c:	bl	407138 <ferror@plt+0x46e8>
  409540:	cbz	w23, 409680 <ferror@plt+0x6c30>
  409544:	ldr	w8, [x22, #1676]
  409548:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40954c:	adrp	x10, 418000 <ferror@plt+0x155b0>
  409550:	add	x9, x9, #0x40f
  409554:	add	x10, x10, #0x418
  409558:	cmp	w8, #0x0
  40955c:	csel	x0, x10, x9, eq  // eq = none
  409560:	lsr	w20, w19, #16
  409564:	bl	407138 <ferror@plt+0x46e8>
  409568:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40956c:	and	w1, w19, #0xffff
  409570:	add	x0, x0, #0x422
  409574:	bl	407138 <ferror@plt+0x46e8>
  409578:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40957c:	add	x0, x0, #0x429
  409580:	bl	407138 <ferror@plt+0x46e8>
  409584:	cmp	w20, #0x5
  409588:	b.hi	409624 <ferror@plt+0x6bd4>  // b.pmore
  40958c:	adrp	x8, 415000 <ferror@plt+0x125b0>
  409590:	add	x8, x8, #0x1e2
  409594:	adr	x9, 4095a4 <ferror@plt+0x6b54>
  409598:	ldrb	w10, [x8, x20]
  40959c:	add	x9, x9, x10, lsl #2
  4095a0:	br	x9
  4095a4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4095a8:	add	x0, x0, #0x42f
  4095ac:	b	409670 <ferror@plt+0x6c20>
  4095b0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4095b4:	add	x0, x0, #0x3b9
  4095b8:	bl	407138 <ferror@plt+0x46e8>
  4095bc:	ldrb	w8, [x25, #20]
  4095c0:	tbz	w8, #1, 4094a4 <ferror@plt+0x6a54>
  4095c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4095c8:	add	x0, x0, #0x3c1
  4095cc:	bl	407138 <ferror@plt+0x46e8>
  4095d0:	ldrb	w8, [x25, #20]
  4095d4:	tbz	w8, #2, 4094ac <ferror@plt+0x6a5c>
  4095d8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4095dc:	add	x0, x0, #0x3ca
  4095e0:	bl	407138 <ferror@plt+0x46e8>
  4095e4:	ldrb	w8, [x25, #20]
  4095e8:	tbz	w8, #3, 4094b4 <ferror@plt+0x6a64>
  4095ec:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4095f0:	add	x0, x0, #0x3d3
  4095f4:	bl	407138 <ferror@plt+0x46e8>
  4095f8:	ldrb	w8, [x25, #20]
  4095fc:	tbz	w8, #4, 4094bc <ferror@plt+0x6a6c>
  409600:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409604:	add	x0, x0, #0x3dc
  409608:	bl	407138 <ferror@plt+0x46e8>
  40960c:	ldr	w8, [x25, #20]
  409610:	cbnz	w8, 4094c4 <ferror@plt+0x6a74>
  409614:	adrp	x0, 419000 <ferror@plt+0x165b0>
  409618:	add	x0, x0, #0x6dc
  40961c:	bl	407138 <ferror@plt+0x46e8>
  409620:	b	4094c4 <ferror@plt+0x6a74>
  409624:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409628:	add	x0, x0, #0xdc3
  40962c:	mov	w1, w20
  409630:	bl	407138 <ferror@plt+0x46e8>
  409634:	b	409674 <ferror@plt+0x6c24>
  409638:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40963c:	add	x0, x0, #0x434
  409640:	b	409670 <ferror@plt+0x6c20>
  409644:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409648:	add	x0, x0, #0x437
  40964c:	b	409670 <ferror@plt+0x6c20>
  409650:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409654:	add	x0, x0, #0x43b
  409658:	b	409670 <ferror@plt+0x6c20>
  40965c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409660:	add	x0, x0, #0x440
  409664:	b	409670 <ferror@plt+0x6c20>
  409668:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40966c:	add	x0, x0, #0x447
  409670:	bl	407138 <ferror@plt+0x46e8>
  409674:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409678:	add	x0, x0, #0x3e3
  40967c:	bl	407138 <ferror@plt+0x46e8>
  409680:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  409684:	ldr	w8, [x8, #3648]
  409688:	cbz	w8, 4096f8 <ferror@plt+0x6ca8>
  40968c:	ldur	x21, [x29, #-8]
  409690:	cbz	x21, 4096f8 <ferror@plt+0x6ca8>
  409694:	ldrh	w8, [x21], #4
  409698:	ldr	w10, [x22, #1676]
  40969c:	mov	x9, #0x7fffffffc           	// #34359738364
  4096a0:	adrp	x11, 418000 <ferror@plt+0x155b0>
  4096a4:	adrp	x12, 418000 <ferror@plt+0x155b0>
  4096a8:	add	x8, x8, x9
  4096ac:	add	x11, x11, #0x44a
  4096b0:	add	x12, x12, #0x45d
  4096b4:	cmp	w10, #0x0
  4096b8:	lsr	x19, x8, #3
  4096bc:	csel	x0, x12, x11, eq  // eq = none
  4096c0:	mov	w1, w19
  4096c4:	bl	407138 <ferror@plt+0x46e8>
  4096c8:	cbz	w19, 4096f8 <ferror@plt+0x6ca8>
  4096cc:	adrp	x20, 418000 <ferror@plt+0x155b0>
  4096d0:	add	x20, x20, #0x471
  4096d4:	ldrh	w1, [x21]
  4096d8:	ldrb	w2, [x21, #2]
  4096dc:	ldrb	w3, [x21, #3]
  4096e0:	ldr	w4, [x21, #4]
  4096e4:	mov	x0, x20
  4096e8:	bl	407138 <ferror@plt+0x46e8>
  4096ec:	subs	w19, w19, #0x1
  4096f0:	add	x21, x21, #0x8
  4096f4:	b.ne	4096d4 <ferror@plt+0x6c84>  // b.any
  4096f8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4096fc:	ldrb	w8, [x8, #3636]
  409700:	cmp	w8, #0x1
  409704:	b.ne	409714 <ferror@plt+0x6cc4>  // b.any
  409708:	sub	x0, x29, #0x40
  40970c:	mov	w1, #0x6                   	// #6
  409710:	bl	4084e0 <ferror@plt+0x5a90>
  409714:	mov	w0, wzr
  409718:	add	sp, sp, #0x2b0
  40971c:	ldp	x20, x19, [sp, #80]
  409720:	ldp	x22, x21, [sp, #64]
  409724:	ldp	x24, x23, [sp, #48]
  409728:	ldp	x26, x25, [sp, #32]
  40972c:	ldr	x28, [sp, #16]
  409730:	ldp	x29, x30, [sp], #96
  409734:	ret
  409738:	sub	sp, sp, #0x60
  40973c:	stp	x29, x30, [sp, #64]
  409740:	stp	x20, x19, [sp, #80]
  409744:	mov	x2, x0
  409748:	ldr	w8, [x2], #44
  40974c:	mov	x19, x1
  409750:	mov	x20, x0
  409754:	add	x0, sp, #0x18
  409758:	sub	w3, w8, #0x2c
  40975c:	mov	w1, #0x4                   	// #4
  409760:	add	x29, sp, #0x40
  409764:	bl	4149a0 <ferror@plt+0x11f50>
  409768:	ldr	x8, [sp, #32]
  40976c:	cbz	x8, 40977c <ferror@plt+0x6d2c>
  409770:	ldrh	w9, [x8]
  409774:	cmp	w9, #0x4
  409778:	b.ne	409794 <ferror@plt+0x6d44>  // b.any
  40977c:	mov	w3, wzr
  409780:	ldr	x8, [sp, #24]
  409784:	cbz	x8, 4097a0 <ferror@plt+0x6d50>
  409788:	ldr	w7, [x8, #4]
  40978c:	ldr	w8, [x8, #12]
  409790:	b	4097a4 <ferror@plt+0x6d54>
  409794:	ldr	w3, [x8, #4]
  409798:	ldr	x8, [sp, #24]
  40979c:	cbnz	x8, 409788 <ferror@plt+0x6d38>
  4097a0:	mov	w7, wzr
  4097a4:	ldrb	w1, [x20, #18]
  4097a8:	ldrb	w4, [x20, #19]
  4097ac:	ldp	w2, w5, [x20, #20]
  4097b0:	ldr	w6, [x20, #28]
  4097b4:	mov	x0, x19
  4097b8:	stp	xzr, xzr, [sp, #8]
  4097bc:	str	w8, [sp]
  4097c0:	bl	409cfc <ferror@plt+0x72ac>
  4097c4:	cbnz	w0, 4097f0 <ferror@plt+0x6da0>
  4097c8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  4097cc:	ldrb	w8, [x8, #3636]
  4097d0:	cmp	w8, #0x1
  4097d4:	b.ne	4097f0 <ferror@plt+0x6da0>  // b.any
  4097d8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4097dc:	add	x0, x0, #0xbc2
  4097e0:	bl	407138 <ferror@plt+0x46e8>
  4097e4:	add	x0, sp, #0x18
  4097e8:	mov	w1, wzr
  4097ec:	bl	4084e0 <ferror@plt+0x5a90>
  4097f0:	ldp	x20, x19, [sp, #80]
  4097f4:	ldp	x29, x30, [sp, #64]
  4097f8:	mov	w0, wzr
  4097fc:	add	sp, sp, #0x60
  409800:	ret
  409804:	stp	x29, x30, [sp, #-48]!
  409808:	stp	x28, x21, [sp, #16]
  40980c:	stp	x20, x19, [sp, #32]
  409810:	mov	x29, sp
  409814:	sub	sp, sp, #0x270
  409818:	mov	x19, x1
  40981c:	mov	x20, x0
  409820:	add	x0, sp, #0x8
  409824:	mov	w2, #0x268                 	// #616
  409828:	mov	w1, wzr
  40982c:	add	x21, sp, #0x8
  409830:	bl	4025b0 <memset@plt>
  409834:	ldrb	w8, [x20, #17]
  409838:	add	x0, x21, #0x10
  40983c:	str	w8, [sp, #16]
  409840:	ldp	w1, w8, [x20, #20]
  409844:	str	w8, [sp, #552]
  409848:	ldr	w8, [x20, #32]
  40984c:	str	w8, [sp, #556]
  409850:	ldrb	w8, [x20, #18]
  409854:	str	w8, [sp, #560]
  409858:	ldr	w8, [x20, #36]
  40985c:	str	w8, [sp, #572]
  409860:	bl	4033d0 <ferror@plt+0x980>
  409864:	ldr	w1, [x20, #28]
  409868:	add	x0, x21, #0x118
  40986c:	bl	4033d0 <ferror@plt+0x980>
  409870:	add	x0, sp, #0x8
  409874:	mov	x1, x19
  409878:	bl	409f8c <ferror@plt+0x753c>
  40987c:	tbnz	w0, #0, 40989c <ferror@plt+0x6e4c>
  409880:	ldr	x0, [x19, #16]
  409884:	cbz	x0, 409894 <ferror@plt+0x6e44>
  409888:	add	x1, sp, #0x8
  40988c:	bl	4068d4 <ferror@plt+0x3e84>
  409890:	cbz	w0, 40989c <ferror@plt+0x6e4c>
  409894:	add	x0, sp, #0x8
  409898:	bl	409fd0 <ferror@plt+0x7580>
  40989c:	mov	w0, wzr
  4098a0:	add	sp, sp, #0x270
  4098a4:	ldp	x20, x19, [sp, #32]
  4098a8:	ldp	x28, x21, [sp, #16]
  4098ac:	ldp	x29, x30, [sp], #48
  4098b0:	ret
  4098b4:	stp	x29, x30, [sp, #-96]!
  4098b8:	stp	x28, x27, [sp, #16]
  4098bc:	stp	x26, x25, [sp, #32]
  4098c0:	stp	x24, x23, [sp, #48]
  4098c4:	stp	x22, x21, [sp, #64]
  4098c8:	stp	x20, x19, [sp, #80]
  4098cc:	mov	x29, sp
  4098d0:	sub	sp, sp, #0x2b0
  4098d4:	mov	x19, x1
  4098d8:	mov	x20, x0
  4098dc:	mov	x0, sp
  4098e0:	mov	w2, #0x268                 	// #616
  4098e4:	mov	w1, wzr
  4098e8:	bl	4025b0 <memset@plt>
  4098ec:	ldr	w8, [x20]
  4098f0:	add	x2, x20, #0x20
  4098f4:	sub	x0, x29, #0x48
  4098f8:	mov	w1, #0x8                   	// #8
  4098fc:	sub	w3, w8, #0x20
  409900:	bl	4149a0 <ferror@plt+0x11f50>
  409904:	ldrb	w8, [x20, #17]
  409908:	mov	w9, #0x7                   	// #7
  40990c:	add	x0, x20, #0x18
  409910:	str	w8, [sp, #8]
  409914:	ldr	w8, [x20, #20]
  409918:	str	w9, [sp, #552]
  40991c:	str	w8, [sp, #564]
  409920:	bl	406e1c <ferror@plt+0x43cc>
  409924:	ldur	x8, [x29, #-64]
  409928:	str	x0, [sp, #584]
  40992c:	cbz	x8, 409940 <ferror@plt+0x6ef0>
  409930:	ldr	w9, [x8, #4]
  409934:	str	w9, [sp, #576]
  409938:	ldr	w8, [x8, #8]
  40993c:	str	w8, [sp, #544]
  409940:	ldur	x0, [x29, #-56]
  409944:	cbz	x0, 409950 <ferror@plt+0x6f00>
  409948:	bl	406e24 <ferror@plt+0x43d4>
  40994c:	str	w0, [sp, #568]
  409950:	ldp	x27, x26, [x29, #-48]
  409954:	ldp	x25, x9, [x29, #-32]
  409958:	ldp	x10, x8, [x29, #-16]
  40995c:	add	x11, x27, #0x4
  409960:	cmp	x27, #0x0
  409964:	add	x12, x26, #0x4
  409968:	csel	x24, xzr, x11, eq  // eq = none
  40996c:	cmp	x26, #0x0
  409970:	add	x13, x25, #0x4
  409974:	csel	x23, xzr, x12, eq  // eq = none
  409978:	cmp	x25, #0x0
  40997c:	csel	x20, xzr, x13, eq  // eq = none
  409980:	cmp	x9, #0x0
  409984:	add	x9, x9, #0x4
  409988:	csel	x21, xzr, x9, eq  // eq = none
  40998c:	cmp	x10, #0x0
  409990:	add	x9, x10, #0x4
  409994:	csel	x22, xzr, x9, eq  // eq = none
  409998:	cbz	x8, 4099a4 <ferror@plt+0x6f54>
  40999c:	ldr	w8, [x8, #4]
  4099a0:	str	w8, [sp, #556]
  4099a4:	mov	x0, sp
  4099a8:	mov	x1, x19
  4099ac:	bl	40a0a8 <ferror@plt+0x7658>
  4099b0:	cbnz	w0, 409a18 <ferror@plt+0x6fc8>
  4099b4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  4099b8:	ldr	w8, [x8, #1672]
  4099bc:	cbz	w8, 4099fc <ferror@plt+0x6fac>
  4099c0:	cbz	x27, 4099d4 <ferror@plt+0x6f84>
  4099c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4099c8:	add	x0, x0, #0x4ec
  4099cc:	mov	x1, x24
  4099d0:	bl	40a190 <ferror@plt+0x7740>
  4099d4:	cbz	x26, 4099e8 <ferror@plt+0x6f98>
  4099d8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4099dc:	add	x0, x0, #0x4ef
  4099e0:	mov	x1, x23
  4099e4:	bl	40a190 <ferror@plt+0x7740>
  4099e8:	cbz	x25, 4099fc <ferror@plt+0x6fac>
  4099ec:	mov	x0, x20
  4099f0:	mov	x1, x21
  4099f4:	mov	x2, x22
  4099f8:	bl	40a1f0 <ferror@plt+0x77a0>
  4099fc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  409a00:	ldrb	w8, [x8, #3636]
  409a04:	cmp	w8, #0x1
  409a08:	b.ne	409a18 <ferror@plt+0x6fc8>  // b.any
  409a0c:	sub	x0, x29, #0x48
  409a10:	mov	w1, #0x8                   	// #8
  409a14:	bl	4084e0 <ferror@plt+0x5a90>
  409a18:	mov	w0, wzr
  409a1c:	add	sp, sp, #0x2b0
  409a20:	ldp	x20, x19, [sp, #80]
  409a24:	ldp	x22, x21, [sp, #64]
  409a28:	ldp	x24, x23, [sp, #48]
  409a2c:	ldp	x26, x25, [sp, #32]
  409a30:	ldp	x28, x27, [sp, #16]
  409a34:	ldp	x29, x30, [sp], #96
  409a38:	ret
  409a3c:	ldr	w8, [x0, #8]
  409a40:	cmp	w8, #0x5
  409a44:	b.eq	409a90 <ferror@plt+0x7040>  // b.none
  409a48:	cmp	w8, #0x2
  409a4c:	b.eq	409a78 <ferror@plt+0x7028>  // b.none
  409a50:	cmp	w8, #0x1
  409a54:	b.ne	409aa0 <ferror@plt+0x7050>  // b.any
  409a58:	ldrb	w9, [x1]
  409a5c:	tbnz	w9, #5, 409a68 <ferror@plt+0x7018>
  409a60:	mov	w0, #0x1                   	// #1
  409a64:	ret
  409a68:	cmp	w8, #0x5
  409a6c:	b.eq	409a90 <ferror@plt+0x7040>  // b.none
  409a70:	cmp	w8, #0x2
  409a74:	b.ne	409aa0 <ferror@plt+0x7050>  // b.any
  409a78:	ldrb	w9, [x1]
  409a7c:	tbnz	w9, #4, 409a88 <ferror@plt+0x7038>
  409a80:	mov	w0, #0x1                   	// #1
  409a84:	ret
  409a88:	cmp	w8, #0x5
  409a8c:	b.ne	409aa0 <ferror@plt+0x7050>  // b.any
  409a90:	ldrb	w8, [x1]
  409a94:	tbnz	w8, #6, 409aa0 <ferror@plt+0x7050>
  409a98:	mov	w0, #0x1                   	// #1
  409a9c:	ret
  409aa0:	mov	w0, wzr
  409aa4:	ret
  409aa8:	sub	sp, sp, #0x50
  409aac:	stp	x29, x30, [sp, #32]
  409ab0:	stp	x22, x21, [sp, #48]
  409ab4:	stp	x20, x19, [sp, #64]
  409ab8:	add	x29, sp, #0x20
  409abc:	mov	x19, x0
  409ac0:	stp	xzr, xzr, [sp]
  409ac4:	stur	xzr, [sp, #22]
  409ac8:	str	xzr, [sp, #16]
  409acc:	bl	4078c4 <ferror@plt+0x4e74>
  409ad0:	ldr	x8, [x19, #592]
  409ad4:	ldr	w0, [x19, #544]
  409ad8:	adrp	x22, 416000 <ferror@plt+0x135b0>
  409adc:	add	x22, x22, #0x95e
  409ae0:	cmp	x8, #0x0
  409ae4:	mov	x1, sp
  409ae8:	csel	x20, x22, x8, eq  // eq = none
  409aec:	bl	40e3ec <ferror@plt+0xb99c>
  409af0:	adrp	x21, 419000 <ferror@plt+0x165b0>
  409af4:	add	x21, x21, #0x729
  409af8:	mov	x2, x0
  409afc:	mov	x0, x20
  409b00:	mov	x1, x21
  409b04:	mov	x3, xzr
  409b08:	bl	407ef0 <ferror@plt+0x54a0>
  409b0c:	ldr	x8, [x19, #600]
  409b10:	ldr	w0, [x19, #548]
  409b14:	mov	x1, sp
  409b18:	cmp	x8, #0x0
  409b1c:	csel	x20, x22, x8, eq  // eq = none
  409b20:	bl	40e3ec <ferror@plt+0xb99c>
  409b24:	mov	x2, x0
  409b28:	mov	x0, x20
  409b2c:	mov	x1, x21
  409b30:	mov	x3, xzr
  409b34:	bl	407ef0 <ferror@plt+0x54a0>
  409b38:	mov	x0, x19
  409b3c:	bl	407b34 <ferror@plt+0x50e4>
  409b40:	ldp	x20, x19, [sp, #64]
  409b44:	ldp	x22, x21, [sp, #48]
  409b48:	ldp	x29, x30, [sp, #32]
  409b4c:	add	sp, sp, #0x50
  409b50:	ret
  409b54:	sub	sp, sp, #0x30
  409b58:	mov	w8, #0x11                  	// #17
  409b5c:	stp	x29, x30, [sp, #16]
  409b60:	stp	x20, x19, [sp, #32]
  409b64:	strh	w8, [x0, #286]
  409b68:	strh	w8, [x0, #22]
  409b6c:	mov	x19, x0
  409b70:	ldr	x0, [x1, #16]
  409b74:	add	x29, sp, #0x10
  409b78:	cbz	x0, 409b90 <ferror@plt+0x7140>
  409b7c:	ldrh	w8, [x19, #12]
  409b80:	mov	x1, x19
  409b84:	str	w8, [x19, #24]
  409b88:	bl	4068d4 <ferror@plt+0x3e84>
  409b8c:	cbz	w0, 409c38 <ferror@plt+0x71e8>
  409b90:	mov	x0, x19
  409b94:	bl	4078c4 <ferror@plt+0x4e74>
  409b98:	ldrh	w0, [x19, #12]
  409b9c:	cmp	w0, #0x3
  409ba0:	b.ne	409bc0 <ferror@plt+0x7170>  // b.any
  409ba4:	adrp	x20, 416000 <ferror@plt+0x135b0>
  409ba8:	add	x20, x20, #0x95e
  409bac:	ldr	w0, [x19, #576]
  409bb0:	cbz	w0, 409bdc <ferror@plt+0x718c>
  409bb4:	bl	409cc8 <ferror@plt+0x7278>
  409bb8:	mov	x2, x0
  409bbc:	b	409be4 <ferror@plt+0x7194>
  409bc0:	bl	4033c4 <ferror@plt+0x974>
  409bc4:	mov	x1, sp
  409bc8:	mov	w2, #0x10                  	// #16
  409bcc:	bl	410830 <ferror@plt+0xdde0>
  409bd0:	mov	x20, x0
  409bd4:	ldr	w0, [x19, #576]
  409bd8:	cbnz	w0, 409bb4 <ferror@plt+0x7164>
  409bdc:	adrp	x2, 416000 <ferror@plt+0x135b0>
  409be0:	add	x2, x2, #0x95e
  409be4:	adrp	x1, 417000 <ferror@plt+0x145b0>
  409be8:	add	x1, x1, #0xa08
  409bec:	mov	x0, x20
  409bf0:	mov	x3, xzr
  409bf4:	bl	407ef0 <ferror@plt+0x54a0>
  409bf8:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409bfc:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409c00:	add	x0, x0, #0xbc3
  409c04:	add	x1, x1, #0x95e
  409c08:	mov	x2, x0
  409c0c:	mov	x3, xzr
  409c10:	bl	407ef0 <ferror@plt+0x54a0>
  409c14:	mov	x0, x19
  409c18:	bl	407b34 <ferror@plt+0x50e4>
  409c1c:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  409c20:	ldr	w8, [x8, #1672]
  409c24:	cbz	w8, 409c30 <ferror@plt+0x71e0>
  409c28:	mov	x0, x19
  409c2c:	bl	4070d4 <ferror@plt+0x4684>
  409c30:	mov	w0, wzr
  409c34:	b	409c3c <ferror@plt+0x71ec>
  409c38:	mov	w0, #0x1                   	// #1
  409c3c:	ldp	x20, x19, [sp, #32]
  409c40:	ldp	x29, x30, [sp, #16]
  409c44:	add	sp, sp, #0x30
  409c48:	ret
  409c4c:	stp	x29, x30, [sp, #-32]!
  409c50:	ldr	w1, [x0]
  409c54:	str	x19, [sp, #16]
  409c58:	mov	x19, x0
  409c5c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409c60:	add	x0, x0, #0x483
  409c64:	mov	x29, sp
  409c68:	bl	407138 <ferror@plt+0x46e8>
  409c6c:	ldr	w1, [x19, #4]
  409c70:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409c74:	add	x0, x0, #0x48f
  409c78:	bl	407138 <ferror@plt+0x46e8>
  409c7c:	ldr	w1, [x19, #8]
  409c80:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409c84:	add	x0, x0, #0x49a
  409c88:	bl	407138 <ferror@plt+0x46e8>
  409c8c:	ldr	w1, [x19, #12]
  409c90:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409c94:	add	x0, x0, #0x4a7
  409c98:	bl	407138 <ferror@plt+0x46e8>
  409c9c:	ldr	w1, [x19, #16]
  409ca0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409ca4:	add	x0, x0, #0x4b2
  409ca8:	bl	407138 <ferror@plt+0x46e8>
  409cac:	ldr	w1, [x19, #24]
  409cb0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409cb4:	add	x0, x0, #0x4ba
  409cb8:	bl	407138 <ferror@plt+0x46e8>
  409cbc:	ldr	x19, [sp, #16]
  409cc0:	ldp	x29, x30, [sp], #32
  409cc4:	ret
  409cc8:	stp	x29, x30, [sp, #-32]!
  409ccc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  409cd0:	ldrb	w8, [x8, #3676]
  409cd4:	str	x19, [sp, #16]
  409cd8:	mov	w19, w0
  409cdc:	mov	x29, sp
  409ce0:	tbnz	w8, #0, 409ce8 <ferror@plt+0x7298>
  409ce4:	bl	4057dc <ferror@plt+0x2d8c>
  409ce8:	mov	w0, w19
  409cec:	bl	4100ac <ferror@plt+0xd65c>
  409cf0:	ldr	x19, [sp, #16]
  409cf4:	ldp	x29, x30, [sp], #32
  409cf8:	ret
  409cfc:	stp	x29, x30, [sp, #-96]!
  409d00:	stp	x28, x27, [sp, #16]
  409d04:	stp	x26, x25, [sp, #32]
  409d08:	stp	x24, x23, [sp, #48]
  409d0c:	stp	x22, x21, [sp, #64]
  409d10:	stp	x20, x19, [sp, #80]
  409d14:	mov	x29, sp
  409d18:	sub	sp, sp, #0x330
  409d1c:	ldr	w27, [x29, #96]
  409d20:	mov	w23, w2
  409d24:	mov	w24, w1
  409d28:	mov	x26, x0
  409d2c:	add	x0, sp, #0xc8
  409d30:	mov	w2, #0x268                 	// #616
  409d34:	mov	w1, wzr
  409d38:	mov	w25, w7
  409d3c:	mov	w21, w6
  409d40:	mov	w20, w5
  409d44:	mov	w22, w4
  409d48:	mov	w19, w3
  409d4c:	bl	4025b0 <memset@plt>
  409d50:	mov	w8, #0x10                  	// #16
  409d54:	mov	w9, #0x7                   	// #7
  409d58:	movi	v0.2d, #0x0
  409d5c:	str	w25, [sp, #756]
  409d60:	str	w27, [sp, #760]
  409d64:	strh	w8, [sp, #222]
  409d68:	strh	w8, [sp, #486]
  409d6c:	str	w9, [sp, #752]
  409d70:	stp	q0, q0, [sp, #160]
  409d74:	stp	q0, q0, [sp, #128]
  409d78:	stp	q0, q0, [sp, #96]
  409d7c:	stp	q0, q0, [sp, #64]
  409d80:	ldr	x0, [x26, #16]
  409d84:	cbz	x0, 409da4 <ferror@plt+0x7354>
  409d88:	mov	w8, #0xffffffff            	// #-1
  409d8c:	add	x1, sp, #0xc8
  409d90:	str	w8, [sp, #748]
  409d94:	str	w23, [sp, #744]
  409d98:	str	w24, [sp, #224]
  409d9c:	bl	4068d4 <ferror@plt+0x3e84>
  409da0:	cbz	w0, 409df0 <ferror@plt+0x73a0>
  409da4:	add	x0, sp, #0xc8
  409da8:	bl	4078c4 <ferror@plt+0x4e74>
  409dac:	add	x1, sp, #0x80
  409db0:	mov	w2, #0x40                  	// #64
  409db4:	mov	w0, w24
  409db8:	bl	40f958 <ferror@plt+0xcf08>
  409dbc:	cmn	w23, #0x1
  409dc0:	mov	x24, x0
  409dc4:	b.eq	409de4 <ferror@plt+0x7394>  // b.none
  409dc8:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  409dcc:	ldr	w8, [x8, #1720]
  409dd0:	cbz	w8, 409df8 <ferror@plt+0x73a8>
  409dd4:	add	x1, sp, #0x40
  409dd8:	mov	w0, w23
  409ddc:	bl	40e3ec <ferror@plt+0xb99c>
  409de0:	b	409edc <ferror@plt+0x748c>
  409de4:	mov	w8, #0x2a                  	// #42
  409de8:	strb	w8, [sp, #64]
  409dec:	b	409edc <ferror@plt+0x748c>
  409df0:	mov	w0, #0x1                   	// #1
  409df4:	b	409f6c <ferror@plt+0x751c>
  409df8:	cbz	w23, 409e9c <ferror@plt+0x744c>
  409dfc:	cmp	w23, #0x1
  409e00:	b.lt	409ec0 <ferror@plt+0x7470>  // b.tstop
  409e04:	adrp	x0, 416000 <ferror@plt+0x135b0>
  409e08:	add	x0, x0, #0xc75
  409e0c:	bl	4029d0 <getenv@plt>
  409e10:	adrp	x8, 417000 <ferror@plt+0x145b0>
  409e14:	add	x8, x8, #0x9c5
  409e18:	cmp	x0, #0x0
  409e1c:	adrp	x2, 416000 <ferror@plt+0x135b0>
  409e20:	csel	x3, x8, x0, eq  // eq = none
  409e24:	add	x2, x2, #0xcbf
  409e28:	add	x0, sp, #0x40
  409e2c:	mov	w1, #0x40                  	// #64
  409e30:	mov	w4, w23
  409e34:	bl	4024c0 <snprintf@plt>
  409e38:	adrp	x1, 419000 <ferror@plt+0x165b0>
  409e3c:	add	x1, x1, #0x732
  409e40:	add	x0, sp, #0x40
  409e44:	bl	402880 <fopen64@plt>
  409e48:	cbz	x0, 409ec0 <ferror@plt+0x7470>
  409e4c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409e50:	add	x1, x1, #0xcca
  409e54:	add	x2, sp, #0x40
  409e58:	mov	x25, x0
  409e5c:	add	x26, sp, #0x40
  409e60:	bl	402560 <__isoc99_fscanf@plt>
  409e64:	cmp	w0, #0x1
  409e68:	b.ne	409ecc <ferror@plt+0x747c>  // b.any
  409e6c:	add	x0, sp, #0x40
  409e70:	bl	402360 <strlen@plt>
  409e74:	add	x8, x26, x0
  409e78:	mov	w9, #0x40                  	// #64
  409e7c:	adrp	x2, 418000 <ferror@plt+0x155b0>
  409e80:	sub	x1, x9, x0
  409e84:	add	x2, x2, #0x4c9
  409e88:	mov	x0, x8
  409e8c:	mov	w3, w23
  409e90:	bl	4024c0 <snprintf@plt>
  409e94:	mov	w26, #0x1                   	// #1
  409e98:	b	409ed0 <ferror@plt+0x7480>
  409e9c:	mov	w8, #0x656e                	// #25966
  409ea0:	mov	w9, #0x656b                	// #25963
  409ea4:	movk	w8, #0x6c, lsl #16
  409ea8:	movk	w9, #0x6e72, lsl #16
  409eac:	stur	w8, [sp, #67]
  409eb0:	str	w9, [sp, #64]
  409eb4:	mov	w26, #0x1                   	// #1
  409eb8:	cbnz	w26, 409edc <ferror@plt+0x748c>
  409ebc:	b	409dd4 <ferror@plt+0x7384>
  409ec0:	mov	w26, wzr
  409ec4:	cbnz	w26, 409edc <ferror@plt+0x748c>
  409ec8:	b	409dd4 <ferror@plt+0x7384>
  409ecc:	mov	w26, wzr
  409ed0:	mov	x0, x25
  409ed4:	bl	402500 <fclose@plt>
  409ed8:	cbz	w26, 409dd4 <ferror@plt+0x7384>
  409edc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  409ee0:	add	x1, x1, #0xa08
  409ee4:	add	x2, sp, #0x40
  409ee8:	mov	x0, x24
  409eec:	mov	x3, xzr
  409ef0:	bl	407ef0 <ferror@plt+0x54a0>
  409ef4:	cmp	w22, #0x1
  409ef8:	b.ne	409f2c <ferror@plt+0x74dc>  // b.any
  409efc:	add	x1, sp, #0x20
  409f00:	mov	w0, w21
  409f04:	bl	40e3ec <ferror@plt+0xb99c>
  409f08:	mov	x21, x0
  409f0c:	mov	x1, sp
  409f10:	mov	w0, w20
  409f14:	bl	40e3ec <ferror@plt+0xb99c>
  409f18:	adrp	x1, 417000 <ferror@plt+0x145b0>
  409f1c:	mov	x2, x0
  409f20:	add	x1, x1, #0xa08
  409f24:	mov	x0, x21
  409f28:	b	409f40 <ferror@plt+0x74f0>
  409f2c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  409f30:	adrp	x1, 416000 <ferror@plt+0x135b0>
  409f34:	add	x0, x0, #0xbc3
  409f38:	add	x1, x1, #0x95e
  409f3c:	mov	x2, x0
  409f40:	mov	x3, xzr
  409f44:	bl	407ef0 <ferror@plt+0x54a0>
  409f48:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  409f4c:	ldr	w8, [x8, #1672]
  409f50:	cbz	w8, 409f68 <ferror@plt+0x7518>
  409f54:	ldp	x1, x2, [x29, #104]
  409f58:	adrp	x0, 418000 <ferror@plt+0x155b0>
  409f5c:	add	x0, x0, #0x4cd
  409f60:	mov	w3, w19
  409f64:	bl	407138 <ferror@plt+0x46e8>
  409f68:	mov	w0, wzr
  409f6c:	add	sp, sp, #0x330
  409f70:	ldp	x20, x19, [sp, #80]
  409f74:	ldp	x22, x21, [sp, #64]
  409f78:	ldp	x24, x23, [sp, #48]
  409f7c:	ldp	x26, x25, [sp, #32]
  409f80:	ldp	x28, x27, [sp, #16]
  409f84:	ldp	x29, x30, [sp], #96
  409f88:	ret
  409f8c:	ldr	w8, [x0, #8]
  409f90:	cmp	w8, #0x2
  409f94:	b.eq	409fb8 <ferror@plt+0x7568>  // b.none
  409f98:	cmp	w8, #0x1
  409f9c:	b.ne	409fc8 <ferror@plt+0x7578>  // b.any
  409fa0:	ldrb	w9, [x1, #1]
  409fa4:	tbnz	w9, #3, 409fb0 <ferror@plt+0x7560>
  409fa8:	mov	w0, #0x1                   	// #1
  409fac:	ret
  409fb0:	cmp	w8, #0x2
  409fb4:	b.ne	409fc8 <ferror@plt+0x7578>  // b.any
  409fb8:	ldrb	w8, [x1, #1]
  409fbc:	tbnz	w8, #4, 409fc8 <ferror@plt+0x7578>
  409fc0:	mov	w0, #0x1                   	// #1
  409fc4:	ret
  409fc8:	mov	w0, wzr
  409fcc:	ret
  409fd0:	stp	x29, x30, [sp, #-32]!
  409fd4:	str	x19, [sp, #16]
  409fd8:	mov	x29, sp
  409fdc:	mov	x19, x0
  409fe0:	bl	4078c4 <ferror@plt+0x4e74>
  409fe4:	ldr	w1, [x19, #544]
  409fe8:	add	x0, x19, #0x10
  409fec:	bl	40a010 <ferror@plt+0x75c0>
  409ff0:	ldr	w1, [x19, #548]
  409ff4:	add	x0, x19, #0x118
  409ff8:	bl	40a010 <ferror@plt+0x75c0>
  409ffc:	mov	x0, x19
  40a000:	bl	407b34 <ferror@plt+0x50e4>
  40a004:	ldr	x19, [sp, #16]
  40a008:	ldp	x29, x30, [sp], #32
  40a00c:	ret
  40a010:	sub	sp, sp, #0x40
  40a014:	stp	x29, x30, [sp, #32]
  40a018:	ldr	w3, [x0, #8]
  40a01c:	str	x19, [sp, #48]
  40a020:	mov	w19, w1
  40a024:	add	x29, sp, #0x20
  40a028:	cmn	w3, #0x1
  40a02c:	b.eq	40a068 <ferror@plt+0x7618>  // b.none
  40a030:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40a034:	add	x2, x2, #0x5ea
  40a038:	sub	x0, x29, #0xc
  40a03c:	mov	w1, #0xb                   	// #11
  40a040:	bl	4024c0 <snprintf@plt>
  40a044:	cmn	w19, #0x1
  40a048:	b.eq	40a078 <ferror@plt+0x7628>  // b.none
  40a04c:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40a050:	add	x2, x2, #0x5ea
  40a054:	add	x0, sp, #0x8
  40a058:	mov	w1, #0xb                   	// #11
  40a05c:	mov	w3, w19
  40a060:	bl	4024c0 <snprintf@plt>
  40a064:	b	40a080 <ferror@plt+0x7630>
  40a068:	mov	w8, #0x2a                  	// #42
  40a06c:	sturh	w8, [x29, #-12]
  40a070:	cmn	w19, #0x1
  40a074:	b.ne	40a04c <ferror@plt+0x75fc>  // b.any
  40a078:	mov	w8, #0x2a                  	// #42
  40a07c:	strh	w8, [sp, #8]
  40a080:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a084:	add	x1, x1, #0xa08
  40a088:	sub	x0, x29, #0xc
  40a08c:	add	x2, sp, #0x8
  40a090:	mov	x3, xzr
  40a094:	bl	407ef0 <ferror@plt+0x54a0>
  40a098:	ldr	x19, [sp, #48]
  40a09c:	ldp	x29, x30, [sp, #32]
  40a0a0:	add	sp, sp, #0x40
  40a0a4:	ret
  40a0a8:	sub	sp, sp, #0x30
  40a0ac:	mov	w8, #0x2c                  	// #44
  40a0b0:	stp	x29, x30, [sp, #16]
  40a0b4:	stp	x20, x19, [sp, #32]
  40a0b8:	strh	w8, [x0, #286]
  40a0bc:	strh	w8, [x0, #22]
  40a0c0:	mov	x19, x0
  40a0c4:	ldr	x0, [x1, #16]
  40a0c8:	add	x29, sp, #0x10
  40a0cc:	cbz	x0, 40a0dc <ferror@plt+0x768c>
  40a0d0:	mov	x1, x19
  40a0d4:	bl	4068d4 <ferror@plt+0x3e84>
  40a0d8:	cbz	w0, 40a17c <ferror@plt+0x772c>
  40a0dc:	mov	x0, x19
  40a0e0:	bl	4078c4 <ferror@plt+0x4e74>
  40a0e4:	ldr	w0, [x19, #576]
  40a0e8:	cbz	w0, 40a120 <ferror@plt+0x76d0>
  40a0ec:	bl	409cc8 <ferror@plt+0x7278>
  40a0f0:	ldr	w3, [x19, #544]
  40a0f4:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40a0f8:	mov	x20, x0
  40a0fc:	add	x2, x2, #0x4f2
  40a100:	mov	x0, sp
  40a104:	mov	w1, #0x10                  	// #16
  40a108:	bl	4024c0 <snprintf@plt>
  40a10c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40a110:	add	x1, x1, #0xa08
  40a114:	mov	x2, sp
  40a118:	mov	x0, x20
  40a11c:	b	40a134 <ferror@plt+0x76e4>
  40a120:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a124:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40a128:	add	x0, x0, #0xbc3
  40a12c:	add	x1, x1, #0x95e
  40a130:	mov	x2, x0
  40a134:	mov	x3, xzr
  40a138:	bl	407ef0 <ferror@plt+0x54a0>
  40a13c:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40a140:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40a144:	add	x0, x0, #0xbc3
  40a148:	add	x1, x1, #0x95e
  40a14c:	mov	x2, x0
  40a150:	mov	x3, xzr
  40a154:	bl	407ef0 <ferror@plt+0x54a0>
  40a158:	mov	x0, x19
  40a15c:	bl	407b34 <ferror@plt+0x50e4>
  40a160:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40a164:	ldr	w8, [x8, #1672]
  40a168:	cbz	w8, 40a174 <ferror@plt+0x7724>
  40a16c:	mov	x0, x19
  40a170:	bl	4070d4 <ferror@plt+0x4684>
  40a174:	mov	w0, wzr
  40a178:	b	40a180 <ferror@plt+0x7730>
  40a17c:	mov	w0, #0x1                   	// #1
  40a180:	ldp	x20, x19, [sp, #32]
  40a184:	ldp	x29, x30, [sp, #16]
  40a188:	add	sp, sp, #0x30
  40a18c:	ret
  40a190:	stp	x29, x30, [sp, #-32]!
  40a194:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40a198:	ldr	w8, [x8, #1676]
  40a19c:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40a1a0:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40a1a4:	add	x9, x9, #0x4f6
  40a1a8:	add	x10, x10, #0x4fb
  40a1ac:	cmp	w8, #0x0
  40a1b0:	str	x19, [sp, #16]
  40a1b4:	mov	x19, x1
  40a1b8:	mov	x1, x0
  40a1bc:	csel	x0, x10, x9, eq  // eq = none
  40a1c0:	mov	x29, sp
  40a1c4:	bl	407138 <ferror@plt+0x46e8>
  40a1c8:	ldr	w1, [x19]
  40a1cc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a1d0:	add	x0, x0, #0x501
  40a1d4:	bl	407138 <ferror@plt+0x46e8>
  40a1d8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a1dc:	add	x0, x0, #0x3e3
  40a1e0:	bl	407138 <ferror@plt+0x46e8>
  40a1e4:	ldr	x19, [sp, #16]
  40a1e8:	ldp	x29, x30, [sp], #32
  40a1ec:	ret
  40a1f0:	stp	x29, x30, [sp, #-48]!
  40a1f4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40a1f8:	ldr	w8, [x8, #1676]
  40a1fc:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40a200:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40a204:	add	x9, x9, #0x50c
  40a208:	add	x10, x10, #0x514
  40a20c:	cmp	w8, #0x0
  40a210:	str	x21, [sp, #16]
  40a214:	mov	x21, x0
  40a218:	csel	x0, x10, x9, eq  // eq = none
  40a21c:	stp	x20, x19, [sp, #32]
  40a220:	mov	x29, sp
  40a224:	mov	x19, x2
  40a228:	mov	x20, x1
  40a22c:	bl	407138 <ferror@plt+0x46e8>
  40a230:	ldr	w1, [x21, #8]
  40a234:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a238:	add	x0, x0, #0x55f
  40a23c:	bl	407138 <ferror@plt+0x46e8>
  40a240:	ldr	x1, [x21]
  40a244:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a248:	add	x0, x0, #0x51c
  40a24c:	bl	407138 <ferror@plt+0x46e8>
  40a250:	ldr	w1, [x21, #12]
  40a254:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a258:	add	x0, x0, #0x527
  40a25c:	bl	407138 <ferror@plt+0x46e8>
  40a260:	ldr	w1, [x21, #16]
  40a264:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a268:	add	x0, x0, #0x535
  40a26c:	bl	407138 <ferror@plt+0x46e8>
  40a270:	ldr	w1, [x21, #20]
  40a274:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a278:	add	x0, x0, #0x544
  40a27c:	bl	407138 <ferror@plt+0x46e8>
  40a280:	ldr	w1, [x21, #24]
  40a284:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a288:	add	x0, x0, #0x551
  40a28c:	bl	407138 <ferror@plt+0x46e8>
  40a290:	ldr	w1, [x21, #28]
  40a294:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a298:	add	x0, x0, #0x55d
  40a29c:	bl	407138 <ferror@plt+0x46e8>
  40a2a0:	ldr	w8, [x21, #32]
  40a2a4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a2a8:	add	x0, x0, #0x565
  40a2ac:	and	w1, w8, #0x1
  40a2b0:	bl	407138 <ferror@plt+0x46e8>
  40a2b4:	ldr	w1, [x21, #36]
  40a2b8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a2bc:	add	x0, x0, #0x56c
  40a2c0:	bl	407138 <ferror@plt+0x46e8>
  40a2c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a2c8:	add	x0, x0, #0x3e3
  40a2cc:	bl	407138 <ferror@plt+0x46e8>
  40a2d0:	cbz	x20, 40a2e4 <ferror@plt+0x7894>
  40a2d4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a2d8:	add	x0, x0, #0x575
  40a2dc:	mov	x1, x20
  40a2e0:	bl	40a190 <ferror@plt+0x7740>
  40a2e4:	cbz	x19, 40a2f8 <ferror@plt+0x78a8>
  40a2e8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a2ec:	add	x0, x0, #0x578
  40a2f0:	mov	x1, x19
  40a2f4:	bl	40a190 <ferror@plt+0x7740>
  40a2f8:	ldp	x20, x19, [sp, #32]
  40a2fc:	ldr	x21, [sp, #16]
  40a300:	ldp	x29, x30, [sp], #48
  40a304:	ret
  40a308:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a30c:	ldr	x8, [x8, #3592]
  40a310:	lsr	x8, x8, x0
  40a314:	and	w0, w8, #0x1
  40a318:	ret
  40a31c:	sub	sp, sp, #0x40
  40a320:	mov	x8, #0x24                  	// #36
  40a324:	movk	x8, #0x14, lsl #32
  40a328:	mov	w9, #0xe240                	// #57920
  40a32c:	adrp	x2, 409000 <ferror@plt+0x65b0>
  40a330:	movi	v0.2d, #0x0
  40a334:	movk	x8, #0x301, lsl #48
  40a338:	movk	w9, #0x1, lsl #16
  40a33c:	mov	w10, #0xff10                	// #65296
  40a340:	mov	w11, #0x3                   	// #3
  40a344:	add	x2, x2, #0x738
  40a348:	mov	x0, sp
  40a34c:	mov	w1, #0x24                  	// #36
  40a350:	stp	x29, x30, [sp, #48]
  40a354:	add	x29, sp, #0x30
  40a358:	str	wzr, [sp, #32]
  40a35c:	stp	q0, q0, [sp]
  40a360:	str	x8, [sp]
  40a364:	str	w9, [sp, #8]
  40a368:	strh	w10, [sp, #16]
  40a36c:	str	w11, [sp, #24]
  40a370:	bl	40a380 <ferror@plt+0x7930>
  40a374:	ldp	x29, x30, [sp, #48]
  40a378:	add	sp, sp, #0x40
  40a37c:	ret
  40a380:	sub	sp, sp, #0x70
  40a384:	str	x21, [sp, #80]
  40a388:	stp	x20, x19, [sp, #96]
  40a38c:	mov	x19, x2
  40a390:	mov	x20, x1
  40a394:	mov	x21, x0
  40a398:	add	x0, sp, #0x8
  40a39c:	mov	w2, #0x4                   	// #4
  40a3a0:	mov	w1, wzr
  40a3a4:	stp	x29, x30, [sp, #64]
  40a3a8:	add	x29, sp, #0x40
  40a3ac:	bl	412cd8 <ferror@plt+0x10288>
  40a3b0:	cbz	w0, 40a3bc <ferror@plt+0x796c>
  40a3b4:	mov	w19, #0xffffffff            	// #-1
  40a3b8:	b	40a40c <ferror@plt+0x79bc>
  40a3bc:	mov	w8, #0xe240                	// #57920
  40a3c0:	movk	w8, #0x1, lsl #16
  40a3c4:	add	x0, sp, #0x8
  40a3c8:	mov	x1, x21
  40a3cc:	mov	w2, w20
  40a3d0:	str	w8, [sp, #40]
  40a3d4:	bl	4135b0 <ferror@plt+0x10b60>
  40a3d8:	tbnz	w0, #31, 40a400 <ferror@plt+0x79b0>
  40a3dc:	adrp	x2, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a3e0:	add	x2, x2, #0xe00
  40a3e4:	add	x0, sp, #0x8
  40a3e8:	mov	x1, x19
  40a3ec:	mov	w3, wzr
  40a3f0:	bl	4137f0 <ferror@plt+0x10da0>
  40a3f4:	cmp	w0, #0x0
  40a3f8:	csetm	w19, ne  // ne = any
  40a3fc:	b	40a404 <ferror@plt+0x79b4>
  40a400:	mov	w19, #0xffffffff            	// #-1
  40a404:	add	x0, sp, #0x8
  40a408:	bl	412ca8 <ferror@plt+0x10258>
  40a40c:	mov	w0, w19
  40a410:	ldp	x20, x19, [sp, #96]
  40a414:	ldr	x21, [sp, #80]
  40a418:	ldp	x29, x30, [sp, #64]
  40a41c:	add	sp, sp, #0x70
  40a420:	ret
  40a424:	sub	sp, sp, #0x40
  40a428:	mov	x8, #0x24                  	// #36
  40a42c:	movk	x8, #0x14, lsl #32
  40a430:	mov	w9, #0xe240                	// #57920
  40a434:	adrp	x2, 409000 <ferror@plt+0x65b0>
  40a438:	movi	v0.2d, #0x0
  40a43c:	movk	x8, #0x301, lsl #48
  40a440:	movk	w9, #0x1, lsl #16
  40a444:	mov	w10, #0x11                  	// #17
  40a448:	mov	w11, #0x3d                  	// #61
  40a44c:	add	x2, x2, #0x33c
  40a450:	mov	x0, sp
  40a454:	mov	w1, #0x24                  	// #36
  40a458:	stp	x29, x30, [sp, #48]
  40a45c:	add	x29, sp, #0x30
  40a460:	str	wzr, [sp, #32]
  40a464:	stp	q0, q0, [sp]
  40a468:	str	x8, [sp]
  40a46c:	str	w9, [sp, #8]
  40a470:	strb	w10, [sp, #16]
  40a474:	str	w11, [sp, #24]
  40a478:	bl	40a380 <ferror@plt+0x7930>
  40a47c:	ldp	x29, x30, [sp, #48]
  40a480:	add	sp, sp, #0x40
  40a484:	ret
  40a488:	sub	sp, sp, #0x150
  40a48c:	stp	x20, x19, [sp, #320]
  40a490:	mov	x19, x0
  40a494:	stp	x22, x21, [sp, #304]
  40a498:	mov	w20, w2
  40a49c:	mov	x21, x1
  40a4a0:	mov	x0, sp
  40a4a4:	mov	w1, #0x100                 	// #256
  40a4a8:	mov	x2, x19
  40a4ac:	stp	x29, x30, [sp, #256]
  40a4b0:	stp	x28, x25, [sp, #272]
  40a4b4:	stp	x24, x23, [sp, #288]
  40a4b8:	add	x29, sp, #0x100
  40a4bc:	mov	x24, sp
  40a4c0:	bl	402a20 <fgets@plt>
  40a4c4:	cbz	x0, 40a548 <ferror@plt+0x7af8>
  40a4c8:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a4cc:	mov	w25, #0xffffffea            	// #-22
  40a4d0:	add	x22, x22, #0xe00
  40a4d4:	b	40a4e8 <ferror@plt+0x7a98>
  40a4d8:	bl	4029c0 <__errno_location@plt>
  40a4dc:	mov	w23, #0xffffffff            	// #-1
  40a4e0:	str	w25, [x0]
  40a4e4:	tbz	wzr, #0, 40a558 <ferror@plt+0x7b08>
  40a4e8:	mov	x0, sp
  40a4ec:	mov	w1, #0x100                 	// #256
  40a4f0:	mov	x2, x19
  40a4f4:	bl	402a20 <fgets@plt>
  40a4f8:	cbz	x0, 40a548 <ferror@plt+0x7af8>
  40a4fc:	mov	x0, sp
  40a500:	bl	402360 <strlen@plt>
  40a504:	cbz	w0, 40a4d8 <ferror@plt+0x7a88>
  40a508:	sub	w8, w0, #0x1
  40a50c:	sxtw	x8, w8
  40a510:	ldrb	w9, [x24, x8]
  40a514:	cmp	w9, #0xa
  40a518:	b.ne	40a4d8 <ferror@plt+0x7a88>  // b.any
  40a51c:	mov	x0, sp
  40a520:	mov	x1, x22
  40a524:	mov	w2, w20
  40a528:	strb	wzr, [x24, x8]
  40a52c:	blr	x21
  40a530:	cmp	w0, #0x0
  40a534:	mvn	w8, w0
  40a538:	lsr	w8, w8, #31
  40a53c:	csel	w23, wzr, w23, lt  // lt = tstop
  40a540:	tbnz	w8, #0, 40a4e8 <ferror@plt+0x7a98>
  40a544:	b	40a558 <ferror@plt+0x7b08>
  40a548:	mov	x0, x19
  40a54c:	bl	402a50 <ferror@plt>
  40a550:	cmp	w0, #0x0
  40a554:	csetm	w23, ne  // ne = any
  40a558:	mov	w0, w23
  40a55c:	ldp	x20, x19, [sp, #320]
  40a560:	ldp	x22, x21, [sp, #304]
  40a564:	ldp	x24, x23, [sp, #288]
  40a568:	ldp	x28, x25, [sp, #272]
  40a56c:	ldp	x29, x30, [sp, #256]
  40a570:	add	sp, sp, #0x150
  40a574:	ret
  40a578:	stp	x29, x30, [sp, #-48]!
  40a57c:	str	x28, [sp, #16]
  40a580:	stp	x20, x19, [sp, #32]
  40a584:	mov	x29, sp
  40a588:	sub	sp, sp, #0x2a0
  40a58c:	mov	x19, x1
  40a590:	mov	x20, x0
  40a594:	add	x0, sp, #0x38
  40a598:	mov	w2, #0x268                 	// #616
  40a59c:	mov	w1, wzr
  40a5a0:	bl	4025b0 <memset@plt>
  40a5a4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40a5a8:	add	x8, sp, #0x1c
  40a5ac:	add	x9, sp, #0x20
  40a5b0:	add	x1, x1, #0x5cf
  40a5b4:	add	x2, x29, #0x18
  40a5b8:	add	x3, sp, #0x34
  40a5bc:	add	x4, sp, #0x30
  40a5c0:	add	x5, sp, #0x2c
  40a5c4:	add	x6, sp, #0x28
  40a5c8:	add	x7, sp, #0x24
  40a5cc:	mov	x0, x20
  40a5d0:	stp	x9, x8, [sp]
  40a5d4:	bl	402940 <__isoc99_sscanf@plt>
  40a5d8:	ldr	w8, [sp, #64]
  40a5dc:	cmp	w8, #0x2
  40a5e0:	b.eq	40a5fc <ferror@plt+0x7bac>  // b.none
  40a5e4:	cmp	w8, #0x3
  40a5e8:	b.ne	40a604 <ferror@plt+0x7bb4>  // b.any
  40a5ec:	ldrb	w9, [x19, #1]
  40a5f0:	tbz	w9, #0, 40a644 <ferror@plt+0x7bf4>
  40a5f4:	cmp	w8, #0x2
  40a5f8:	b.ne	40a604 <ferror@plt+0x7bb4>  // b.any
  40a5fc:	ldrb	w8, [x19]
  40a600:	tbz	w8, #7, 40a644 <ferror@plt+0x7bf4>
  40a604:	ldp	w9, w8, [sp, #48]
  40a608:	ldr	w10, [sp, #44]
  40a60c:	ldp	w12, w11, [sp, #32]
  40a610:	ldr	w13, [sp, #28]
  40a614:	mov	w14, #0x7                   	// #7
  40a618:	add	x0, sp, #0x38
  40a61c:	mov	x1, x19
  40a620:	str	w8, [sp, #64]
  40a624:	strh	w9, [sp, #68]
  40a628:	str	w10, [sp, #632]
  40a62c:	str	w10, [sp, #600]
  40a630:	str	w11, [sp, #612]
  40a634:	str	w12, [sp, #624]
  40a638:	str	w13, [sp, #620]
  40a63c:	str	w14, [sp, #608]
  40a640:	bl	409b54 <ferror@plt+0x7104>
  40a644:	mov	w0, wzr
  40a648:	add	sp, sp, #0x2a0
  40a64c:	ldp	x20, x19, [sp, #32]
  40a650:	ldr	x28, [sp, #16]
  40a654:	ldp	x29, x30, [sp], #48
  40a658:	ret
  40a65c:	sub	sp, sp, #0x40
  40a660:	mov	x8, #0x28                  	// #40
  40a664:	movk	x8, #0x14, lsl #32
  40a668:	movi	v0.2d, #0x0
  40a66c:	movk	x8, #0x301, lsl #48
  40a670:	stp	q0, q0, [sp]
  40a674:	str	x8, [sp]
  40a678:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a67c:	ldrb	w8, [x8, #3636]
  40a680:	adrp	x11, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40a684:	mov	w9, #0xe240                	// #57920
  40a688:	ldr	w11, [x11, #3588]
  40a68c:	cmp	w8, #0x0
  40a690:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40a694:	ldr	w12, [x8, #1672]
  40a698:	movk	w9, #0x1, lsl #16
  40a69c:	mov	w10, #0x1                   	// #1
  40a6a0:	str	w9, [sp, #8]
  40a6a4:	mov	w9, #0x15                  	// #21
  40a6a8:	strb	w10, [sp, #16]
  40a6ac:	mov	w10, #0x35                  	// #53
  40a6b0:	csel	w8, w10, w9, ne  // ne = any
  40a6b4:	stp	x29, x30, [sp, #48]
  40a6b8:	add	x29, sp, #0x30
  40a6bc:	str	xzr, [sp, #32]
  40a6c0:	str	w11, [sp, #20]
  40a6c4:	str	w8, [sp, #28]
  40a6c8:	cbz	w12, 40a6d8 <ferror@plt+0x7c88>
  40a6cc:	mov	w9, #0xa                   	// #10
  40a6d0:	orr	w8, w8, w9
  40a6d4:	str	w8, [sp, #28]
  40a6d8:	adrp	x2, 409000 <ferror@plt+0x65b0>
  40a6dc:	add	x2, x2, #0x114
  40a6e0:	mov	x0, sp
  40a6e4:	mov	w1, #0x28                  	// #40
  40a6e8:	bl	40a380 <ferror@plt+0x7930>
  40a6ec:	ldp	x29, x30, [sp, #48]
  40a6f0:	add	sp, sp, #0x40
  40a6f4:	ret
  40a6f8:	stp	x29, x30, [sp, #-32]!
  40a6fc:	str	x19, [sp, #16]
  40a700:	ldr	x19, [x0]
  40a704:	mov	x29, sp
  40a708:	ldr	x8, [x19]
  40a70c:	str	x8, [x0]
  40a710:	ldr	x0, [x19, #592]
  40a714:	bl	4027a0 <free@plt>
  40a718:	mov	x0, x19
  40a71c:	bl	4027a0 <free@plt>
  40a720:	ldr	x19, [sp, #16]
  40a724:	ldp	x29, x30, [sp], #32
  40a728:	ret
  40a72c:	stp	x29, x30, [sp, #-64]!
  40a730:	str	x28, [sp, #16]
  40a734:	stp	x22, x21, [sp, #32]
  40a738:	stp	x20, x19, [sp, #48]
  40a73c:	mov	x29, sp
  40a740:	sub	sp, sp, #0x390
  40a744:	mov	w21, w2
  40a748:	mov	x20, x1
  40a74c:	mov	x19, x0
  40a750:	add	x0, sp, #0x128
  40a754:	mov	w2, #0x268                 	// #616
  40a758:	mov	w1, wzr
  40a75c:	bl	4025b0 <memset@plt>
  40a760:	add	x1, x29, #0x18
  40a764:	add	x2, sp, #0x120
  40a768:	add	x3, sp, #0x118
  40a76c:	mov	x0, x19
  40a770:	bl	40a888 <ferror@plt+0x7e38>
  40a774:	cbz	w0, 40a780 <ferror@plt+0x7d30>
  40a778:	mov	w0, #0xffffffff            	// #-1
  40a77c:	b	40a870 <ferror@plt+0x7e20>
  40a780:	ldr	x19, [sp, #280]
  40a784:	ldr	w10, [x20, #4]
  40a788:	mov	w9, #0xffffffd0            	// #-48
  40a78c:	mov	w11, #0xffffffc9            	// #-55
  40a790:	ldrb	w8, [x19, #1]
  40a794:	cmp	w8, #0x40
  40a798:	csel	w9, w11, w9, hi  // hi = pmore
  40a79c:	add	w8, w9, w8
  40a7a0:	lsr	w8, w10, w8
  40a7a4:	tbz	w8, #0, 40a86c <ferror@plt+0x7e1c>
  40a7a8:	ldr	x0, [x29, #24]
  40a7ac:	ldr	x1, [sp, #288]
  40a7b0:	add	x3, sp, #0x128
  40a7b4:	mov	w2, w21
  40a7b8:	add	x22, sp, #0x128
  40a7bc:	bl	40a908 <ferror@plt+0x7eb8>
  40a7c0:	ldr	x0, [x20, #16]
  40a7c4:	cbz	x0, 40a7d4 <ferror@plt+0x7d84>
  40a7c8:	add	x1, sp, #0x128
  40a7cc:	bl	4068d4 <ferror@plt+0x3e84>
  40a7d0:	cbz	w0, 40a870 <ferror@plt+0x7e20>
  40a7d4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40a7d8:	add	x2, x22, #0x228
  40a7dc:	add	x3, x22, #0x230
  40a7e0:	add	x4, x22, #0x22c
  40a7e4:	add	x5, x22, #0x238
  40a7e8:	add	x6, x22, #0x234
  40a7ec:	add	x7, x22, #0x23c
  40a7f0:	add	x8, x22, #0x248
  40a7f4:	add	x9, sp, #0x18
  40a7f8:	add	x1, x1, #0x64e
  40a7fc:	mov	x0, x19
  40a800:	strb	wzr, [sp, #24]
  40a804:	stp	x8, x9, [sp]
  40a808:	bl	402940 <__isoc99_sscanf@plt>
  40a80c:	cmp	w0, #0x8
  40a810:	b.gt	40a818 <ferror@plt+0x7dc8>
  40a814:	strb	wzr, [sp, #24]
  40a818:	adrp	x8, 42f000 <stdin@@GLIBC_2.17+0x218>
  40a81c:	ldr	x8, [x8, #1784]
  40a820:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40a824:	add	x9, x9, #0x6b1
  40a828:	add	x0, sp, #0x128
  40a82c:	cmp	x8, x9
  40a830:	mov	w8, #0x11                  	// #17
  40a834:	csel	w8, w8, wzr, eq  // eq = none
  40a838:	mov	w1, wzr
  40a83c:	str	w8, [sp, #304]
  40a840:	bl	406fd0 <ferror@plt+0x4580>
  40a844:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40a848:	ldr	w8, [x8, #1672]
  40a84c:	mov	w0, wzr
  40a850:	cbz	w8, 40a870 <ferror@plt+0x7e20>
  40a854:	ldrb	w8, [sp, #24]
  40a858:	cbz	w8, 40a870 <ferror@plt+0x7e20>
  40a85c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a860:	add	x0, x0, #0x67c
  40a864:	add	x1, sp, #0x18
  40a868:	bl	407138 <ferror@plt+0x46e8>
  40a86c:	mov	w0, wzr
  40a870:	add	sp, sp, #0x390
  40a874:	ldp	x20, x19, [sp, #48]
  40a878:	ldp	x22, x21, [sp, #32]
  40a87c:	ldr	x28, [sp, #16]
  40a880:	ldp	x29, x30, [sp], #64
  40a884:	ret
  40a888:	stp	x29, x30, [sp, #-48]!
  40a88c:	str	x21, [sp, #16]
  40a890:	mov	x21, x1
  40a894:	mov	w1, #0x3a                  	// #58
  40a898:	stp	x20, x19, [sp, #32]
  40a89c:	mov	x29, sp
  40a8a0:	mov	x19, x3
  40a8a4:	mov	x20, x2
  40a8a8:	bl	4027f0 <strchr@plt>
  40a8ac:	cbz	x0, 40a8f4 <ferror@plt+0x7ea4>
  40a8b0:	add	x0, x0, #0x2
  40a8b4:	mov	w1, #0x3a                  	// #58
  40a8b8:	str	x0, [x21]
  40a8bc:	bl	4027f0 <strchr@plt>
  40a8c0:	cbz	x0, 40a8f4 <ferror@plt+0x7ea4>
  40a8c4:	strb	wzr, [x0, #5]
  40a8c8:	add	x0, x0, #0x6
  40a8cc:	mov	w1, #0x3a                  	// #58
  40a8d0:	str	x0, [x20]
  40a8d4:	bl	4027f0 <strchr@plt>
  40a8d8:	cbz	x0, 40a8f4 <ferror@plt+0x7ea4>
  40a8dc:	mov	x8, x0
  40a8e0:	mov	w0, wzr
  40a8e4:	strb	wzr, [x8, #5]
  40a8e8:	add	x8, x8, #0x6
  40a8ec:	str	x8, [x19]
  40a8f0:	b	40a8f8 <ferror@plt+0x7ea8>
  40a8f4:	mov	w0, #0xffffffff            	// #-1
  40a8f8:	ldp	x20, x19, [sp, #32]
  40a8fc:	ldr	x21, [sp, #16]
  40a900:	ldp	x29, x30, [sp], #48
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-48]!
  40a90c:	stp	x20, x19, [sp, #32]
  40a910:	mov	x19, x3
  40a914:	mov	x20, x1
  40a918:	strh	w2, [x3, #286]
  40a91c:	strh	w2, [x3, #22]
  40a920:	cmp	w2, #0x2
  40a924:	add	x2, x3, #0x18
  40a928:	str	x21, [sp, #16]
  40a92c:	mov	x29, sp
  40a930:	b.ne	40a964 <ferror@plt+0x7f14>  // b.any
  40a934:	adrp	x21, 418000 <ferror@plt+0x155b0>
  40a938:	add	x21, x21, #0x686
  40a93c:	add	x3, x19, #0x220
  40a940:	mov	x1, x21
  40a944:	bl	402940 <__isoc99_sscanf@plt>
  40a948:	add	x2, x19, #0x120
  40a94c:	add	x3, x19, #0x224
  40a950:	mov	x0, x20
  40a954:	mov	x1, x21
  40a958:	bl	402940 <__isoc99_sscanf@plt>
  40a95c:	mov	w8, #0x4                   	// #4
  40a960:	b	40a9a8 <ferror@plt+0x7f58>
  40a964:	adrp	x21, 418000 <ferror@plt+0x155b0>
  40a968:	add	x21, x21, #0x68c
  40a96c:	add	x3, x19, #0x1c
  40a970:	add	x4, x19, #0x20
  40a974:	add	x5, x19, #0x24
  40a978:	add	x6, x19, #0x220
  40a97c:	mov	x1, x21
  40a980:	bl	402940 <__isoc99_sscanf@plt>
  40a984:	add	x2, x19, #0x120
  40a988:	add	x3, x19, #0x124
  40a98c:	add	x4, x19, #0x128
  40a990:	add	x5, x19, #0x12c
  40a994:	add	x6, x19, #0x224
  40a998:	mov	x0, x20
  40a99c:	mov	x1, x21
  40a9a0:	bl	402940 <__isoc99_sscanf@plt>
  40a9a4:	mov	w8, #0x10                  	// #16
  40a9a8:	strh	w8, [x19, #282]
  40a9ac:	strh	w8, [x19, #18]
  40a9b0:	ldp	x20, x19, [sp, #32]
  40a9b4:	ldr	x21, [sp, #16]
  40a9b8:	ldp	x29, x30, [sp], #48
  40a9bc:	ret
  40a9c0:	stp	x29, x30, [sp, #-96]!
  40a9c4:	stp	x28, x27, [sp, #16]
  40a9c8:	stp	x26, x25, [sp, #32]
  40a9cc:	stp	x24, x23, [sp, #48]
  40a9d0:	stp	x22, x21, [sp, #64]
  40a9d4:	stp	x20, x19, [sp, #80]
  40a9d8:	mov	x29, sp
  40a9dc:	sub	sp, sp, #0x4, lsl #12
  40a9e0:	sub	sp, sp, #0x270
  40a9e4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40a9e8:	add	x0, x0, #0x75d
  40a9ec:	bl	4029d0 <getenv@plt>
  40a9f0:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40a9f4:	add	x1, x1, #0x732
  40a9f8:	bl	402880 <fopen64@plt>
  40a9fc:	cbz	x0, 40abb4 <ferror@plt+0x8164>
  40aa00:	add	x8, sp, #0x268
  40aa04:	adrp	x23, 418000 <ferror@plt+0x155b0>
  40aa08:	adrp	x24, 418000 <ferror@plt+0x155b0>
  40aa0c:	adrp	x26, 418000 <ferror@plt+0x155b0>
  40aa10:	mov	x20, x0
  40aa14:	mov	w19, #0xffffffff            	// #-1
  40aa18:	adrp	x28, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40aa1c:	mov	w21, #0x6                   	// #6
  40aa20:	adrp	x22, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40aa24:	add	x23, x23, #0x72f
  40aa28:	add	x24, x24, #0x754
  40aa2c:	add	x25, x8, #0x10
  40aa30:	add	x26, x26, #0x70d
  40aa34:	b	40aa58 <ferror@plt+0x8008>
  40aa38:	mov	x0, x20
  40aa3c:	bl	402a50 <ferror@plt>
  40aa40:	cbnz	w0, 40ab34 <ferror@plt+0x80e4>
  40aa44:	mov	x0, x20
  40aa48:	bl	4026e0 <feof@plt>
  40aa4c:	cbnz	w0, 40ab18 <ferror@plt+0x80c8>
  40aa50:	mov	w27, #0x1                   	// #1
  40aa54:	cbnz	w27, 40ab84 <ferror@plt+0x8134>
  40aa58:	mov	x0, sp
  40aa5c:	mov	w2, #0x268                 	// #616
  40aa60:	mov	w1, wzr
  40aa64:	bl	4025b0 <memset@plt>
  40aa68:	add	x0, sp, #0x268
  40aa6c:	mov	w1, #0x1                   	// #1
  40aa70:	mov	w2, #0x10                  	// #16
  40aa74:	mov	x3, x20
  40aa78:	bl	402760 <fread@plt>
  40aa7c:	cmp	x0, #0x10
  40aa80:	b.ne	40aa38 <ferror@plt+0x7fe8>  // b.any
  40aa84:	ldr	w8, [sp, #616]
  40aa88:	mov	w1, #0x1                   	// #1
  40aa8c:	mov	x0, x25
  40aa90:	mov	x3, x20
  40aa94:	sub	w8, w8, #0xd
  40aa98:	and	w27, w8, #0xfffffffc
  40aa9c:	mov	x2, x27
  40aaa0:	bl	402760 <fread@plt>
  40aaa4:	cmp	x0, x27
  40aaa8:	b.ne	40aaf8 <ferror@plt+0x80a8>  // b.any
  40aaac:	ldrh	w8, [sp, #620]
  40aab0:	cmp	w8, #0x3
  40aab4:	b.eq	40ab10 <ferror@plt+0x80c0>  // b.none
  40aab8:	cmp	w8, #0x2
  40aabc:	b.eq	40ab40 <ferror@plt+0x80f0>  // b.none
  40aac0:	add	x0, sp, #0x268
  40aac4:	mov	x1, sp
  40aac8:	bl	4067b8 <ferror@plt+0x3d68>
  40aacc:	ldr	x0, [x22, #3600]
  40aad0:	str	w21, [sp, #8]
  40aad4:	cbz	x0, 40aae4 <ferror@plt+0x8094>
  40aad8:	mov	x1, sp
  40aadc:	bl	4068d4 <ferror@plt+0x3e84>
  40aae0:	cbz	w0, 40aaf0 <ferror@plt+0x80a0>
  40aae4:	add	x0, sp, #0x268
  40aae8:	mov	x1, sp
  40aaec:	bl	406bf4 <ferror@plt+0x41a4>
  40aaf0:	mov	w27, wzr
  40aaf4:	b	40aa54 <ferror@plt+0x8004>
  40aaf8:	mov	x0, x20
  40aafc:	bl	402a50 <ferror@plt>
  40ab00:	cbz	w0, 40aa44 <ferror@plt+0x7ff4>
  40ab04:	mov	x0, x24
  40ab08:	bl	402390 <perror@plt>
  40ab0c:	b	40aa44 <ferror@plt+0x7ff4>
  40ab10:	mov	w19, wzr
  40ab14:	b	40aa50 <ferror@plt+0x8000>
  40ab18:	ldr	x3, [x28, #3528]
  40ab1c:	mov	w1, #0x24                  	// #36
  40ab20:	mov	w2, #0x1                   	// #1
  40ab24:	mov	x0, x23
  40ab28:	mov	w27, #0x1                   	// #1
  40ab2c:	bl	402810 <fwrite@plt>
  40ab30:	b	40aa54 <ferror@plt+0x8004>
  40ab34:	mov	x0, x26
  40ab38:	bl	402390 <perror@plt>
  40ab3c:	b	40aa44 <ferror@plt+0x7ff4>
  40ab40:	ldr	w8, [sp, #616]
  40ab44:	cmp	w8, #0x23
  40ab48:	b.hi	40ab64 <ferror@plt+0x8114>  // b.pmore
  40ab4c:	ldr	x3, [x28, #3528]
  40ab50:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40ab54:	mov	w1, #0x10                  	// #16
  40ab58:	mov	w2, #0x1                   	// #1
  40ab5c:	add	x0, x0, #0x76a
  40ab60:	b	40ab28 <ferror@plt+0x80d8>
  40ab64:	ldr	w8, [sp, #632]
  40ab68:	neg	w27, w8
  40ab6c:	bl	4029c0 <__errno_location@plt>
  40ab70:	str	w27, [x0]
  40ab74:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40ab78:	add	x0, x0, #0x77b
  40ab7c:	bl	402390 <perror@plt>
  40ab80:	b	40aa50 <ferror@plt+0x8000>
  40ab84:	mov	x0, x20
  40ab88:	bl	402500 <fclose@plt>
  40ab8c:	mov	w0, w19
  40ab90:	add	sp, sp, #0x4, lsl #12
  40ab94:	add	sp, sp, #0x270
  40ab98:	ldp	x20, x19, [sp, #80]
  40ab9c:	ldp	x22, x21, [sp, #64]
  40aba0:	ldp	x24, x23, [sp, #48]
  40aba4:	ldp	x26, x25, [sp, #32]
  40aba8:	ldp	x28, x27, [sp, #16]
  40abac:	ldp	x29, x30, [sp], #96
  40abb0:	ret
  40abb4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40abb8:	add	x0, x0, #0x6f8
  40abbc:	bl	402390 <perror@plt>
  40abc0:	mov	w19, #0xffffffff            	// #-1
  40abc4:	b	40ab8c <ferror@plt+0x813c>
  40abc8:	stp	x29, x30, [sp, #-64]!
  40abcc:	stp	x28, x23, [sp, #16]
  40abd0:	stp	x22, x21, [sp, #32]
  40abd4:	stp	x20, x19, [sp, #48]
  40abd8:	mov	x29, sp
  40abdc:	sub	sp, sp, #0x520
  40abe0:	mov	w22, w2
  40abe4:	mov	x21, x1
  40abe8:	mov	x20, x0
  40abec:	add	x0, sp, #0x170
  40abf0:	mov	w2, #0x3a8                 	// #936
  40abf4:	mov	w1, wzr
  40abf8:	stur	xzr, [x29, #-8]
  40abfc:	bl	4025b0 <memset@plt>
  40ac00:	bl	40ae34 <ferror@plt+0x83e4>
  40ac04:	mov	w19, w0
  40ac08:	add	x1, sp, #0x168
  40ac0c:	add	x2, sp, #0x160
  40ac10:	add	x3, sp, #0x158
  40ac14:	mov	x0, x20
  40ac18:	bl	40a888 <ferror@plt+0x7e38>
  40ac1c:	cbz	w0, 40ac28 <ferror@plt+0x81d8>
  40ac20:	mov	w0, #0xffffffff            	// #-1
  40ac24:	b	40ae1c <ferror@plt+0x83cc>
  40ac28:	ldr	x20, [sp, #344]
  40ac2c:	ldr	w10, [x21, #4]
  40ac30:	mov	w9, #0xffffffd0            	// #-48
  40ac34:	mov	w11, #0xffffffc9            	// #-55
  40ac38:	ldrb	w8, [x20, #1]
  40ac3c:	cmp	w8, #0x40
  40ac40:	csel	w9, w11, w9, hi  // hi = pmore
  40ac44:	add	w8, w9, w8
  40ac48:	lsr	w8, w10, w8
  40ac4c:	tbz	w8, #0, 40ae18 <ferror@plt+0x83c8>
  40ac50:	ldp	x1, x0, [sp, #352]
  40ac54:	add	x3, sp, #0x170
  40ac58:	mov	w2, w22
  40ac5c:	add	x23, sp, #0x170
  40ac60:	bl	40a908 <ferror@plt+0x7eb8>
  40ac64:	ldr	x0, [x21, #16]
  40ac68:	cbz	x0, 40ac78 <ferror@plt+0x8228>
  40ac6c:	add	x1, sp, #0x170
  40ac70:	bl	4068d4 <ferror@plt+0x3e84>
  40ac74:	cbz	w0, 40ae1c <ferror@plt+0x83cc>
  40ac78:	add	x14, x23, #0x2d8
  40ac7c:	add	x15, x23, #0x2ac
  40ac80:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ac84:	add	x2, x23, #0x228
  40ac88:	add	x3, x23, #0x230
  40ac8c:	add	x4, x23, #0x22c
  40ac90:	add	x5, x23, #0x268
  40ac94:	add	x6, x23, #0x26c
  40ac98:	add	x7, x23, #0x324
  40ac9c:	add	x8, x23, #0x238
  40aca0:	add	x9, x23, #0x270
  40aca4:	add	x10, x23, #0x234
  40aca8:	add	x11, x23, #0x23c
  40acac:	add	x12, x23, #0x248
  40acb0:	add	x13, x23, #0x2a8
  40acb4:	add	x16, sp, #0x58
  40acb8:	stp	x14, x15, [sp, #64]
  40acbc:	sub	x14, x29, #0x8
  40acc0:	sub	x15, x29, #0x4
  40acc4:	add	x1, x1, #0x78c
  40acc8:	mov	x0, x20
  40accc:	strb	wzr, [sp, #88]
  40acd0:	stp	x10, x11, [sp, #16]
  40acd4:	str	x16, [sp, #80]
  40acd8:	stp	x14, x13, [sp, #48]
  40acdc:	stp	x12, x15, [sp, #32]
  40ace0:	stp	x8, x9, [sp]
  40ace4:	bl	402940 <__isoc99_sscanf@plt>
  40ace8:	cmp	w0, #0x10
  40acec:	b.gt	40acf4 <ferror@plt+0x82a4>
  40acf0:	strb	wzr, [sp, #88]
  40acf4:	cmp	w0, #0xb
  40acf8:	b.gt	40ad10 <ferror@plt+0x82c0>
  40acfc:	mov	w8, #0x2                   	// #2
  40ad00:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40ad04:	stur	xzr, [x29, #-8]
  40ad08:	str	w8, [sp, #1096]
  40ad0c:	str	x9, [sp, #1048]
  40ad10:	ldr	w8, [sp, #984]
  40ad14:	ldr	w10, [sp, #988]
  40ad18:	add	w11, w19, w19, lsl #1
  40ad1c:	add	x9, sp, #0x170
  40ad20:	scvtf	d0, w11
  40ad24:	mov	w11, #0x3e8                 	// #1000
  40ad28:	ldp	s1, s2, [x29, #-8]
  40ad2c:	cmp	w8, #0x1
  40ad30:	ldr	w8, [sp, #1048]
  40ad34:	madd	w10, w10, w11, w19
  40ad38:	add	x11, x9, #0x270
  40ad3c:	add	x9, x9, #0x324
  40ad40:	csel	x9, x9, x11, eq  // eq = none
  40ad44:	ldr	w11, [sp, #1052]
  40ad48:	sxtl	v2.2d, v2.2s
  40ad4c:	cmp	w8, #0x0
  40ad50:	scvtf	d2, d2
  40ad54:	cinc	w8, w8, lt  // lt = tstop
  40ad58:	cmn	w11, #0x1
  40ad5c:	sxtl	v1.2d, v1.2s
  40ad60:	ldr	w9, [x9]
  40ad64:	csel	w11, wzr, w11, eq  // eq = none
  40ad68:	fcmp	d2, d0
  40ad6c:	scvtf	d0, w19
  40ad70:	sub	w10, w10, #0x1
  40ad74:	scvtf	d1, d1
  40ad78:	udiv	w10, w10, w19
  40ad7c:	fdiv	d1, d1, d0
  40ad80:	fdiv	d0, d2, d0
  40ad84:	fmov	d2, xzr
  40ad88:	str	w10, [sp, #988]
  40ad8c:	mov	w10, #0x6                   	// #6
  40ad90:	asr	w8, w8, #1
  40ad94:	fcsel	d0, d0, d2, ne  // ne = any
  40ad98:	add	x0, sp, #0x170
  40ad9c:	mov	w1, wzr
  40ada0:	str	d1, [sp, #1024]
  40ada4:	str	w8, [sp, #1048]
  40ada8:	str	w11, [sp, #1052]
  40adac:	str	d0, [sp, #1016]
  40adb0:	str	w9, [sp, #1172]
  40adb4:	str	w10, [sp, #376]
  40adb8:	bl	406fd0 <ferror@plt+0x4580>
  40adbc:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40adc0:	ldrb	w8, [x8, #3632]
  40adc4:	cmp	w8, #0x1
  40adc8:	b.ne	40add4 <ferror@plt+0x8384>  // b.any
  40adcc:	add	x0, sp, #0x170
  40add0:	bl	40706c <ferror@plt+0x461c>
  40add4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40add8:	ldr	w8, [x8, #1672]
  40addc:	cbz	w8, 40ae00 <ferror@plt+0x83b0>
  40ade0:	add	x0, sp, #0x170
  40ade4:	bl	4070d4 <ferror@plt+0x4684>
  40ade8:	ldrb	w8, [sp, #88]
  40adec:	cbz	w8, 40ae00 <ferror@plt+0x83b0>
  40adf0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40adf4:	add	x0, x0, #0x67c
  40adf8:	add	x1, sp, #0x58
  40adfc:	bl	407138 <ferror@plt+0x46e8>
  40ae00:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40ae04:	ldrb	w8, [x8, #3640]
  40ae08:	cmp	w8, #0x1
  40ae0c:	b.ne	40ae18 <ferror@plt+0x83c8>  // b.any
  40ae10:	add	x0, sp, #0x170
  40ae14:	bl	4087fc <ferror@plt+0x5dac>
  40ae18:	mov	w0, wzr
  40ae1c:	add	sp, sp, #0x520
  40ae20:	ldp	x20, x19, [sp, #48]
  40ae24:	ldp	x22, x21, [sp, #32]
  40ae28:	ldp	x28, x23, [sp, #16]
  40ae2c:	ldp	x29, x30, [sp], #64
  40ae30:	ret
  40ae34:	stp	x29, x30, [sp, #-32]!
  40ae38:	str	x19, [sp, #16]
  40ae3c:	adrp	x19, 436000 <stdin@@GLIBC_2.17+0x7218>
  40ae40:	ldr	w8, [x19, #1716]
  40ae44:	mov	x29, sp
  40ae48:	cbnz	w8, 40ae54 <ferror@plt+0x8404>
  40ae4c:	bl	40d684 <ferror@plt+0xac34>
  40ae50:	str	w0, [x19, #1716]
  40ae54:	ldr	w0, [x19, #1716]
  40ae58:	ldr	x19, [sp, #16]
  40ae5c:	ldp	x29, x30, [sp], #32
  40ae60:	ret
  40ae64:	stp	x29, x30, [sp, #-32]!
  40ae68:	stp	x28, x19, [sp, #16]
  40ae6c:	mov	x29, sp
  40ae70:	sub	sp, sp, #0x3a0
  40ae74:	mov	x19, x0
  40ae78:	add	x8, sp, #0x270
  40ae7c:	movi	v0.2d, #0x0
  40ae80:	add	x0, sp, #0x8
  40ae84:	mov	w2, #0x268                 	// #616
  40ae88:	mov	w1, wzr
  40ae8c:	stur	xzr, [x29, #-16]
  40ae90:	stur	xzr, [x29, #-64]
  40ae94:	str	xzr, [sp, #704]
  40ae98:	stp	q0, q0, [x8, #256]
  40ae9c:	stp	q0, q0, [x8, #208]
  40aea0:	stp	q0, q0, [x8, #176]
  40aea4:	stp	q0, q0, [x8, #144]
  40aea8:	stp	q0, q0, [x8, #112]
  40aeac:	str	q0, [x8, #96]
  40aeb0:	stp	q0, q0, [x8, #48]
  40aeb4:	stp	q0, q0, [x8, #16]
  40aeb8:	str	q0, [x8]
  40aebc:	bl	4025b0 <memset@plt>
  40aec0:	ldr	w8, [x19], #16
  40aec4:	add	x0, sp, #0x270
  40aec8:	mov	w1, #0xa                   	// #10
  40aecc:	sub	w3, w8, #0x10
  40aed0:	mov	x2, x19
  40aed4:	bl	4149a0 <ferror@plt+0x11f50>
  40aed8:	ldr	x2, [sp, #640]
  40aedc:	cbz	x2, 40b0cc <ferror@plt+0x867c>
  40aee0:	ldrh	w8, [x2], #4
  40aee4:	sub	x0, x29, #0xa0
  40aee8:	mov	w1, #0xc                   	// #12
  40aeec:	sub	w3, w8, #0x4
  40aef0:	bl	4149a0 <ferror@plt+0x11f50>
  40aef4:	ldur	x2, [x29, #-120]
  40aef8:	sub	x0, x29, #0x30
  40aefc:	mov	w1, #0x4                   	// #4
  40af00:	ldrh	w8, [x2], #4
  40af04:	sub	w3, w8, #0x4
  40af08:	bl	4149a0 <ferror@plt+0x11f50>
  40af0c:	ldur	x0, [x29, #-112]
  40af10:	mov	w8, #0x1e                  	// #30
  40af14:	strh	w8, [sp, #30]
  40af18:	bl	406e24 <ferror@plt+0x43d4>
  40af1c:	ldur	x8, [x29, #-88]
  40af20:	mov	w19, w0
  40af24:	str	w0, [sp, #16]
  40af28:	mov	x0, x8
  40af2c:	bl	406e24 <ferror@plt+0x43d4>
  40af30:	ldur	x8, [x29, #-96]
  40af34:	str	w0, [sp, #560]
  40af38:	mov	x0, x8
  40af3c:	bl	406e24 <ferror@plt+0x43d4>
  40af40:	ldur	x8, [x29, #-104]
  40af44:	str	w0, [sp, #576]
  40af48:	mov	x0, x8
  40af4c:	bl	406e24 <ferror@plt+0x43d4>
  40af50:	ldur	x8, [x29, #-48]
  40af54:	str	w0, [sp, #572]
  40af58:	mov	x0, x8
  40af5c:	bl	406e24 <ferror@plt+0x43d4>
  40af60:	ldur	x8, [x29, #-40]
  40af64:	str	w0, [sp, #564]
  40af68:	mov	x0, x8
  40af6c:	bl	406e24 <ferror@plt+0x43d4>
  40af70:	ldur	x8, [x29, #-80]
  40af74:	str	w0, [sp, #568]
  40af78:	mov	x0, x8
  40af7c:	bl	40b0e0 <ferror@plt+0x8690>
  40af80:	str	x0, [sp, #592]
  40af84:	add	x0, sp, #0x8
  40af88:	bl	4078c4 <ferror@plt+0x4e74>
  40af8c:	ldp	x0, x1, [x29, #-152]
  40af90:	bl	40b0e8 <ferror@plt+0x8698>
  40af94:	ldur	x2, [x29, #-136]
  40af98:	cbz	x2, 40afbc <ferror@plt+0x856c>
  40af9c:	ldrh	w8, [x2], #4
  40afa0:	sub	x0, x29, #0xd0
  40afa4:	mov	w1, #0x5                   	// #5
  40afa8:	sub	w3, w8, #0x4
  40afac:	bl	4149a0 <ferror@plt+0x11f50>
  40afb0:	ldp	x0, x1, [x29, #-192]
  40afb4:	bl	40b0e8 <ferror@plt+0x8698>
  40afb8:	b	40afd8 <ferror@plt+0x8588>
  40afbc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40afc0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40afc4:	add	x0, x0, #0xbc3
  40afc8:	add	x1, x1, #0x7e1
  40afcc:	mov	x2, x0
  40afd0:	mov	x3, xzr
  40afd4:	bl	407ef0 <ferror@plt+0x54a0>
  40afd8:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40afdc:	ldr	w8, [x8, #1672]
  40afe0:	cbz	w8, 40afec <ferror@plt+0x859c>
  40afe4:	add	x0, sp, #0x8
  40afe8:	bl	4070d4 <ferror@plt+0x4684>
  40afec:	add	x0, sp, #0x8
  40aff0:	bl	407b34 <ferror@plt+0x50e4>
  40aff4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40aff8:	ldrb	w8, [x8, #3664]
  40affc:	cmp	w8, #0x1
  40b000:	b.ne	40b0cc <ferror@plt+0x867c>  // b.any
  40b004:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b008:	ldr	w8, [x8, #1676]
  40b00c:	adrp	x9, 416000 <ferror@plt+0x135b0>
  40b010:	add	x9, x9, #0x900
  40b014:	ldr	x1, [x9, w19, uxtw #3]
  40b018:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40b01c:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40b020:	add	x9, x9, #0x7e4
  40b024:	add	x10, x10, #0x7e3
  40b028:	cmp	w8, #0x0
  40b02c:	csel	x0, x10, x9, eq  // eq = none
  40b030:	bl	407138 <ferror@plt+0x46e8>
  40b034:	ldp	x8, x9, [x29, #-32]
  40b038:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40b03c:	adrp	x11, 418000 <ferror@plt+0x155b0>
  40b040:	add	x10, x10, #0x7f7
  40b044:	add	x11, x11, #0x2fc
  40b048:	adrp	x12, 418000 <ferror@plt+0x155b0>
  40b04c:	cmp	x9, #0x0
  40b050:	add	x12, x12, #0x593
  40b054:	csel	x9, x11, x10, eq  // eq = none
  40b058:	cmp	x8, #0x0
  40b05c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b060:	csel	x1, x9, x12, eq  // eq = none
  40b064:	add	x0, x0, #0x7ed
  40b068:	bl	407138 <ferror@plt+0x46e8>
  40b06c:	ldur	x0, [x29, #-16]
  40b070:	bl	406e24 <ferror@plt+0x43d4>
  40b074:	mov	w1, w0
  40b078:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b07c:	add	x0, x0, #0x7fc
  40b080:	bl	407138 <ferror@plt+0x46e8>
  40b084:	ldur	x8, [x29, #-128]
  40b088:	cbz	x8, 40b098 <ferror@plt+0x8648>
  40b08c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b090:	add	x0, x0, #0x806
  40b094:	bl	407138 <ferror@plt+0x46e8>
  40b098:	ldur	x8, [x29, #-200]
  40b09c:	cbz	x8, 40b0cc <ferror@plt+0x867c>
  40b0a0:	ldur	x0, [x29, #-176]
  40b0a4:	bl	406e24 <ferror@plt+0x43d4>
  40b0a8:	ldur	x8, [x29, #-168]
  40b0ac:	mov	w19, w0
  40b0b0:	mov	x0, x8
  40b0b4:	bl	406e24 <ferror@plt+0x43d4>
  40b0b8:	mov	w2, w0
  40b0bc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b0c0:	add	x0, x0, #0x80c
  40b0c4:	mov	w1, w19
  40b0c8:	bl	407138 <ferror@plt+0x46e8>
  40b0cc:	mov	w0, wzr
  40b0d0:	add	sp, sp, #0x3a0
  40b0d4:	ldp	x28, x19, [sp, #16]
  40b0d8:	ldp	x29, x30, [sp], #32
  40b0dc:	ret
  40b0e0:	ldur	x0, [x0, #4]
  40b0e4:	ret
  40b0e8:	sub	sp, sp, #0xb0
  40b0ec:	stp	x29, x30, [sp, #128]
  40b0f0:	str	x21, [sp, #144]
  40b0f4:	stp	x20, x19, [sp, #160]
  40b0f8:	add	x29, sp, #0x80
  40b0fc:	mov	x19, x1
  40b100:	bl	406e24 <ferror@plt+0x43d4>
  40b104:	mov	w20, w0
  40b108:	mov	x0, x19
  40b10c:	bl	406e24 <ferror@plt+0x43d4>
  40b110:	adrp	x21, 418000 <ferror@plt+0x155b0>
  40b114:	add	x21, x21, #0x5ea
  40b118:	mov	w19, w0
  40b11c:	movi	v0.2d, #0x0
  40b120:	add	x0, sp, #0x40
  40b124:	mov	x1, x21
  40b128:	mov	w2, w20
  40b12c:	stp	q0, q0, [sp, #96]
  40b130:	stp	q0, q0, [sp, #64]
  40b134:	stp	q0, q0, [sp, #32]
  40b138:	stp	q0, q0, [sp]
  40b13c:	bl	402440 <sprintf@plt>
  40b140:	mov	x0, sp
  40b144:	mov	x1, x21
  40b148:	mov	w2, w19
  40b14c:	bl	402440 <sprintf@plt>
  40b150:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40b154:	add	x1, x1, #0xa08
  40b158:	add	x0, sp, #0x40
  40b15c:	mov	x2, sp
  40b160:	mov	x3, xzr
  40b164:	bl	407ef0 <ferror@plt+0x54a0>
  40b168:	ldp	x20, x19, [sp, #160]
  40b16c:	ldr	x21, [sp, #144]
  40b170:	ldp	x29, x30, [sp, #128]
  40b174:	add	sp, sp, #0xb0
  40b178:	ret
  40b17c:	stp	x29, x30, [sp, #-64]!
  40b180:	stp	x22, x21, [sp, #32]
  40b184:	adrp	x22, 42b000 <memcpy@GLIBC_2.17>
  40b188:	str	x23, [sp, #16]
  40b18c:	stp	x20, x19, [sp, #48]
  40b190:	mov	x29, sp
  40b194:	mov	w21, #0x1                   	// #1
  40b198:	add	x22, x22, #0x3d0
  40b19c:	bl	40b44c <ferror@plt+0x89fc>
  40b1a0:	adrp	x20, 42b000 <memcpy@GLIBC_2.17>
  40b1a4:	mov	w19, w0
  40b1a8:	add	x20, x20, #0x3a8
  40b1ac:	b	40b1d8 <ferror@plt+0x8788>
  40b1b0:	ldur	w8, [x22, #-8]
  40b1b4:	cmp	w8, w19
  40b1b8:	csel	w8, w8, w19, lt  // lt = tstop
  40b1bc:	cmp	w8, #0x0
  40b1c0:	csel	w21, w21, wzr, eq  // eq = none
  40b1c4:	stur	w8, [x22, #-12]
  40b1c8:	sub	x8, x22, x20
  40b1cc:	cmp	x8, #0x190
  40b1d0:	add	x22, x22, #0x28
  40b1d4:	b.ge	40b1fc <ferror@plt+0x87ac>  // b.tcont
  40b1d8:	ldur	w8, [x22, #-16]
  40b1dc:	cbnz	w8, 40b1c8 <ferror@plt+0x8778>
  40b1e0:	cbnz	w21, 40b1b0 <ferror@plt+0x8760>
  40b1e4:	ldur	w23, [x22, #-8]
  40b1e8:	cbz	w23, 40b1b0 <ferror@plt+0x8760>
  40b1ec:	ldur	x0, [x22, #-24]
  40b1f0:	bl	402360 <strlen@plt>
  40b1f4:	add	w8, w23, w0
  40b1f8:	b	40b1b4 <ferror@plt+0x8764>
  40b1fc:	mov	w10, wzr
  40b200:	mov	w9, wzr
  40b204:	sub	x8, x20, #0x28
  40b208:	mov	x11, x20
  40b20c:	b	40b230 <ferror@plt+0x87e0>
  40b210:	mov	w9, w13
  40b214:	mov	w10, w12
  40b218:	mov	x12, x8
  40b21c:	add	x11, x11, #0x28
  40b220:	sub	x8, x11, x20
  40b224:	cmp	x8, #0x190
  40b228:	mov	x8, x12
  40b22c:	b.ge	40b2ec <ferror@plt+0x889c>  // b.tcont
  40b230:	ldr	w13, [x11, #28]
  40b234:	cbz	w13, 40b218 <ferror@plt+0x87c8>
  40b238:	add	w12, w10, #0x1
  40b23c:	add	w13, w13, w9
  40b240:	add	x14, x11, #0x28
  40b244:	sub	x15, x14, x20
  40b248:	cmp	x15, #0x18f
  40b24c:	b.gt	40b264 <ferror@plt+0x8814>
  40b250:	ldr	w15, [x14, #28]
  40b254:	add	x14, x14, #0x28
  40b258:	cbz	w15, 40b244 <ferror@plt+0x87f4>
  40b25c:	cmp	w13, w19
  40b260:	b.lt	40b210 <ferror@plt+0x87c0>  // b.tstop
  40b264:	cmp	w13, w19
  40b268:	b.ne	40b27c <ferror@plt+0x882c>  // b.any
  40b26c:	mov	w9, wzr
  40b270:	mov	w10, wzr
  40b274:	mov	x12, x11
  40b278:	b	40b21c <ferror@plt+0x87cc>
  40b27c:	sub	x14, x11, #0x28
  40b280:	cmp	w13, w19
  40b284:	csel	w10, w10, w12, gt
  40b288:	csel	x12, x14, x11, gt
  40b28c:	csel	w9, w9, w13, gt
  40b290:	cmp	x12, x8
  40b294:	b.ls	40b2dc <ferror@plt+0x888c>  // b.plast
  40b298:	sub	w11, w19, w9
  40b29c:	sdiv	w9, w11, w10
  40b2a0:	msub	w11, w9, w10, w11
  40b2a4:	mov	x10, x12
  40b2a8:	b	40b2b8 <ferror@plt+0x8868>
  40b2ac:	sub	x10, x10, #0x28
  40b2b0:	cmp	x10, x8
  40b2b4:	b.ls	40b2dc <ferror@plt+0x888c>  // b.plast
  40b2b8:	ldr	w13, [x10, #28]
  40b2bc:	cbz	w13, 40b2ac <ferror@plt+0x885c>
  40b2c0:	add	w13, w13, w9
  40b2c4:	str	w13, [x10, #28]
  40b2c8:	cbz	w11, 40b2ac <ferror@plt+0x885c>
  40b2cc:	add	w13, w13, #0x1
  40b2d0:	sub	w11, w11, #0x1
  40b2d4:	str	w13, [x10, #28]
  40b2d8:	b	40b2ac <ferror@plt+0x885c>
  40b2dc:	mov	w9, wzr
  40b2e0:	mov	w10, wzr
  40b2e4:	mov	x11, x12
  40b2e8:	b	40b21c <ferror@plt+0x87cc>
  40b2ec:	ldp	x20, x19, [sp, #48]
  40b2f0:	ldp	x22, x21, [sp, #32]
  40b2f4:	ldr	x23, [sp, #16]
  40b2f8:	ldp	x29, x30, [sp], #64
  40b2fc:	ret
  40b300:	stp	x29, x30, [sp, #-16]!
  40b304:	ldr	w8, [x0, #28]
  40b308:	mov	x29, sp
  40b30c:	cbz	w8, 40b35c <ferror@plt+0x890c>
  40b310:	ldr	w9, [x0]
  40b314:	cbz	w9, 40b35c <ferror@plt+0x890c>
  40b318:	sub	w8, w8, w1
  40b31c:	cmp	w9, #0x1
  40b320:	sub	w1, w8, w2
  40b324:	b.ne	40b33c <ferror@plt+0x88ec>  // b.any
  40b328:	add	w8, w1, #0x1
  40b32c:	add	w9, w1, #0x2
  40b330:	cmp	w8, #0x0
  40b334:	csinc	w8, w9, w1, lt  // lt = tstop
  40b338:	asr	w1, w8, #1
  40b33c:	cmp	w1, #0x1
  40b340:	b.lt	40b35c <ferror@plt+0x890c>  // b.tstop
  40b344:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b348:	add	x0, x0, #0x835
  40b34c:	mov	w2, #0x20                  	// #32
  40b350:	bl	4029a0 <printf@plt>
  40b354:	ldp	x29, x30, [sp], #16
  40b358:	ret
  40b35c:	mov	w0, wzr
  40b360:	ldp	x29, x30, [sp], #16
  40b364:	ret
  40b368:	stp	x29, x30, [sp, #-16]!
  40b36c:	ldr	w8, [x0, #28]
  40b370:	mov	x29, sp
  40b374:	cbz	w8, 40b3b4 <ferror@plt+0x8964>
  40b378:	ldr	w9, [x0]
  40b37c:	cmp	w9, #0x2
  40b380:	b.eq	40b3b4 <ferror@plt+0x8964>  // b.none
  40b384:	sub	w8, w8, w1
  40b388:	cmp	w8, #0x0
  40b38c:	cinc	w10, w8, lt  // lt = tstop
  40b390:	asr	w10, w10, #1
  40b394:	cmp	w9, #0x1
  40b398:	csel	w1, w10, w8, eq  // eq = none
  40b39c:	cmp	w1, #0x1
  40b3a0:	b.lt	40b3b4 <ferror@plt+0x8964>  // b.tstop
  40b3a4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b3a8:	add	x0, x0, #0x835
  40b3ac:	mov	w2, #0x20                  	// #32
  40b3b0:	bl	4029a0 <printf@plt>
  40b3b4:	ldp	x29, x30, [sp], #16
  40b3b8:	ret
  40b3bc:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b3c0:	ldrh	w10, [x0]
  40b3c4:	ldr	x9, [x8, #1880]
  40b3c8:	add	w10, w10, #0x1
  40b3cc:	ldr	x11, [x9, #8]
  40b3d0:	and	x10, x10, #0x1fffe
  40b3d4:	add	x10, x0, x10
  40b3d8:	add	x0, x10, #0x2
  40b3dc:	cmp	x0, x11
  40b3e0:	b.eq	40b3e8 <ferror@plt+0x8998>  // b.none
  40b3e4:	ret
  40b3e8:	ldr	x9, [x9]
  40b3ec:	str	x9, [x8, #1880]
  40b3f0:	add	x8, x9, #0x10
  40b3f4:	cmp	x9, #0x0
  40b3f8:	csel	x0, xzr, x8, eq  // eq = none
  40b3fc:	ret
  40b400:	stp	x29, x30, [sp, #-32]!
  40b404:	stp	x20, x19, [sp, #16]
  40b408:	adrp	x19, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b40c:	ldr	x0, [x19, #1872]
  40b410:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b414:	mov	x29, sp
  40b418:	str	x0, [x20, #1880]
  40b41c:	cbz	x0, 40b434 <ferror@plt+0x89e4>
  40b420:	ldr	x8, [x0]
  40b424:	str	x8, [x20, #1880]
  40b428:	bl	4027a0 <free@plt>
  40b42c:	ldr	x0, [x20, #1880]
  40b430:	cbnz	x0, 40b420 <ferror@plt+0x89d0>
  40b434:	str	xzr, [x19, #1872]
  40b438:	ldp	x20, x19, [sp, #16]
  40b43c:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b440:	str	wzr, [x8, #1888]
  40b444:	ldp	x29, x30, [sp], #32
  40b448:	ret
  40b44c:	stp	x29, x30, [sp, #-32]!
  40b450:	mov	w0, #0x1                   	// #1
  40b454:	str	x19, [sp, #16]
  40b458:	mov	x29, sp
  40b45c:	bl	4028b0 <isatty@plt>
  40b460:	mov	w19, #0x50                  	// #80
  40b464:	cbz	w0, 40b48c <ferror@plt+0x8a3c>
  40b468:	add	x2, x29, #0x18
  40b46c:	mov	w0, #0x1                   	// #1
  40b470:	mov	w1, #0x5413                	// #21523
  40b474:	bl	402a40 <ioctl@plt>
  40b478:	ldrh	w8, [x29, #26]
  40b47c:	cmp	w8, #0x0
  40b480:	csel	w8, w19, w8, eq  // eq = none
  40b484:	cmn	w0, #0x1
  40b488:	csel	w19, w19, w8, eq  // eq = none
  40b48c:	mov	w0, w19
  40b490:	ldr	x19, [sp, #16]
  40b494:	ldp	x29, x30, [sp], #32
  40b498:	ret
  40b49c:	stp	x29, x30, [sp, #-96]!
  40b4a0:	stp	x28, x27, [sp, #16]
  40b4a4:	stp	x26, x25, [sp, #32]
  40b4a8:	stp	x24, x23, [sp, #48]
  40b4ac:	stp	x22, x21, [sp, #64]
  40b4b0:	stp	x20, x19, [sp, #80]
  40b4b4:	mov	x29, sp
  40b4b8:	sub	sp, sp, #0x720
  40b4bc:	mov	x24, #0x6820                	// #26656
  40b4c0:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b4c4:	adrp	x27, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b4c8:	mov	w9, #0xfffffffe            	// #-2
  40b4cc:	adrp	x23, 418000 <ferror@plt+0x155b0>
  40b4d0:	movk	x24, #0xffca, lsl #32
  40b4d4:	add	x10, sp, #0x10
  40b4d8:	mov	w20, wzr
  40b4dc:	add	x26, sp, #0x10
  40b4e0:	mov	w25, #0xc8                  	// #200
  40b4e4:	add	x23, x23, #0x88a
  40b4e8:	movk	x24, #0xfff, lsl #48
  40b4ec:	str	x10, [sp, #8]
  40b4f0:	sub	x28, x29, #0xd0
  40b4f4:	str	wzr, [x8, #1680]
  40b4f8:	str	w9, [x27, #1684]
  40b4fc:	sub	x19, x29, #0xd0
  40b500:	b	40b518 <ferror@plt+0x8ac8>
  40b504:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40b508:	add	x9, x9, #0xac1
  40b50c:	add	x8, x9, x8
  40b510:	ldrsb	w20, [x8]
  40b514:	add	x28, x28, #0x1
  40b518:	add	x8, x19, x25
  40b51c:	sub	x8, x8, #0x1
  40b520:	cmp	x8, x28
  40b524:	strb	w20, [x28]
  40b528:	b.hi	40b608 <ferror@plt+0x8bb8>  // b.pmore
  40b52c:	mov	w8, #0x270f                	// #9999
  40b530:	cmp	x25, x8
  40b534:	b.le	40b544 <ferror@plt+0x8af4>
  40b538:	mov	w8, #0x4                   	// #4
  40b53c:	cbz	w8, 40b608 <ferror@plt+0x8bb8>
  40b540:	b	40b91c <ferror@plt+0x8ecc>
  40b544:	lsl	x8, x25, #1
  40b548:	mov	w9, #0x2710                	// #10000
  40b54c:	cmp	x8, x9
  40b550:	csel	x25, x8, x9, lt  // lt = tstop
  40b554:	add	x8, x25, x25, lsl #3
  40b558:	add	x0, x8, #0x7
  40b55c:	sub	x24, x28, x19
  40b560:	bl	402530 <malloc@plt>
  40b564:	cbz	x0, 40b720 <ferror@plt+0x8cd0>
  40b568:	mov	x27, x23
  40b56c:	add	x23, x24, #0x1
  40b570:	mov	x1, x19
  40b574:	mov	x2, x23
  40b578:	mov	x21, x0
  40b57c:	mov	x22, x25
  40b580:	bl	402330 <memcpy@plt>
  40b584:	add	x8, x25, #0x7
  40b588:	add	x9, x25, #0xe
  40b58c:	cmp	x8, #0x0
  40b590:	csel	x8, x9, x8, lt  // lt = tstop
  40b594:	ldr	x1, [sp, #8]
  40b598:	and	x8, x8, #0xfffffffffffffff8
  40b59c:	add	x22, x21, x8
  40b5a0:	lsl	x2, x23, #3
  40b5a4:	mov	x0, x22
  40b5a8:	bl	402330 <memcpy@plt>
  40b5ac:	sub	x8, x29, #0xd0
  40b5b0:	cmp	x19, x8
  40b5b4:	b.eq	40b5c0 <ferror@plt+0x8b70>  // b.none
  40b5b8:	mov	x0, x19
  40b5bc:	bl	4027a0 <free@plt>
  40b5c0:	mov	w8, wzr
  40b5c4:	mov	x19, x21
  40b5c8:	mov	x23, x27
  40b5cc:	adrp	x27, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b5d0:	str	x22, [sp, #8]
  40b5d4:	cbnz	w8, 40b5f8 <ferror@plt+0x8ba8>
  40b5d8:	ldr	x8, [sp, #8]
  40b5dc:	add	x28, x19, x24
  40b5e0:	add	x26, x8, x24, lsl #3
  40b5e4:	add	x8, x19, x25
  40b5e8:	sub	x8, x8, #0x1
  40b5ec:	cmp	x8, x28
  40b5f0:	mov	w8, #0x9                   	// #9
  40b5f4:	csel	w8, wzr, w8, hi  // hi = pmore
  40b5f8:	mov	x24, #0x6820                	// #26656
  40b5fc:	movk	x24, #0xffca, lsl #32
  40b600:	movk	x24, #0xfff, lsl #48
  40b604:	cbnz	w8, 40b91c <ferror@plt+0x8ecc>
  40b608:	cmp	w20, #0x23
  40b60c:	b.eq	40b8bc <ferror@plt+0x8e6c>  // b.none
  40b610:	lsr	x8, x24, x20
  40b614:	sxtw	x20, w20
  40b618:	tbnz	w8, #0, 40b6b4 <ferror@plt+0x8c64>
  40b61c:	ldr	w8, [x27, #1684]
  40b620:	cmn	w8, #0x2
  40b624:	b.ne	40b630 <ferror@plt+0x8be0>  // b.any
  40b628:	bl	40b944 <ferror@plt+0x8ef4>
  40b62c:	str	w0, [x27, #1684]
  40b630:	ldrsw	x9, [x27, #1684]
  40b634:	ldrsb	x8, [x23, x20]
  40b638:	cmp	w9, #0x0
  40b63c:	b.le	40b658 <ferror@plt+0x8c08>
  40b640:	cmp	w9, #0x10e
  40b644:	b.gt	40b664 <ferror@plt+0x8c14>
  40b648:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40b64c:	add	x10, x10, #0x8c6
  40b650:	ldrsb	w9, [x10, x9]
  40b654:	b	40b668 <ferror@plt+0x8c18>
  40b658:	mov	w9, wzr
  40b65c:	str	wzr, [x27, #1684]
  40b660:	b	40b668 <ferror@plt+0x8c18>
  40b664:	mov	w9, #0x2                   	// #2
  40b668:	add	x8, x8, w9, sxtw
  40b66c:	cmp	w8, #0x54
  40b670:	b.hi	40b6b4 <ferror@plt+0x8c64>  // b.pmore
  40b674:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40b678:	add	x10, x10, #0x9d5
  40b67c:	ldrsb	w10, [x10, x8]
  40b680:	cmp	w9, w10
  40b684:	b.ne	40b6b4 <ferror@plt+0x8c64>  // b.any
  40b688:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40b68c:	add	x9, x9, #0xa2a
  40b690:	ldrsb	w20, [x9, x8]
  40b694:	cmp	w20, #0x0
  40b698:	b.le	40b738 <ferror@plt+0x8ce8>
  40b69c:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b6a0:	ldr	x8, [x8, #1688]
  40b6a4:	str	x8, [x26, #8]!
  40b6a8:	mov	w8, #0xfffffffe            	// #-2
  40b6ac:	str	w8, [x27, #1684]
  40b6b0:	b	40b514 <ferror@plt+0x8ac4>
  40b6b4:	mov	x8, #0x8700                	// #34560
  40b6b8:	movk	x8, #0xffff, lsl #16
  40b6bc:	movk	x8, #0x35, lsl #32
  40b6c0:	lsr	x8, x8, x20
  40b6c4:	tbnz	w8, #0, 40b8c4 <ferror@plt+0x8e74>
  40b6c8:	adrp	x8, 418000 <ferror@plt+0x155b0>
  40b6cc:	add	x8, x8, #0xa7f
  40b6d0:	ldrsb	w8, [x8, x20]
  40b6d4:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40b6d8:	sxtw	x21, w8
  40b6dc:	add	x9, x9, #0xac7
  40b6e0:	ldrsb	x22, [x9, x21]
  40b6e4:	mov	w9, #0x1                   	// #1
  40b6e8:	sub	w8, w8, #0x2
  40b6ec:	cmp	w8, #0x1d
  40b6f0:	sub	x9, x9, x22
  40b6f4:	ldr	x0, [x26, x9, lsl #3]
  40b6f8:	b.hi	40b850 <ferror@plt+0x8e00>  // b.pmore
  40b6fc:	adrp	x11, 418000 <ferror@plt+0x155b0>
  40b700:	add	x11, x11, #0x86c
  40b704:	adr	x9, 40b714 <ferror@plt+0x8cc4>
  40b708:	ldrb	w10, [x11, x8]
  40b70c:	add	x9, x9, x10, lsl #2
  40b710:	br	x9
  40b714:	ldr	x1, [x26]
  40b718:	mov	w0, wzr
  40b71c:	b	40b84c <ferror@plt+0x8dfc>
  40b720:	mov	w8, #0x4                   	// #4
  40b724:	cbnz	w8, 40b5f8 <ferror@plt+0x8ba8>
  40b728:	b	40b5d8 <ferror@plt+0x8b88>
  40b72c:	ldr	x1, [x26]
  40b730:	mov	w0, #0x1                   	// #1
  40b734:	b	40b84c <ferror@plt+0x8dfc>
  40b738:	neg	w8, w20
  40b73c:	b	40b6d4 <ferror@plt+0x8c84>
  40b740:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b744:	ldr	x8, [x26]
  40b748:	ldr	x9, [x9, #1896]
  40b74c:	str	x8, [x9]
  40b750:	ldr	x0, [x26]
  40b754:	b	40b850 <ferror@plt+0x8e00>
  40b758:	mov	x0, xzr
  40b75c:	b	40b850 <ferror@plt+0x8e00>
  40b760:	ldur	x1, [x26, #-16]
  40b764:	mov	w0, #0x2                   	// #2
  40b768:	b	40b77c <ferror@plt+0x8d2c>
  40b76c:	ldur	x1, [x26, #-16]
  40b770:	b	40b778 <ferror@plt+0x8d28>
  40b774:	ldur	x1, [x26, #-8]
  40b778:	mov	w0, #0x3                   	// #3
  40b77c:	bl	40bed4 <ferror@plt+0x9484>
  40b780:	ldr	x8, [x26]
  40b784:	str	x8, [x0, #8]
  40b788:	b	40b850 <ferror@plt+0x8e00>
  40b78c:	ldur	x0, [x26, #-8]
  40b790:	b	40b850 <ferror@plt+0x8e00>
  40b794:	ldr	x1, [x26]
  40b798:	b	40b848 <ferror@plt+0x8df8>
  40b79c:	ldr	x1, [x26]
  40b7a0:	mov	w0, #0x5                   	// #5
  40b7a4:	b	40b84c <ferror@plt+0x8dfc>
  40b7a8:	ldr	x1, [x26]
  40b7ac:	mov	w0, #0x6                   	// #6
  40b7b0:	b	40b84c <ferror@plt+0x8dfc>
  40b7b4:	ldr	x1, [x26]
  40b7b8:	mov	w0, #0x6                   	// #6
  40b7bc:	b	40b840 <ferror@plt+0x8df0>
  40b7c0:	ldr	x1, [x26]
  40b7c4:	mov	w0, #0x5                   	// #5
  40b7c8:	b	40b840 <ferror@plt+0x8df0>
  40b7cc:	ldr	x1, [x26]
  40b7d0:	mov	w0, wzr
  40b7d4:	b	40b840 <ferror@plt+0x8df0>
  40b7d8:	ldr	x1, [x26]
  40b7dc:	mov	w0, #0x7                   	// #7
  40b7e0:	b	40b84c <ferror@plt+0x8dfc>
  40b7e4:	ldr	x1, [x26]
  40b7e8:	mov	w0, #0x8                   	// #8
  40b7ec:	b	40b84c <ferror@plt+0x8dfc>
  40b7f0:	ldr	x1, [x26]
  40b7f4:	mov	w0, #0x8                   	// #8
  40b7f8:	b	40b840 <ferror@plt+0x8df0>
  40b7fc:	ldr	x1, [x26]
  40b800:	mov	w0, #0x7                   	// #7
  40b804:	b	40b840 <ferror@plt+0x8df0>
  40b808:	ldr	x1, [x26]
  40b80c:	mov	w0, #0x1                   	// #1
  40b810:	b	40b840 <ferror@plt+0x8df0>
  40b814:	ldr	x1, [x26]
  40b818:	mov	w0, #0xa                   	// #10
  40b81c:	b	40b84c <ferror@plt+0x8dfc>
  40b820:	ldr	x1, [x26]
  40b824:	mov	w0, #0xa                   	// #10
  40b828:	b	40b840 <ferror@plt+0x8df0>
  40b82c:	ldr	x1, [x26]
  40b830:	mov	w0, #0xb                   	// #11
  40b834:	b	40b84c <ferror@plt+0x8dfc>
  40b838:	ldr	x1, [x26]
  40b83c:	mov	w0, #0xb                   	// #11
  40b840:	bl	40bed4 <ferror@plt+0x9484>
  40b844:	mov	x1, x0
  40b848:	mov	w0, #0x4                   	// #4
  40b84c:	bl	40bed4 <ferror@plt+0x9484>
  40b850:	adrp	x8, 418000 <ferror@plt+0x155b0>
  40b854:	add	x8, x8, #0xae7
  40b858:	ldrsb	x8, [x8, x21]
  40b85c:	sub	x26, x26, x22, lsl #3
  40b860:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40b864:	sub	x28, x28, x22
  40b868:	str	x0, [x26, #8]!
  40b86c:	sub	x8, x8, #0x18
  40b870:	add	x9, x9, #0xabb
  40b874:	ldrsb	x9, [x9, x8]
  40b878:	ldrsb	x10, [x28]
  40b87c:	add	x9, x10, x9
  40b880:	cmp	w9, #0x54
  40b884:	b.hi	40b504 <ferror@plt+0x8ab4>  // b.pmore
  40b888:	adrp	x11, 418000 <ferror@plt+0x155b0>
  40b88c:	add	x11, x11, #0x9d5
  40b890:	ldrb	w11, [x11, x9]
  40b894:	and	w10, w10, #0xff
  40b898:	cmp	w11, w10
  40b89c:	b.ne	40b504 <ferror@plt+0x8ab4>  // b.any
  40b8a0:	adrp	x8, 418000 <ferror@plt+0x155b0>
  40b8a4:	add	x8, x8, #0xa2a
  40b8a8:	add	x8, x8, x9
  40b8ac:	b	40b510 <ferror@plt+0x8ac0>
  40b8b0:	mov	w0, #0x9                   	// #9
  40b8b4:	mov	x1, xzr
  40b8b8:	b	40b84c <ferror@plt+0x8dfc>
  40b8bc:	mov	w20, wzr
  40b8c0:	b	40b8e4 <ferror@plt+0x8e94>
  40b8c4:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  40b8c8:	ldr	w8, [x9, #1680]
  40b8cc:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b8d0:	add	x0, x0, #0xb07
  40b8d4:	add	w8, w8, #0x1
  40b8d8:	str	w8, [x9, #1680]
  40b8dc:	bl	40bf0c <ferror@plt+0x94bc>
  40b8e0:	mov	w20, #0x1                   	// #1
  40b8e4:	sub	x8, x29, #0xd0
  40b8e8:	cmp	x19, x8
  40b8ec:	b.eq	40b8f8 <ferror@plt+0x8ea8>  // b.none
  40b8f0:	mov	x0, x19
  40b8f4:	bl	4027a0 <free@plt>
  40b8f8:	mov	w0, w20
  40b8fc:	add	sp, sp, #0x720
  40b900:	ldp	x20, x19, [sp, #80]
  40b904:	ldp	x22, x21, [sp, #64]
  40b908:	ldp	x24, x23, [sp, #48]
  40b90c:	ldp	x26, x25, [sp, #32]
  40b910:	ldp	x28, x27, [sp, #16]
  40b914:	ldp	x29, x30, [sp], #96
  40b918:	ret
  40b91c:	cmp	w8, #0x4
  40b920:	b.eq	40b930 <ferror@plt+0x8ee0>  // b.none
  40b924:	cmp	w8, #0x9
  40b928:	b.eq	40b8e0 <ferror@plt+0x8e90>  // b.none
  40b92c:	b	40b8f8 <ferror@plt+0x8ea8>
  40b930:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40b934:	add	x0, x0, #0xb14
  40b938:	bl	40bf0c <ferror@plt+0x94bc>
  40b93c:	mov	w20, #0x2                   	// #2
  40b940:	b	40b8e4 <ferror@plt+0x8e94>
  40b944:	stp	x29, x30, [sp, #-80]!
  40b948:	stp	x20, x19, [sp, #64]
  40b94c:	adrp	x20, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b950:	stp	x26, x25, [sp, #16]
  40b954:	stp	x24, x23, [sp, #32]
  40b958:	stp	x22, x21, [sp, #48]
  40b95c:	adrp	x21, 42b000 <memcpy@GLIBC_2.17>
  40b960:	adrp	x22, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b964:	adrp	x23, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b968:	adrp	x24, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b96c:	adrp	x25, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b970:	add	x20, x20, #0x788
  40b974:	adrp	x26, 431000 <stdin@@GLIBC_2.17+0x2218>
  40b978:	mov	x29, sp
  40b97c:	b	40b994 <ferror@plt+0x8f44>
  40b980:	ldr	x9, [x24, #1912]
  40b984:	ldr	x9, [x9, x8, lsl #3]
  40b988:	add	w8, w8, #0x1
  40b98c:	str	w8, [x22, #2952]
  40b990:	str	x9, [x21, #1344]
  40b994:	ldr	x8, [x21, #1344]
  40b998:	ldrb	w8, [x8]
  40b99c:	cbnz	w8, 40ba48 <ferror@plt+0x8ff8>
  40b9a0:	ldrsw	x8, [x22, #2952]
  40b9a4:	ldr	w9, [x23, #1904]
  40b9a8:	str	xzr, [x21, #1344]
  40b9ac:	cmp	w8, w9
  40b9b0:	b.lt	40b980 <ferror@plt+0x8f30>  // b.tstop
  40b9b4:	ldr	x8, [x25, #1920]
  40b9b8:	cbnz	x8, 40b9cc <ferror@plt+0x8f7c>
  40b9bc:	b	40bd18 <ferror@plt+0x92c8>
  40b9c0:	cmp	w8, #0x6
  40b9c4:	b.eq	40b9cc <ferror@plt+0x8f7c>  // b.none
  40b9c8:	cbnz	w8, 40bd18 <ferror@plt+0x92c8>
  40b9cc:	ldr	x8, [x21, #1344]
  40b9d0:	cbnz	x8, 40b994 <ferror@plt+0x8f44>
  40b9d4:	ldr	x2, [x25, #1920]
  40b9d8:	mov	w1, #0x400                 	// #1024
  40b9dc:	mov	x0, x20
  40b9e0:	bl	402a20 <fgets@plt>
  40b9e4:	cbz	x0, 40ba38 <ferror@plt+0x8fe8>
  40b9e8:	mov	w1, #0x400                 	// #1024
  40b9ec:	mov	x0, x20
  40b9f0:	bl	4023c0 <strnlen@plt>
  40b9f4:	cbz	x0, 40be10 <ferror@plt+0x93c0>
  40b9f8:	cmp	x0, #0x3ff
  40b9fc:	b.cs	40bdf8 <ferror@plt+0x93a8>  // b.hs, b.nlast
  40ba00:	sub	x8, x0, #0x1
  40ba04:	ldrb	w9, [x20, x8]
  40ba08:	cmp	w9, #0xa
  40ba0c:	b.ne	40ba14 <ferror@plt+0x8fc4>  // b.any
  40ba10:	strb	wzr, [x20, x8]
  40ba14:	ldrb	w9, [x26, #1928]
  40ba18:	mov	w8, #0x6                   	// #6
  40ba1c:	cmp	w9, #0x23
  40ba20:	b.eq	40b9c0 <ferror@plt+0x8f70>  // b.none
  40ba24:	cmp	w9, #0x30
  40ba28:	b.eq	40b9c0 <ferror@plt+0x8f70>  // b.none
  40ba2c:	mov	w8, wzr
  40ba30:	str	x20, [x21, #1344]
  40ba34:	b	40b9c0 <ferror@plt+0x8f70>
  40ba38:	mov	w8, #0x1                   	// #1
  40ba3c:	cmp	w8, #0x6
  40ba40:	b.ne	40b9c8 <ferror@plt+0x8f78>  // b.any
  40ba44:	b	40b9cc <ferror@plt+0x8f7c>
  40ba48:	bl	40bf98 <ferror@plt+0x9548>
  40ba4c:	cbz	x0, 40b994 <ferror@plt+0x8f44>
  40ba50:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ba54:	add	x1, x1, #0xb85
  40ba58:	mov	x19, x0
  40ba5c:	bl	402720 <strcmp@plt>
  40ba60:	cbz	w0, 40bd34 <ferror@plt+0x92e4>
  40ba64:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ba68:	add	x1, x1, #0xb87
  40ba6c:	mov	x0, x19
  40ba70:	bl	402720 <strcmp@plt>
  40ba74:	cbz	w0, 40bd34 <ferror@plt+0x92e4>
  40ba78:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ba7c:	add	x1, x1, #0xb8c
  40ba80:	mov	x0, x19
  40ba84:	bl	402720 <strcmp@plt>
  40ba88:	cbz	w0, 40bd3c <ferror@plt+0x92ec>
  40ba8c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ba90:	add	x1, x1, #0xb8b
  40ba94:	mov	x0, x19
  40ba98:	bl	402720 <strcmp@plt>
  40ba9c:	cbz	w0, 40bd3c <ferror@plt+0x92ec>
  40baa0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40baa4:	add	x1, x1, #0xb8e
  40baa8:	mov	x0, x19
  40baac:	bl	402720 <strcmp@plt>
  40bab0:	cbz	w0, 40bd3c <ferror@plt+0x92ec>
  40bab4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bab8:	add	x1, x1, #0xb93
  40babc:	mov	x0, x19
  40bac0:	bl	402720 <strcmp@plt>
  40bac4:	cbz	w0, 40bd44 <ferror@plt+0x92f4>
  40bac8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bacc:	add	x1, x1, #0xb92
  40bad0:	mov	x0, x19
  40bad4:	bl	402720 <strcmp@plt>
  40bad8:	cbz	w0, 40bd44 <ferror@plt+0x92f4>
  40badc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40bae0:	add	x1, x1, #0x5ce
  40bae4:	mov	x0, x19
  40bae8:	bl	402720 <strcmp@plt>
  40baec:	cbz	w0, 40bd44 <ferror@plt+0x92f4>
  40baf0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40baf4:	add	x1, x1, #0x51a
  40baf8:	mov	x0, x19
  40bafc:	bl	402720 <strcmp@plt>
  40bb00:	cbz	w0, 40bd4c <ferror@plt+0x92fc>
  40bb04:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb08:	add	x1, x1, #0x3e3
  40bb0c:	mov	x0, x19
  40bb10:	bl	402720 <strcmp@plt>
  40bb14:	cbz	w0, 40bd54 <ferror@plt+0x9304>
  40bb18:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb1c:	add	x1, x1, #0xb95
  40bb20:	mov	x0, x19
  40bb24:	bl	402720 <strcmp@plt>
  40bb28:	cbz	w0, 40bd5c <ferror@plt+0x930c>
  40bb2c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb30:	add	x1, x1, #0xb99
  40bb34:	mov	x0, x19
  40bb38:	bl	402720 <strcmp@plt>
  40bb3c:	cbz	w0, 40bd6c <ferror@plt+0x931c>
  40bb40:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb44:	add	x1, x1, #0xb9d
  40bb48:	mov	x0, x19
  40bb4c:	bl	402720 <strcmp@plt>
  40bb50:	cbz	w0, 40bd7c <ferror@plt+0x932c>
  40bb54:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb58:	add	x1, x1, #0xba3
  40bb5c:	mov	x0, x19
  40bb60:	bl	402720 <strcmp@plt>
  40bb64:	cbz	w0, 40bd8c <ferror@plt+0x933c>
  40bb68:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb6c:	add	x1, x1, #0x3cf
  40bb70:	mov	x0, x19
  40bb74:	bl	402720 <strcmp@plt>
  40bb78:	cbz	w0, 40bd9c <ferror@plt+0x934c>
  40bb7c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb80:	add	x1, x1, #0xba9
  40bb84:	mov	x0, x19
  40bb88:	bl	402720 <strcmp@plt>
  40bb8c:	cbz	w0, 40bdb4 <ferror@plt+0x9364>
  40bb90:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bb94:	add	x1, x1, #0xbb0
  40bb98:	mov	x0, x19
  40bb9c:	bl	402720 <strcmp@plt>
  40bba0:	cbz	w0, 40bdac <ferror@plt+0x935c>
  40bba4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bba8:	add	x1, x1, #0xfa3
  40bbac:	mov	x0, x19
  40bbb0:	bl	402720 <strcmp@plt>
  40bbb4:	cbz	w0, 40bdac <ferror@plt+0x935c>
  40bbb8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bbbc:	add	x1, x1, #0xbb3
  40bbc0:	mov	x0, x19
  40bbc4:	bl	402720 <strcmp@plt>
  40bbc8:	cbz	w0, 40bdac <ferror@plt+0x935c>
  40bbcc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bbd0:	add	x1, x1, #0xbb7
  40bbd4:	mov	x0, x19
  40bbd8:	bl	402720 <strcmp@plt>
  40bbdc:	cbz	w0, 40bdc4 <ferror@plt+0x9374>
  40bbe0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40bbe4:	add	x1, x1, #0xc8f
  40bbe8:	mov	x0, x19
  40bbec:	bl	402720 <strcmp@plt>
  40bbf0:	cbz	w0, 40bdc4 <ferror@plt+0x9374>
  40bbf4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bbf8:	add	x1, x1, #0xbba
  40bbfc:	mov	x0, x19
  40bc00:	bl	402720 <strcmp@plt>
  40bc04:	cbz	w0, 40bdc4 <ferror@plt+0x9374>
  40bc08:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc0c:	add	x1, x1, #0xbbe
  40bc10:	mov	x0, x19
  40bc14:	bl	402720 <strcmp@plt>
  40bc18:	cbz	w0, 40bdcc <ferror@plt+0x937c>
  40bc1c:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40bc20:	add	x1, x1, #0xc72
  40bc24:	mov	x0, x19
  40bc28:	bl	402720 <strcmp@plt>
  40bc2c:	cbz	w0, 40bdcc <ferror@plt+0x937c>
  40bc30:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc34:	add	x1, x1, #0xbc1
  40bc38:	mov	x0, x19
  40bc3c:	bl	402720 <strcmp@plt>
  40bc40:	cbz	w0, 40bdcc <ferror@plt+0x937c>
  40bc44:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc48:	add	x1, x1, #0xbbf
  40bc4c:	mov	x0, x19
  40bc50:	bl	402720 <strcmp@plt>
  40bc54:	cbz	w0, 40bdd4 <ferror@plt+0x9384>
  40bc58:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc5c:	add	x1, x1, #0xbc5
  40bc60:	mov	x0, x19
  40bc64:	bl	402720 <strcmp@plt>
  40bc68:	cbz	w0, 40bdd4 <ferror@plt+0x9384>
  40bc6c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc70:	add	x1, x1, #0xbb4
  40bc74:	mov	x0, x19
  40bc78:	bl	402720 <strcmp@plt>
  40bc7c:	cbz	w0, 40bdd4 <ferror@plt+0x9384>
  40bc80:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc84:	add	x1, x1, #0xbc8
  40bc88:	mov	x0, x19
  40bc8c:	bl	402720 <strcmp@plt>
  40bc90:	cbz	w0, 40bddc <ferror@plt+0x938c>
  40bc94:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bc98:	add	x1, x1, #0xbca
  40bc9c:	mov	x0, x19
  40bca0:	bl	402720 <strcmp@plt>
  40bca4:	cbz	w0, 40bddc <ferror@plt+0x938c>
  40bca8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bcac:	add	x1, x1, #0xbcd
  40bcb0:	mov	x0, x19
  40bcb4:	bl	402720 <strcmp@plt>
  40bcb8:	cbz	w0, 40bde4 <ferror@plt+0x9394>
  40bcbc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40bcc0:	add	x1, x1, #0x9d
  40bcc4:	mov	x0, x19
  40bcc8:	bl	402720 <strcmp@plt>
  40bccc:	cbz	w0, 40bde4 <ferror@plt+0x9394>
  40bcd0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bcd4:	add	x1, x1, #0xbcf
  40bcd8:	mov	x0, x19
  40bcdc:	bl	402720 <strcmp@plt>
  40bce0:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bce4:	cbz	w0, 40bdec <ferror@plt+0x939c>
  40bce8:	ldr	w8, [x8, #1352]
  40bcec:	cmp	w8, #0x10e
  40bcf0:	b.eq	40be34 <ferror@plt+0x93e4>  // b.none
  40bcf4:	cmp	w8, #0x10c
  40bcf8:	b.ne	40be50 <ferror@plt+0x9400>  // b.any
  40bcfc:	mov	x0, x19
  40bd00:	bl	402b6c <ferror@plt+0x11c>
  40bd04:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40bd08:	str	x0, [x8, #1688]
  40bd0c:	cbz	x0, 40be78 <ferror@plt+0x9428>
  40bd10:	mov	w0, #0x10b                 	// #267
  40bd14:	b	40bd1c <ferror@plt+0x92cc>
  40bd18:	mov	w0, wzr
  40bd1c:	ldp	x20, x19, [sp, #64]
  40bd20:	ldp	x22, x21, [sp, #48]
  40bd24:	ldp	x24, x23, [sp, #32]
  40bd28:	ldp	x26, x25, [sp, #16]
  40bd2c:	ldp	x29, x30, [sp], #80
  40bd30:	ret
  40bd34:	mov	w0, #0x21                  	// #33
  40bd38:	b	40bd1c <ferror@plt+0x92cc>
  40bd3c:	mov	w0, #0x26                  	// #38
  40bd40:	b	40bd1c <ferror@plt+0x92cc>
  40bd44:	mov	w0, #0x7c                  	// #124
  40bd48:	b	40bd1c <ferror@plt+0x92cc>
  40bd4c:	mov	w0, #0x28                  	// #40
  40bd50:	b	40bd1c <ferror@plt+0x92cc>
  40bd54:	mov	w0, #0x29                  	// #41
  40bd58:	b	40bd1c <ferror@plt+0x92cc>
  40bd5c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bd60:	mov	w0, #0x103                 	// #259
  40bd64:	str	w0, [x8, #1352]
  40bd68:	b	40bd1c <ferror@plt+0x92cc>
  40bd6c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bd70:	mov	w0, #0x104                 	// #260
  40bd74:	str	w0, [x8, #1352]
  40bd78:	b	40bd1c <ferror@plt+0x92cc>
  40bd7c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bd80:	mov	w0, #0x105                 	// #261
  40bd84:	str	w0, [x8, #1352]
  40bd88:	b	40bd1c <ferror@plt+0x92cc>
  40bd8c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bd90:	mov	w0, #0x106                 	// #262
  40bd94:	str	w0, [x8, #1352]
  40bd98:	b	40bd1c <ferror@plt+0x92cc>
  40bd9c:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bda0:	mov	w0, #0x10c                 	// #268
  40bda4:	str	w0, [x8, #1352]
  40bda8:	b	40bd1c <ferror@plt+0x92cc>
  40bdac:	mov	w0, #0x108                 	// #264
  40bdb0:	b	40bd1c <ferror@plt+0x92cc>
  40bdb4:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bdb8:	mov	w0, #0x10e                 	// #270
  40bdbc:	str	w0, [x8, #1352]
  40bdc0:	b	40bd1c <ferror@plt+0x92cc>
  40bdc4:	mov	w0, #0x107                 	// #263
  40bdc8:	b	40bd1c <ferror@plt+0x92cc>
  40bdcc:	mov	w0, #0x109                 	// #265
  40bdd0:	b	40bd1c <ferror@plt+0x92cc>
  40bdd4:	mov	w0, #0x3d                  	// #61
  40bdd8:	b	40bd1c <ferror@plt+0x92cc>
  40bddc:	mov	w0, #0x3e                  	// #62
  40bde0:	b	40bd1c <ferror@plt+0x92cc>
  40bde4:	mov	w0, #0x3c                  	// #60
  40bde8:	b	40bd1c <ferror@plt+0x92cc>
  40bdec:	mov	w0, #0x10a                 	// #266
  40bdf0:	str	w0, [x8, #1352]
  40bdf4:	b	40bd1c <ferror@plt+0x92cc>
  40bdf8:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40bdfc:	ldr	x3, [x8, #3528]
  40be00:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40be04:	add	x0, x0, #0xb6c
  40be08:	mov	w1, #0x18                  	// #24
  40be0c:	b	40be24 <ferror@plt+0x93d4>
  40be10:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40be14:	ldr	x3, [x8, #3528]
  40be18:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40be1c:	add	x0, x0, #0xb5e
  40be20:	mov	w1, #0xd                   	// #13
  40be24:	mov	w2, #0x1                   	// #1
  40be28:	bl	402810 <fwrite@plt>
  40be2c:	mov	w0, #0xffffffff            	// #-1
  40be30:	bl	402370 <exit@plt>
  40be34:	mov	x0, x19
  40be38:	bl	40353c <ferror@plt+0xaec>
  40be3c:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40be40:	str	x0, [x8, #1688]
  40be44:	cbz	x0, 40be90 <ferror@plt+0x9440>
  40be48:	mov	w0, #0x10d                 	// #269
  40be4c:	b	40bd1c <ferror@plt+0x92cc>
  40be50:	sub	w8, w8, #0x105
  40be54:	cmp	w8, #0x2
  40be58:	cset	w1, cc  // cc = lo, ul, last
  40be5c:	mov	x0, x19
  40be60:	bl	402c94 <ferror@plt+0x244>
  40be64:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  40be68:	str	x0, [x8, #1688]
  40be6c:	cbz	x0, 40beb0 <ferror@plt+0x9460>
  40be70:	mov	w0, #0x102                 	// #258
  40be74:	b	40bd1c <ferror@plt+0x92cc>
  40be78:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40be7c:	ldr	x3, [x8, #3528]
  40be80:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40be84:	add	x0, x0, #0xbd9
  40be88:	mov	w1, #0x15                  	// #21
  40be8c:	b	40bec4 <ferror@plt+0x9474>
  40be90:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40be94:	ldr	x0, [x8, #3528]
  40be98:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40be9c:	add	x1, x1, #0xbef
  40bea0:	mov	x2, x19
  40bea4:	bl	402a10 <fprintf@plt>
  40bea8:	mov	w0, #0x1                   	// #1
  40beac:	bl	402370 <exit@plt>
  40beb0:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40beb4:	ldr	x3, [x8, #3528]
  40beb8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40bebc:	add	x0, x0, #0xc06
  40bec0:	mov	w1, #0x1e                  	// #30
  40bec4:	mov	w2, #0x1                   	// #1
  40bec8:	bl	402810 <fwrite@plt>
  40becc:	mov	w0, #0x1                   	// #1
  40bed0:	bl	402370 <exit@plt>
  40bed4:	stp	x29, x30, [sp, #-32]!
  40bed8:	stp	x20, x19, [sp, #16]
  40bedc:	mov	w20, w0
  40bee0:	mov	w0, #0x18                  	// #24
  40bee4:	mov	x29, sp
  40bee8:	mov	x19, x1
  40beec:	bl	402530 <malloc@plt>
  40bef0:	cbz	x0, 40bf08 <ferror@plt+0x94b8>
  40bef4:	str	w20, [x0]
  40bef8:	stp	xzr, x19, [x0, #8]
  40befc:	ldp	x20, x19, [sp, #16]
  40bf00:	ldp	x29, x30, [sp], #32
  40bf04:	ret
  40bf08:	bl	4026b0 <abort@plt>
  40bf0c:	stp	x29, x30, [sp, #-16]!
  40bf10:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40bf14:	ldr	x8, [x8, #3528]
  40bf18:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40bf1c:	mov	x2, x0
  40bf20:	add	x1, x1, #0xb2e
  40bf24:	mov	x0, x8
  40bf28:	mov	x29, sp
  40bf2c:	bl	402a10 <fprintf@plt>
  40bf30:	ldp	x29, x30, [sp], #16
  40bf34:	ret
  40bf38:	stp	x29, x30, [sp, #-16]!
  40bf3c:	adrp	x8, 431000 <stdin@@GLIBC_2.17+0x2218>
  40bf40:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  40bf44:	adrp	x10, 431000 <stdin@@GLIBC_2.17+0x2218>
  40bf48:	adrp	x11, 431000 <stdin@@GLIBC_2.17+0x2218>
  40bf4c:	mov	x29, sp
  40bf50:	str	w1, [x8, #1904]
  40bf54:	str	x2, [x9, #1912]
  40bf58:	str	x3, [x10, #1920]
  40bf5c:	str	x0, [x11, #1896]
  40bf60:	bl	40b49c <ferror@plt+0x8a4c>
  40bf64:	cbnz	w0, 40bf70 <ferror@plt+0x9520>
  40bf68:	ldp	x29, x30, [sp], #16
  40bf6c:	ret
  40bf70:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40bf74:	ldr	x3, [x8, #3528]
  40bf78:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40bf7c:	add	x0, x0, #0xb25
  40bf80:	mov	w1, #0x8                   	// #8
  40bf84:	mov	w2, #0x1                   	// #1
  40bf88:	bl	402810 <fwrite@plt>
  40bf8c:	mov	w0, #0xffffffff            	// #-1
  40bf90:	ldp	x29, x30, [sp], #16
  40bf94:	ret
  40bf98:	adrp	x8, 42b000 <memcpy@GLIBC_2.17>
  40bf9c:	ldr	x0, [x8, #1344]
  40bfa0:	b	40bfa8 <ferror@plt+0x9558>
  40bfa4:	add	x0, x0, #0x1
  40bfa8:	ldrb	w9, [x0]
  40bfac:	cmp	w9, #0x9
  40bfb0:	b.eq	40bfa4 <ferror@plt+0x9554>  // b.none
  40bfb4:	cmp	w9, #0x20
  40bfb8:	b.eq	40bfa4 <ferror@plt+0x9554>  // b.none
  40bfbc:	cbnz	w9, 40bfd0 <ferror@plt+0x9580>
  40bfc0:	mov	x9, x0
  40bfc4:	mov	x0, xzr
  40bfc8:	str	x9, [x8, #1344]
  40bfcc:	ret
  40bfd0:	mov	x11, #0x201                 	// #513
  40bfd4:	mov	w10, #0x1                   	// #1
  40bfd8:	movk	x11, #0x1, lsl #32
  40bfdc:	mov	x9, x0
  40bfe0:	b	40bff4 <ferror@plt+0x95a4>
  40bfe4:	ldrb	w12, [x9, #1]!
  40bfe8:	add	x0, x0, #0x1
  40bfec:	cbz	w12, 40c040 <ferror@plt+0x95f0>
  40bff0:	add	x9, x9, #0x1
  40bff4:	ldrb	w12, [x9]
  40bff8:	cmp	w12, #0x5c
  40bffc:	b.eq	40c018 <ferror@plt+0x95c8>  // b.none
  40c000:	cmp	w12, #0x20
  40c004:	b.hi	40bff0 <ferror@plt+0x95a0>  // b.pmore
  40c008:	lsl	x12, x10, x12
  40c00c:	tst	x12, x11
  40c010:	b.eq	40bff0 <ferror@plt+0x95a0>  // b.none
  40c014:	b	40c040 <ferror@plt+0x95f0>
  40c018:	cmp	x9, x0
  40c01c:	b.eq	40bfe4 <ferror@plt+0x9594>  // b.none
  40c020:	mov	x13, x9
  40c024:	mov	x12, x9
  40c028:	ldrb	w14, [x12, #-1]!
  40c02c:	cmp	x0, x12
  40c030:	strb	w14, [x13]
  40c034:	mov	x13, x12
  40c038:	b.ne	40c028 <ferror@plt+0x95d8>  // b.any
  40c03c:	b	40bfe4 <ferror@plt+0x9594>
  40c040:	ldrb	w10, [x9]
  40c044:	cbz	w10, 40bfc8 <ferror@plt+0x9578>
  40c048:	strb	wzr, [x9], #1
  40c04c:	str	x9, [x8, #1344]
  40c050:	ret
  40c054:	sub	sp, sp, #0x110
  40c058:	stp	x20, x19, [sp, #256]
  40c05c:	mov	x19, x2
  40c060:	mov	x20, x1
  40c064:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40c068:	mov	x3, x0
  40c06c:	add	x2, x2, #0xc83
  40c070:	add	x0, sp, #0x60
  40c074:	mov	w1, #0x80                  	// #128
  40c078:	mov	x4, x20
  40c07c:	stp	x29, x30, [sp, #224]
  40c080:	stp	x28, x21, [sp, #240]
  40c084:	add	x29, sp, #0xe0
  40c088:	bl	4024c0 <snprintf@plt>
  40c08c:	cmp	w0, #0x1
  40c090:	b.lt	40c13c <ferror@plt+0x96ec>  // b.tstop
  40c094:	cmp	w0, #0x80
  40c098:	b.cs	40c13c <ferror@plt+0x96ec>  // b.hs, b.nlast
  40c09c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40c0a0:	add	x1, x1, #0x732
  40c0a4:	add	x0, sp, #0x60
  40c0a8:	bl	402880 <fopen64@plt>
  40c0ac:	cbz	x0, 40c160 <ferror@plt+0x9710>
  40c0b0:	mov	x21, x0
  40c0b4:	add	x0, sp, #0x10
  40c0b8:	mov	w1, #0x50                  	// #80
  40c0bc:	mov	x2, x21
  40c0c0:	bl	402a20 <fgets@plt>
  40c0c4:	cbz	x0, 40c194 <ferror@plt+0x9744>
  40c0c8:	add	x0, sp, #0x10
  40c0cc:	mov	w1, #0xa                   	// #10
  40c0d0:	add	x20, sp, #0x10
  40c0d4:	bl	4027f0 <strchr@plt>
  40c0d8:	cbz	x0, 40c0e0 <ferror@plt+0x9690>
  40c0dc:	strb	wzr, [x0]
  40c0e0:	mov	x0, x21
  40c0e4:	bl	402500 <fclose@plt>
  40c0e8:	add	x0, sp, #0x10
  40c0ec:	add	x1, sp, #0x8
  40c0f0:	mov	w2, wzr
  40c0f4:	bl	402740 <strtol@plt>
  40c0f8:	ldr	x8, [sp, #8]
  40c0fc:	cmp	x20, x8
  40c100:	b.eq	40c1c0 <ferror@plt+0x9770>  // b.none
  40c104:	ldrb	w8, [x8]
  40c108:	cbnz	w8, 40c1c0 <ferror@plt+0x9770>
  40c10c:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  40c110:	add	x8, x0, x8
  40c114:	mov	x20, x0
  40c118:	cmp	x8, #0x1
  40c11c:	b.hi	40c130 <ferror@plt+0x96e0>  // b.pmore
  40c120:	bl	4029c0 <__errno_location@plt>
  40c124:	ldr	w8, [x0]
  40c128:	cmp	w8, #0x22
  40c12c:	b.eq	40c1e0 <ferror@plt+0x9790>  // b.none
  40c130:	mov	w0, wzr
  40c134:	str	x20, [x19]
  40c138:	b	40c22c <ferror@plt+0x97dc>
  40c13c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c140:	ldr	x8, [x8, #3984]
  40c144:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40c148:	add	x0, x0, #0xc98
  40c14c:	mov	w1, #0x26                  	// #38
  40c150:	ldr	x3, [x8]
  40c154:	mov	w2, #0x1                   	// #1
  40c158:	bl	402810 <fwrite@plt>
  40c15c:	b	40c228 <ferror@plt+0x97d8>
  40c160:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c164:	ldr	x8, [x8, #3984]
  40c168:	ldr	x19, [x8]
  40c16c:	bl	4029c0 <__errno_location@plt>
  40c170:	ldr	w0, [x0]
  40c174:	bl	402660 <strerror@plt>
  40c178:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c17c:	mov	x3, x0
  40c180:	add	x1, x1, #0xcbf
  40c184:	add	x2, sp, #0x60
  40c188:	mov	x0, x19
  40c18c:	bl	402a10 <fprintf@plt>
  40c190:	b	40c228 <ferror@plt+0x97d8>
  40c194:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c198:	ldr	x8, [x8, #3984]
  40c19c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c1a0:	add	x1, x1, #0xccd
  40c1a4:	add	x3, sp, #0x60
  40c1a8:	ldr	x0, [x8]
  40c1ac:	mov	x2, x20
  40c1b0:	bl	402a10 <fprintf@plt>
  40c1b4:	mov	x0, x21
  40c1b8:	bl	402500 <fclose@plt>
  40c1bc:	b	40c20c <ferror@plt+0x97bc>
  40c1c0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c1c4:	ldr	x8, [x8, #3984]
  40c1c8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c1cc:	add	x1, x1, #0xcfc
  40c1d0:	add	x2, sp, #0x10
  40c1d4:	ldr	x0, [x8]
  40c1d8:	add	x3, sp, #0x60
  40c1dc:	b	40c208 <ferror@plt+0x97b8>
  40c1e0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c1e4:	ldr	x8, [x8, #3984]
  40c1e8:	mov	w0, #0x22                  	// #34
  40c1ec:	ldr	x19, [x8]
  40c1f0:	bl	402660 <strerror@plt>
  40c1f4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c1f8:	mov	x3, x0
  40c1fc:	add	x1, x1, #0xd23
  40c200:	add	x2, sp, #0x60
  40c204:	mov	x0, x19
  40c208:	bl	402a10 <fprintf@plt>
  40c20c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40c210:	ldr	x8, [x8, #3984]
  40c214:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c218:	add	x1, x1, #0xd31
  40c21c:	add	x2, sp, #0x60
  40c220:	ldr	x0, [x8]
  40c224:	bl	402a10 <fprintf@plt>
  40c228:	mov	w0, #0xffffffff            	// #-1
  40c22c:	ldp	x20, x19, [sp, #256]
  40c230:	ldp	x28, x21, [sp, #240]
  40c234:	ldp	x29, x30, [sp, #224]
  40c238:	add	sp, sp, #0x110
  40c23c:	ret
  40c240:	sub	w8, w0, #0x41
  40c244:	and	w8, w8, #0xff
  40c248:	cmp	w8, #0x6
  40c24c:	and	w8, w0, #0xff
  40c250:	b.cs	40c260 <ferror@plt+0x9810>  // b.hs, b.nlast
  40c254:	mov	w9, #0xffffffc9            	// #-55
  40c258:	add	w0, w9, w8
  40c25c:	ret
  40c260:	sub	w9, w0, #0x61
  40c264:	and	w9, w9, #0xff
  40c268:	cmp	w9, #0x6
  40c26c:	b.cs	40c27c <ferror@plt+0x982c>  // b.hs, b.nlast
  40c270:	mov	w9, #0xffffffa9            	// #-87
  40c274:	add	w0, w9, w8
  40c278:	ret
  40c27c:	sub	w9, w0, #0x30
  40c280:	and	w9, w9, #0xff
  40c284:	sub	w8, w8, #0x30
  40c288:	cmp	w9, #0xa
  40c28c:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  40c290:	ret
  40c294:	stp	x29, x30, [sp, #-48]!
  40c298:	str	x21, [sp, #16]
  40c29c:	stp	x20, x19, [sp, #32]
  40c2a0:	mov	x29, sp
  40c2a4:	cbz	x1, 40c2e4 <ferror@plt+0x9894>
  40c2a8:	ldrb	w8, [x1]
  40c2ac:	mov	x21, x1
  40c2b0:	cbz	w8, 40c2e4 <ferror@plt+0x9894>
  40c2b4:	mov	x19, x0
  40c2b8:	add	x1, x29, #0x18
  40c2bc:	mov	x0, x21
  40c2c0:	bl	402740 <strtol@plt>
  40c2c4:	ldr	x8, [x29, #24]
  40c2c8:	mov	x20, x0
  40c2cc:	mov	w0, #0xffffffff            	// #-1
  40c2d0:	cbz	x8, 40c2e8 <ferror@plt+0x9898>
  40c2d4:	cmp	x8, x21
  40c2d8:	b.eq	40c2e8 <ferror@plt+0x9898>  // b.none
  40c2dc:	ldrb	w8, [x8]
  40c2e0:	cbz	w8, 40c2f8 <ferror@plt+0x98a8>
  40c2e4:	mov	w0, #0xffffffff            	// #-1
  40c2e8:	ldp	x20, x19, [sp, #32]
  40c2ec:	ldr	x21, [sp, #16]
  40c2f0:	ldp	x29, x30, [sp], #48
  40c2f4:	ret
  40c2f8:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  40c2fc:	add	x8, x20, x8
  40c300:	cmp	x8, #0x1
  40c304:	b.hi	40c318 <ferror@plt+0x98c8>  // b.pmore
  40c308:	bl	4029c0 <__errno_location@plt>
  40c30c:	ldr	w8, [x0]
  40c310:	cmp	w8, #0x22
  40c314:	b.eq	40c2e4 <ferror@plt+0x9894>  // b.none
  40c318:	cmp	x20, w20, sxtw
  40c31c:	b.ne	40c2e4 <ferror@plt+0x9894>  // b.any
  40c320:	mov	w0, wzr
  40c324:	str	w20, [x19]
  40c328:	b	40c2e8 <ferror@plt+0x9898>
  40c32c:	stp	x29, x30, [sp, #-16]!
  40c330:	mov	x29, sp
  40c334:	bl	40c36c <ferror@plt+0x991c>
  40c338:	neg	w8, w0
  40c33c:	bics	wzr, w8, w0
  40c340:	b.eq	40c350 <ferror@plt+0x9900>  // b.none
  40c344:	mov	w0, #0xffffffff            	// #-1
  40c348:	ldp	x29, x30, [sp], #16
  40c34c:	ret
  40c350:	cbz	w0, 40c364 <ferror@plt+0x9914>
  40c354:	rbit	w8, w0
  40c358:	clz	w8, w8
  40c35c:	mov	w9, #0x20                  	// #32
  40c360:	sub	w0, w9, w8
  40c364:	ldp	x29, x30, [sp], #16
  40c368:	ret
  40c36c:	rev	w0, w0
  40c370:	ret
  40c374:	sub	sp, sp, #0x30
  40c378:	stp	x29, x30, [sp, #16]
  40c37c:	stp	x20, x19, [sp, #32]
  40c380:	add	x29, sp, #0x10
  40c384:	cbz	x1, 40c3dc <ferror@plt+0x998c>
  40c388:	ldrb	w8, [x1]
  40c38c:	mov	x20, x1
  40c390:	cbz	w8, 40c3dc <ferror@plt+0x998c>
  40c394:	mov	x19, x0
  40c398:	add	x1, sp, #0x8
  40c39c:	mov	x0, x20
  40c3a0:	bl	402350 <strtoul@plt>
  40c3a4:	ldr	x9, [sp, #8]
  40c3a8:	mov	x8, x0
  40c3ac:	mov	w0, #0xffffffff            	// #-1
  40c3b0:	cbz	x9, 40c3e0 <ferror@plt+0x9990>
  40c3b4:	cmp	x9, x20
  40c3b8:	b.eq	40c3e0 <ferror@plt+0x9990>  // b.none
  40c3bc:	ldrb	w9, [x9]
  40c3c0:	mov	w0, #0xffffffff            	// #-1
  40c3c4:	cbnz	w9, 40c3e0 <ferror@plt+0x9990>
  40c3c8:	lsr	x9, x8, #32
  40c3cc:	cbnz	x9, 40c3e0 <ferror@plt+0x9990>
  40c3d0:	mov	w0, wzr
  40c3d4:	str	w8, [x19]
  40c3d8:	b	40c3e0 <ferror@plt+0x9990>
  40c3dc:	mov	w0, #0xffffffff            	// #-1
  40c3e0:	ldp	x20, x19, [sp, #32]
  40c3e4:	ldp	x29, x30, [sp, #16]
  40c3e8:	add	sp, sp, #0x30
  40c3ec:	ret
  40c3f0:	str	d8, [sp, #-64]!
  40c3f4:	stp	x22, x21, [sp, #32]
  40c3f8:	mov	x21, x1
  40c3fc:	stp	x20, x19, [sp, #48]
  40c400:	mov	x19, x0
  40c404:	mov	w1, #0x2e                  	// #46
  40c408:	mov	x0, x21
  40c40c:	stp	x29, x30, [sp, #16]
  40c410:	mov	x29, sp
  40c414:	mov	x20, x2
  40c418:	bl	4027f0 <strchr@plt>
  40c41c:	add	x1, x29, #0x8
  40c420:	cbz	x0, 40c470 <ferror@plt+0x9a20>
  40c424:	mov	x0, x21
  40c428:	bl	4023d0 <strtod@plt>
  40c42c:	fcmp	d0, #0.0
  40c430:	b.mi	40c548 <ferror@plt+0x9af8>  // b.first
  40c434:	ldr	x8, [x29, #8]
  40c438:	mov	w0, #0xffffffff            	// #-1
  40c43c:	cbz	x8, 40c57c <ferror@plt+0x9b2c>
  40c440:	cmp	x8, x21
  40c444:	b.eq	40c57c <ferror@plt+0x9b2c>  // b.none
  40c448:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  40c44c:	mov	v8.16b, v0.16b
  40c450:	fmov	d0, x8
  40c454:	fcmp	d8, d0
  40c458:	b.ne	40c4b0 <ferror@plt+0x9a60>  // b.any
  40c45c:	bl	4029c0 <__errno_location@plt>
  40c460:	ldr	w8, [x0]
  40c464:	cmp	w8, #0x22
  40c468:	b.ne	40c4b0 <ferror@plt+0x9a60>  // b.any
  40c46c:	b	40c548 <ferror@plt+0x9af8>
  40c470:	mov	x0, x21
  40c474:	mov	w2, wzr
  40c478:	bl	402350 <strtoul@plt>
  40c47c:	ldr	x8, [x29, #8]
  40c480:	mov	x22, x0
  40c484:	mov	w0, #0xffffffff            	// #-1
  40c488:	cbz	x8, 40c57c <ferror@plt+0x9b2c>
  40c48c:	cmp	x8, x21
  40c490:	b.eq	40c57c <ferror@plt+0x9b2c>  // b.none
  40c494:	cmn	x22, #0x1
  40c498:	b.ne	40c4ac <ferror@plt+0x9a5c>  // b.any
  40c49c:	bl	4029c0 <__errno_location@plt>
  40c4a0:	ldr	w8, [x0]
  40c4a4:	cmp	w8, #0x22
  40c4a8:	b.eq	40c548 <ferror@plt+0x9af8>  // b.none
  40c4ac:	ucvtf	d8, x22
  40c4b0:	ldr	x22, [x29, #8]
  40c4b4:	cmp	x22, x21
  40c4b8:	b.eq	40c548 <ferror@plt+0x9af8>  // b.none
  40c4bc:	mov	w8, #0x1                   	// #1
  40c4c0:	str	w8, [x20]
  40c4c4:	ldrb	w8, [x22]
  40c4c8:	cbz	w8, 40c560 <ferror@plt+0x9b10>
  40c4cc:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c4d0:	add	x1, x1, #0xc32
  40c4d4:	mov	x0, x22
  40c4d8:	str	wzr, [x20]
  40c4dc:	bl	402610 <strcasecmp@plt>
  40c4e0:	cbz	w0, 40c550 <ferror@plt+0x9b00>
  40c4e4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c4e8:	add	x1, x1, #0xd46
  40c4ec:	mov	x0, x22
  40c4f0:	bl	402610 <strcasecmp@plt>
  40c4f4:	cbz	w0, 40c550 <ferror@plt+0x9b00>
  40c4f8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c4fc:	add	x1, x1, #0xd4b
  40c500:	mov	x0, x22
  40c504:	bl	402610 <strcasecmp@plt>
  40c508:	cbz	w0, 40c550 <ferror@plt+0x9b00>
  40c50c:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40c510:	add	x1, x1, #0xd6e
  40c514:	mov	x0, x22
  40c518:	bl	402610 <strcasecmp@plt>
  40c51c:	cbz	w0, 40c560 <ferror@plt+0x9b10>
  40c520:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c524:	add	x1, x1, #0xd45
  40c528:	mov	x0, x22
  40c52c:	bl	402610 <strcasecmp@plt>
  40c530:	cbz	w0, 40c560 <ferror@plt+0x9b10>
  40c534:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40c538:	add	x1, x1, #0xd4a
  40c53c:	mov	x0, x22
  40c540:	bl	402610 <strcasecmp@plt>
  40c544:	cbz	w0, 40c560 <ferror@plt+0x9b10>
  40c548:	mov	w0, #0xffffffff            	// #-1
  40c54c:	b	40c57c <ferror@plt+0x9b2c>
  40c550:	mov	x8, #0x400000000000        	// #70368744177664
  40c554:	movk	x8, #0x408f, lsl #48
  40c558:	fmov	d0, x8
  40c55c:	fmul	d8, d8, d0
  40c560:	fcvtzu	w8, d8
  40c564:	ucvtf	d0, w8
  40c568:	fcmp	d8, d0
  40c56c:	cset	w9, gt
  40c570:	add	w8, w9, w8
  40c574:	mov	w0, wzr
  40c578:	str	w8, [x19]
  40c57c:	ldp	x20, x19, [sp, #48]
  40c580:	ldp	x22, x21, [sp, #32]
  40c584:	ldp	x29, x30, [sp, #16]
  40c588:	ldr	d8, [sp], #64
  40c58c:	ret
  40c590:	stp	x29, x30, [sp, #-48]!
  40c594:	str	x21, [sp, #16]
  40c598:	stp	x20, x19, [sp, #32]
  40c59c:	mov	x29, sp
  40c5a0:	cbz	x1, 40c5e0 <ferror@plt+0x9b90>
  40c5a4:	ldrb	w8, [x1]
  40c5a8:	mov	x21, x1
  40c5ac:	cbz	w8, 40c5e0 <ferror@plt+0x9b90>
  40c5b0:	mov	x19, x0
  40c5b4:	add	x1, x29, #0x18
  40c5b8:	mov	x0, x21
  40c5bc:	bl	402800 <strtoull@plt>
  40c5c0:	ldr	x8, [x29, #24]
  40c5c4:	mov	x20, x0
  40c5c8:	mov	w0, #0xffffffff            	// #-1
  40c5cc:	cbz	x8, 40c5e4 <ferror@plt+0x9b94>
  40c5d0:	cmp	x8, x21
  40c5d4:	b.eq	40c5e4 <ferror@plt+0x9b94>  // b.none
  40c5d8:	ldrb	w8, [x8]
  40c5dc:	cbz	w8, 40c5f4 <ferror@plt+0x9ba4>
  40c5e0:	mov	w0, #0xffffffff            	// #-1
  40c5e4:	ldp	x20, x19, [sp, #32]
  40c5e8:	ldr	x21, [sp, #16]
  40c5ec:	ldp	x29, x30, [sp], #48
  40c5f0:	ret
  40c5f4:	cmn	x20, #0x1
  40c5f8:	b.ne	40c60c <ferror@plt+0x9bbc>  // b.any
  40c5fc:	bl	4029c0 <__errno_location@plt>
  40c600:	ldr	w8, [x0]
  40c604:	cmp	w8, #0x22
  40c608:	b.eq	40c5e0 <ferror@plt+0x9b90>  // b.none
  40c60c:	mov	w0, wzr
  40c610:	str	x20, [x19]
  40c614:	b	40c5e4 <ferror@plt+0x9b94>
  40c618:	sub	sp, sp, #0x30
  40c61c:	stp	x29, x30, [sp, #16]
  40c620:	stp	x20, x19, [sp, #32]
  40c624:	add	x29, sp, #0x10
  40c628:	cbz	x1, 40c680 <ferror@plt+0x9c30>
  40c62c:	ldrb	w8, [x1]
  40c630:	mov	x20, x1
  40c634:	cbz	w8, 40c680 <ferror@plt+0x9c30>
  40c638:	mov	x19, x0
  40c63c:	add	x1, sp, #0x8
  40c640:	mov	x0, x20
  40c644:	bl	402350 <strtoul@plt>
  40c648:	ldr	x9, [sp, #8]
  40c64c:	mov	x8, x0
  40c650:	mov	w0, #0xffffffff            	// #-1
  40c654:	cbz	x9, 40c684 <ferror@plt+0x9c34>
  40c658:	cmp	x9, x20
  40c65c:	b.eq	40c684 <ferror@plt+0x9c34>  // b.none
  40c660:	ldrb	w9, [x9]
  40c664:	mov	w0, #0xffffffff            	// #-1
  40c668:	cbnz	w9, 40c684 <ferror@plt+0x9c34>
  40c66c:	lsr	x9, x8, #32
  40c670:	cbnz	x9, 40c684 <ferror@plt+0x9c34>
  40c674:	mov	w0, wzr
  40c678:	str	w8, [x19]
  40c67c:	b	40c684 <ferror@plt+0x9c34>
  40c680:	mov	w0, #0xffffffff            	// #-1
  40c684:	ldp	x20, x19, [sp, #32]
  40c688:	ldp	x29, x30, [sp, #16]
  40c68c:	add	sp, sp, #0x30
  40c690:	ret
  40c694:	sub	sp, sp, #0x30
  40c698:	stp	x29, x30, [sp, #16]
  40c69c:	stp	x20, x19, [sp, #32]
  40c6a0:	add	x29, sp, #0x10
  40c6a4:	cbz	x1, 40c6fc <ferror@plt+0x9cac>
  40c6a8:	ldrb	w8, [x1]
  40c6ac:	mov	x20, x1
  40c6b0:	cbz	w8, 40c6fc <ferror@plt+0x9cac>
  40c6b4:	mov	x19, x0
  40c6b8:	add	x1, sp, #0x8
  40c6bc:	mov	x0, x20
  40c6c0:	bl	402350 <strtoul@plt>
  40c6c4:	ldr	x9, [sp, #8]
  40c6c8:	mov	x8, x0
  40c6cc:	mov	w0, #0xffffffff            	// #-1
  40c6d0:	cbz	x9, 40c700 <ferror@plt+0x9cb0>
  40c6d4:	cmp	x9, x20
  40c6d8:	b.eq	40c700 <ferror@plt+0x9cb0>  // b.none
  40c6dc:	ldrb	w9, [x9]
  40c6e0:	mov	w0, #0xffffffff            	// #-1
  40c6e4:	cbnz	w9, 40c700 <ferror@plt+0x9cb0>
  40c6e8:	lsr	x9, x8, #16
  40c6ec:	cbnz	x9, 40c700 <ferror@plt+0x9cb0>
  40c6f0:	mov	w0, wzr
  40c6f4:	strh	w8, [x19]
  40c6f8:	b	40c700 <ferror@plt+0x9cb0>
  40c6fc:	mov	w0, #0xffffffff            	// #-1
  40c700:	ldp	x20, x19, [sp, #32]
  40c704:	ldp	x29, x30, [sp, #16]
  40c708:	add	sp, sp, #0x30
  40c70c:	ret
  40c710:	sub	sp, sp, #0x30
  40c714:	stp	x29, x30, [sp, #16]
  40c718:	stp	x20, x19, [sp, #32]
  40c71c:	add	x29, sp, #0x10
  40c720:	cbz	x1, 40c778 <ferror@plt+0x9d28>
  40c724:	ldrb	w8, [x1]
  40c728:	mov	x20, x1
  40c72c:	cbz	w8, 40c778 <ferror@plt+0x9d28>
  40c730:	mov	x19, x0
  40c734:	add	x1, sp, #0x8
  40c738:	mov	x0, x20
  40c73c:	bl	402350 <strtoul@plt>
  40c740:	ldr	x9, [sp, #8]
  40c744:	mov	x8, x0
  40c748:	mov	w0, #0xffffffff            	// #-1
  40c74c:	cbz	x9, 40c77c <ferror@plt+0x9d2c>
  40c750:	cmp	x9, x20
  40c754:	b.eq	40c77c <ferror@plt+0x9d2c>  // b.none
  40c758:	ldrb	w9, [x9]
  40c75c:	mov	w0, #0xffffffff            	// #-1
  40c760:	cbnz	w9, 40c77c <ferror@plt+0x9d2c>
  40c764:	cmp	x8, #0xff
  40c768:	b.hi	40c77c <ferror@plt+0x9d2c>  // b.pmore
  40c76c:	mov	w0, wzr
  40c770:	strb	w8, [x19]
  40c774:	b	40c77c <ferror@plt+0x9d2c>
  40c778:	mov	w0, #0xffffffff            	// #-1
  40c77c:	ldp	x20, x19, [sp, #32]
  40c780:	ldp	x29, x30, [sp, #16]
  40c784:	add	sp, sp, #0x30
  40c788:	ret
  40c78c:	sub	sp, sp, #0x40
  40c790:	stp	x29, x30, [sp, #16]
  40c794:	stp	x22, x21, [sp, #32]
  40c798:	stp	x20, x19, [sp, #48]
  40c79c:	add	x29, sp, #0x10
  40c7a0:	mov	w22, w2
  40c7a4:	mov	x21, x1
  40c7a8:	mov	x19, x0
  40c7ac:	bl	4029c0 <__errno_location@plt>
  40c7b0:	str	wzr, [x0]
  40c7b4:	cbz	x21, 40c7f4 <ferror@plt+0x9da4>
  40c7b8:	ldrb	w8, [x21]
  40c7bc:	cbz	w8, 40c7f4 <ferror@plt+0x9da4>
  40c7c0:	mov	x20, x0
  40c7c4:	add	x1, sp, #0x8
  40c7c8:	mov	x0, x21
  40c7cc:	mov	w2, w22
  40c7d0:	bl	4023b0 <strtoll@plt>
  40c7d4:	ldr	x9, [sp, #8]
  40c7d8:	mov	x8, x0
  40c7dc:	mov	w0, #0xffffffff            	// #-1
  40c7e0:	cbz	x9, 40c7f8 <ferror@plt+0x9da8>
  40c7e4:	cmp	x9, x21
  40c7e8:	b.eq	40c7f8 <ferror@plt+0x9da8>  // b.none
  40c7ec:	ldrb	w9, [x9]
  40c7f0:	cbz	w9, 40c80c <ferror@plt+0x9dbc>
  40c7f4:	mov	w0, #0xffffffff            	// #-1
  40c7f8:	ldp	x20, x19, [sp, #48]
  40c7fc:	ldp	x22, x21, [sp, #32]
  40c800:	ldp	x29, x30, [sp, #16]
  40c804:	add	sp, sp, #0x40
  40c808:	ret
  40c80c:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40c810:	add	x9, x8, x9
  40c814:	cmp	x9, #0x1
  40c818:	b.hi	40c828 <ferror@plt+0x9dd8>  // b.pmore
  40c81c:	ldr	w9, [x20]
  40c820:	cmp	w9, #0x22
  40c824:	b.eq	40c7f4 <ferror@plt+0x9da4>  // b.none
  40c828:	mov	w0, wzr
  40c82c:	str	x8, [x19]
  40c830:	b	40c7f8 <ferror@plt+0x9da8>
  40c834:	sub	sp, sp, #0x40
  40c838:	stp	x29, x30, [sp, #16]
  40c83c:	stp	x22, x21, [sp, #32]
  40c840:	stp	x20, x19, [sp, #48]
  40c844:	add	x29, sp, #0x10
  40c848:	mov	w22, w2
  40c84c:	mov	x21, x1
  40c850:	mov	x19, x0
  40c854:	bl	4029c0 <__errno_location@plt>
  40c858:	str	wzr, [x0]
  40c85c:	cbz	x21, 40c89c <ferror@plt+0x9e4c>
  40c860:	ldrb	w8, [x21]
  40c864:	cbz	w8, 40c89c <ferror@plt+0x9e4c>
  40c868:	mov	x20, x0
  40c86c:	add	x1, sp, #0x8
  40c870:	mov	x0, x21
  40c874:	mov	w2, w22
  40c878:	bl	402740 <strtol@plt>
  40c87c:	ldr	x9, [sp, #8]
  40c880:	mov	x8, x0
  40c884:	mov	w0, #0xffffffff            	// #-1
  40c888:	cbz	x9, 40c8a0 <ferror@plt+0x9e50>
  40c88c:	cmp	x9, x21
  40c890:	b.eq	40c8a0 <ferror@plt+0x9e50>  // b.none
  40c894:	ldrb	w9, [x9]
  40c898:	cbz	w9, 40c8b4 <ferror@plt+0x9e64>
  40c89c:	mov	w0, #0xffffffff            	// #-1
  40c8a0:	ldp	x20, x19, [sp, #48]
  40c8a4:	ldp	x22, x21, [sp, #32]
  40c8a8:	ldp	x29, x30, [sp, #16]
  40c8ac:	add	sp, sp, #0x40
  40c8b0:	ret
  40c8b4:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40c8b8:	add	x9, x8, x9
  40c8bc:	cmp	x9, #0x1
  40c8c0:	b.hi	40c8d0 <ferror@plt+0x9e80>  // b.pmore
  40c8c4:	ldr	w9, [x20]
  40c8c8:	cmp	w9, #0x22
  40c8cc:	b.eq	40c89c <ferror@plt+0x9e4c>  // b.none
  40c8d0:	cmp	x8, w8, sxtw
  40c8d4:	b.ne	40c89c <ferror@plt+0x9e4c>  // b.any
  40c8d8:	mov	w0, wzr
  40c8dc:	str	w8, [x19]
  40c8e0:	b	40c8a0 <ferror@plt+0x9e50>
  40c8e4:	sub	sp, sp, #0x40
  40c8e8:	stp	x20, x19, [sp, #48]
  40c8ec:	mov	x19, x0
  40c8f0:	add	x0, sp, #0x8
  40c8f4:	stp	x29, x30, [sp, #16]
  40c8f8:	stp	x22, x21, [sp, #32]
  40c8fc:	add	x29, sp, #0x10
  40c900:	bl	40c590 <ferror@plt+0x9b40>
  40c904:	mov	w20, w0
  40c908:	cbnz	w0, 40c940 <ferror@plt+0x9ef0>
  40c90c:	mov	w0, #0x1                   	// #1
  40c910:	bl	40c36c <ferror@plt+0x991c>
  40c914:	ldr	x21, [sp, #8]
  40c918:	cmp	w0, #0x1
  40c91c:	b.eq	40c93c <ferror@plt+0x9eec>  // b.none
  40c920:	mov	w0, w21
  40c924:	bl	40c36c <ferror@plt+0x991c>
  40c928:	mov	w22, w0
  40c92c:	lsr	x0, x21, #32
  40c930:	bl	40c36c <ferror@plt+0x991c>
  40c934:	mov	w21, w0
  40c938:	bfi	x21, x22, #32, #32
  40c93c:	str	x21, [x19]
  40c940:	mov	w0, w20
  40c944:	ldp	x20, x19, [sp, #48]
  40c948:	ldp	x22, x21, [sp, #32]
  40c94c:	ldp	x29, x30, [sp, #16]
  40c950:	add	sp, sp, #0x40
  40c954:	ret
  40c958:	sub	sp, sp, #0x30
  40c95c:	stp	x29, x30, [sp, #16]
  40c960:	add	x29, sp, #0x10
  40c964:	stp	x20, x19, [sp, #32]
  40c968:	mov	x19, x0
  40c96c:	sub	x0, x29, #0x4
  40c970:	bl	40c618 <ferror@plt+0x9bc8>
  40c974:	mov	w20, w0
  40c978:	cbnz	w0, 40c988 <ferror@plt+0x9f38>
  40c97c:	ldur	w0, [x29, #-4]
  40c980:	bl	40c36c <ferror@plt+0x991c>
  40c984:	str	w0, [x19]
  40c988:	mov	w0, w20
  40c98c:	ldp	x20, x19, [sp, #32]
  40c990:	ldp	x29, x30, [sp, #16]
  40c994:	add	sp, sp, #0x30
  40c998:	ret
  40c99c:	sub	sp, sp, #0x30
  40c9a0:	stp	x29, x30, [sp, #16]
  40c9a4:	add	x29, sp, #0x10
  40c9a8:	stp	x20, x19, [sp, #32]
  40c9ac:	mov	x19, x0
  40c9b0:	sub	x0, x29, #0x4
  40c9b4:	bl	40c694 <ferror@plt+0x9c44>
  40c9b8:	mov	w20, w0
  40c9bc:	cbnz	w0, 40c9cc <ferror@plt+0x9f7c>
  40c9c0:	ldurh	w0, [x29, #-4]
  40c9c4:	bl	40c9e0 <ferror@plt+0x9f90>
  40c9c8:	strh	w0, [x19]
  40c9cc:	mov	w0, w20
  40c9d0:	ldp	x20, x19, [sp, #32]
  40c9d4:	ldp	x29, x30, [sp, #16]
  40c9d8:	add	sp, sp, #0x30
  40c9dc:	ret
  40c9e0:	rev	w8, w0
  40c9e4:	lsr	w0, w8, #16
  40c9e8:	ret
  40c9ec:	sub	sp, sp, #0x50
  40c9f0:	stp	x29, x30, [sp, #16]
  40c9f4:	add	x29, sp, #0x10
  40c9f8:	stp	x22, x21, [sp, #48]
  40c9fc:	stp	x20, x19, [sp, #64]
  40ca00:	mov	x20, x1
  40ca04:	mov	x19, x0
  40ca08:	mov	x21, xzr
  40ca0c:	add	x22, x29, #0x18
  40ca10:	str	x23, [sp, #32]
  40ca14:	add	x1, sp, #0x8
  40ca18:	mov	w2, #0x10                  	// #16
  40ca1c:	mov	x0, x20
  40ca20:	bl	402350 <strtoul@plt>
  40ca24:	lsr	x9, x0, #16
  40ca28:	mov	w8, #0x1                   	// #1
  40ca2c:	cbnz	x9, 40ca6c <ferror@plt+0xa01c>
  40ca30:	ldr	x23, [sp, #8]
  40ca34:	cmp	x23, x20
  40ca38:	b.eq	40ca6c <ferror@plt+0xa01c>  // b.none
  40ca3c:	bl	40c9e0 <ferror@plt+0x9f90>
  40ca40:	strh	w0, [x22, x21]
  40ca44:	ldrb	w8, [x23]
  40ca48:	cbz	w8, 40ca80 <ferror@plt+0xa030>
  40ca4c:	cmp	x21, #0x6
  40ca50:	cset	w9, ne  // ne = any
  40ca54:	cmp	w8, #0x3a
  40ca58:	cset	w8, eq  // eq = none
  40ca5c:	and	w10, w9, w8
  40ca60:	tst	w9, w8
  40ca64:	csinc	x20, x20, x23, eq  // eq = none
  40ca68:	eor	w8, w10, #0x1
  40ca6c:	cbnz	w8, 40ca88 <ferror@plt+0xa038>
  40ca70:	add	x21, x21, #0x2
  40ca74:	cmp	x21, #0x8
  40ca78:	b.ne	40ca14 <ferror@plt+0x9fc4>  // b.any
  40ca7c:	b	40ca90 <ferror@plt+0xa040>
  40ca80:	mov	w8, #0x2                   	// #2
  40ca84:	cbz	w8, 40ca70 <ferror@plt+0xa020>
  40ca88:	cmp	w8, #0x2
  40ca8c:	b.ne	40caa0 <ferror@plt+0xa050>  // b.any
  40ca90:	ldr	x8, [x29, #24]
  40ca94:	mov	w0, #0x1                   	// #1
  40ca98:	str	x8, [x19]
  40ca9c:	b	40caa4 <ferror@plt+0xa054>
  40caa0:	mov	w0, #0xffffffff            	// #-1
  40caa4:	ldp	x20, x19, [sp, #64]
  40caa8:	ldp	x22, x21, [sp, #48]
  40caac:	ldr	x23, [sp, #32]
  40cab0:	ldp	x29, x30, [sp, #16]
  40cab4:	add	sp, sp, #0x50
  40cab8:	ret
  40cabc:	stp	x29, x30, [sp, #-32]!
  40cac0:	str	x19, [sp, #16]
  40cac4:	mov	x29, sp
  40cac8:	mov	x19, x0
  40cacc:	bl	40caec <ferror@plt+0xa09c>
  40cad0:	cbnz	w0, 40cae0 <ferror@plt+0xa090>
  40cad4:	mov	x0, x19
  40cad8:	bl	40cd00 <ferror@plt+0xa2b0>
  40cadc:	mov	w0, wzr
  40cae0:	ldr	x19, [sp, #16]
  40cae4:	ldp	x29, x30, [sp], #32
  40cae8:	ret
  40caec:	stp	x29, x30, [sp, #-48]!
  40caf0:	stp	x20, x19, [sp, #32]
  40caf4:	mov	x20, x1
  40caf8:	movi	v0.2d, #0x0
  40cafc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40cb00:	str	x21, [sp, #16]
  40cb04:	mov	x19, x0
  40cb08:	str	xzr, [x0, #256]
  40cb0c:	stp	q0, q0, [x0, #224]
  40cb10:	stp	q0, q0, [x0, #192]
  40cb14:	stp	q0, q0, [x0, #160]
  40cb18:	stp	q0, q0, [x0, #128]
  40cb1c:	stp	q0, q0, [x0, #96]
  40cb20:	stp	q0, q0, [x0, #64]
  40cb24:	stp	q0, q0, [x0, #32]
  40cb28:	stp	q0, q0, [x0]
  40cb2c:	add	x1, x1, #0x98
  40cb30:	mov	x0, x20
  40cb34:	mov	x29, sp
  40cb38:	mov	w21, w2
  40cb3c:	bl	402720 <strcmp@plt>
  40cb40:	cbz	w0, 40cbc8 <ferror@plt+0xa178>
  40cb44:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40cb48:	add	x1, x1, #0xb04
  40cb4c:	mov	x0, x20
  40cb50:	bl	402720 <strcmp@plt>
  40cb54:	cbz	w0, 40cba8 <ferror@plt+0xa158>
  40cb58:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40cb5c:	add	x1, x1, #0xa0
  40cb60:	mov	x0, x20
  40cb64:	bl	402720 <strcmp@plt>
  40cb68:	cbz	w0, 40cba8 <ferror@plt+0xa158>
  40cb6c:	cmp	w21, #0x11
  40cb70:	b.ne	40cc18 <ferror@plt+0xa1c8>  // b.any
  40cb74:	add	x0, x19, #0x8
  40cb78:	mov	w1, #0x100                 	// #256
  40cb7c:	mov	x2, x20
  40cb80:	bl	410a70 <ferror@plt+0xe020>
  40cb84:	tbnz	w0, #31, 40cbd4 <ferror@plt+0xa184>
  40cb88:	mov	w8, w0
  40cb8c:	mov	w9, #0x11                  	// #17
  40cb90:	strh	w8, [x19, #2]
  40cb94:	lsl	w8, w8, #3
  40cb98:	mov	w0, wzr
  40cb9c:	strh	w9, [x19, #6]
  40cba0:	strh	w8, [x19, #4]
  40cba4:	b	40cc08 <ferror@plt+0xa1b8>
  40cba8:	orr	w8, w21, #0x10
  40cbac:	cmp	w8, #0x1c
  40cbb0:	b.eq	40cbd4 <ferror@plt+0xa184>  // b.none
  40cbb4:	mov	w0, wzr
  40cbb8:	strh	w21, [x19, #6]
  40cbbc:	mov	w8, #0xfffe0000            	// #-131072
  40cbc0:	stur	w8, [x19, #2]
  40cbc4:	b	40cc08 <ferror@plt+0xa1b8>
  40cbc8:	orr	w8, w21, #0x10
  40cbcc:	cmp	w8, #0x1c
  40cbd0:	b.ne	40cbdc <ferror@plt+0xa18c>  // b.any
  40cbd4:	mov	w0, #0xffffffff            	// #-1
  40cbd8:	b	40cc08 <ferror@plt+0xa1b8>
  40cbdc:	and	w0, w21, #0xffff
  40cbe0:	strh	w21, [x19, #6]
  40cbe4:	bl	40d978 <ferror@plt+0xaf28>
  40cbe8:	ldrh	w9, [x19]
  40cbec:	mov	w8, w0
  40cbf0:	strh	w8, [x19, #2]
  40cbf4:	mov	w8, #0xfffe                	// #65534
  40cbf8:	strh	w8, [x19, #4]
  40cbfc:	orr	w8, w9, #0x1
  40cc00:	mov	w0, wzr
  40cc04:	strh	w8, [x19]
  40cc08:	ldp	x20, x19, [sp, #32]
  40cc0c:	ldr	x21, [sp, #16]
  40cc10:	ldp	x29, x30, [sp], #48
  40cc14:	ret
  40cc18:	mov	w1, #0x3a                  	// #58
  40cc1c:	mov	x0, x20
  40cc20:	bl	4027f0 <strchr@plt>
  40cc24:	cbz	x0, 40cc60 <ferror@plt+0xa210>
  40cc28:	mov	w8, #0xa                   	// #10
  40cc2c:	cmp	w21, #0xa
  40cc30:	strh	w8, [x19, #6]
  40cc34:	b.eq	40cc3c <ferror@plt+0xa1ec>  // b.none
  40cc38:	cbnz	w21, 40cbd4 <ferror@plt+0xa184>
  40cc3c:	add	x2, x19, #0x8
  40cc40:	mov	w0, #0xa                   	// #10
  40cc44:	mov	x1, x20
  40cc48:	bl	4027b0 <inet_pton@plt>
  40cc4c:	cmp	w0, #0x1
  40cc50:	b.lt	40cbd4 <ferror@plt+0xa184>  // b.tstop
  40cc54:	mov	w0, wzr
  40cc58:	mov	w8, #0xffff0010            	// #-65520
  40cc5c:	b	40cbc0 <ferror@plt+0xa170>
  40cc60:	cmp	w21, #0x1c
  40cc64:	b.ne	40ccc8 <ferror@plt+0xa278>  // b.any
  40cc68:	add	x21, x19, #0x8
  40cc6c:	mov	w8, #0x1c                  	// #28
  40cc70:	mov	w0, #0x1c                  	// #28
  40cc74:	mov	w3, #0x100                 	// #256
  40cc78:	mov	x1, x20
  40cc7c:	mov	x2, x21
  40cc80:	strh	w8, [x19, #6]
  40cc84:	bl	412108 <ferror@plt+0xf6b8>
  40cc88:	cmp	w0, #0x1
  40cc8c:	b.lt	40cbd4 <ferror@plt+0xa184>  // b.tstop
  40cc90:	mov	w8, #0x4                   	// #4
  40cc94:	mov	x20, xzr
  40cc98:	movk	w8, #0x14, lsl #16
  40cc9c:	stur	w8, [x19, #2]
  40cca0:	cmp	x20, #0x40
  40cca4:	b.eq	40ccf8 <ferror@plt+0xa2a8>  // b.none
  40cca8:	ldr	w0, [x21, x20, lsl #2]
  40ccac:	bl	40c36c <ferror@plt+0x991c>
  40ccb0:	add	x20, x20, #0x1
  40ccb4:	tbz	w0, #8, 40cca0 <ferror@plt+0xa250>
  40ccb8:	lsl	w8, w20, #2
  40ccbc:	mov	w0, wzr
  40ccc0:	strh	w8, [x19, #2]
  40ccc4:	b	40cc08 <ferror@plt+0xa1b8>
  40ccc8:	mov	w8, #0x2                   	// #2
  40cccc:	tst	w21, #0xfffffffd
  40ccd0:	strh	w8, [x19, #6]
  40ccd4:	b.ne	40cbd4 <ferror@plt+0xa184>  // b.any
  40ccd8:	add	x0, x19, #0x8
  40ccdc:	mov	x1, x20
  40cce0:	bl	40ebe8 <ferror@plt+0xc198>
  40cce4:	cmp	w0, #0x1
  40cce8:	b.lt	40cbd4 <ferror@plt+0xa184>  // b.tstop
  40ccec:	mov	w0, wzr
  40ccf0:	mov	w8, #0xffff0004            	// #-65532
  40ccf4:	b	40cbc0 <ferror@plt+0xa170>
  40ccf8:	mov	w0, wzr
  40ccfc:	b	40cc08 <ferror@plt+0xa1b8>
  40cd00:	stp	x29, x30, [sp, #-32]!
  40cd04:	ldrh	w8, [x0, #6]
  40cd08:	str	x19, [sp, #16]
  40cd0c:	mov	x19, x0
  40cd10:	mov	x29, sp
  40cd14:	cmp	w8, #0xa
  40cd18:	b.eq	40cd4c <ferror@plt+0xa2fc>  // b.none
  40cd1c:	cmp	w8, #0x2
  40cd20:	b.ne	40cd90 <ferror@plt+0xa340>  // b.any
  40cd24:	ldr	w0, [x19, #8]
  40cd28:	cbz	w0, 40cd84 <ferror@plt+0xa334>
  40cd2c:	bl	40c36c <ferror@plt+0x991c>
  40cd30:	ldrh	w8, [x19]
  40cd34:	lsr	w9, w0, #28
  40cd38:	cmp	w9, #0xe
  40cd3c:	b.ne	40cd7c <ferror@plt+0xa32c>  // b.any
  40cd40:	mov	w9, #0xa                   	// #10
  40cd44:	orr	w8, w8, w9
  40cd48:	b	40cd8c <ferror@plt+0xa33c>
  40cd4c:	ldr	w8, [x19, #8]
  40cd50:	cbnz	w8, 40cd6c <ferror@plt+0xa31c>
  40cd54:	ldr	w8, [x19, #12]
  40cd58:	cbnz	w8, 40cd6c <ferror@plt+0xa31c>
  40cd5c:	ldr	w8, [x19, #16]
  40cd60:	cbnz	w8, 40cd6c <ferror@plt+0xa31c>
  40cd64:	ldr	w8, [x19, #20]
  40cd68:	cbz	w8, 40cd84 <ferror@plt+0xa334>
  40cd6c:	ldrb	w9, [x19, #8]
  40cd70:	ldrh	w8, [x19]
  40cd74:	cmp	w9, #0xff
  40cd78:	b.eq	40cd40 <ferror@plt+0xa2f0>  // b.none
  40cd7c:	orr	w8, w8, #0x2
  40cd80:	b	40cd8c <ferror@plt+0xa33c>
  40cd84:	ldrh	w8, [x19]
  40cd88:	orr	w8, w8, #0x6
  40cd8c:	strh	w8, [x19]
  40cd90:	ldr	x19, [sp, #16]
  40cd94:	ldp	x29, x30, [sp], #32
  40cd98:	ret
  40cd9c:	sub	w8, w0, #0x2
  40cda0:	cmp	w8, #0x1a
  40cda4:	b.hi	40cdcc <ferror@plt+0xa37c>  // b.pmore
  40cda8:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40cdac:	add	x9, x9, #0xc25
  40cdb0:	adr	x10, 40cdc4 <ferror@plt+0xa374>
  40cdb4:	ldrb	w11, [x9, x8]
  40cdb8:	add	x10, x10, x11, lsl #2
  40cdbc:	mov	w0, #0x80                  	// #128
  40cdc0:	br	x10
  40cdc4:	mov	w0, #0x20                  	// #32
  40cdc8:	ret
  40cdcc:	mov	w0, wzr
  40cdd0:	ret
  40cdd4:	mov	w0, #0x50                  	// #80
  40cdd8:	ret
  40cddc:	mov	w0, #0x10                  	// #16
  40cde0:	ret
  40cde4:	mov	w0, #0x14                  	// #20
  40cde8:	ret
  40cdec:	sub	sp, sp, #0x40
  40cdf0:	stp	x22, x21, [sp, #32]
  40cdf4:	mov	x22, x1
  40cdf8:	stp	x20, x19, [sp, #48]
  40cdfc:	mov	x19, x0
  40ce00:	mov	w1, #0x2f                  	// #47
  40ce04:	mov	x0, x22
  40ce08:	stp	x29, x30, [sp, #16]
  40ce0c:	add	x29, sp, #0x10
  40ce10:	mov	w20, w2
  40ce14:	bl	4027f0 <strchr@plt>
  40ce18:	mov	x21, x0
  40ce1c:	cbz	x0, 40ce24 <ferror@plt+0xa3d4>
  40ce20:	strb	wzr, [x21]
  40ce24:	mov	x0, x19
  40ce28:	mov	x1, x22
  40ce2c:	mov	w2, w20
  40ce30:	bl	40cabc <ferror@plt+0xa06c>
  40ce34:	cbz	x21, 40ce40 <ferror@plt+0xa3f0>
  40ce38:	mov	w8, #0x2f                  	// #47
  40ce3c:	strb	w8, [x21]
  40ce40:	cbnz	w0, 40cebc <ferror@plt+0xa46c>
  40ce44:	ldrh	w0, [x19, #6]
  40ce48:	bl	40cd9c <ferror@plt+0xa34c>
  40ce4c:	mov	w20, w0
  40ce50:	cbz	x21, 40ce7c <ferror@plt+0xa42c>
  40ce54:	ldrsh	w8, [x19, #4]
  40ce58:	cmn	w8, #0x2
  40ce5c:	b.eq	40ce70 <ferror@plt+0xa420>  // b.none
  40ce60:	add	x1, x21, #0x1
  40ce64:	sub	x0, x29, #0x4
  40ce68:	bl	40ced0 <ferror@plt+0xa480>
  40ce6c:	cbz	w0, 40cea4 <ferror@plt+0xa454>
  40ce70:	mov	w8, wzr
  40ce74:	tbz	w8, #0, 40ceb8 <ferror@plt+0xa468>
  40ce78:	b	40ce8c <ferror@plt+0xa43c>
  40ce7c:	ldrsh	w9, [x19, #4]
  40ce80:	mov	w8, wzr
  40ce84:	cmn	w9, #0x2
  40ce88:	csel	w20, wzr, w20, eq  // eq = none
  40ce8c:	ldrh	w9, [x19]
  40ce90:	mov	w0, wzr
  40ce94:	strh	w20, [x19, #4]
  40ce98:	orr	w8, w9, w8
  40ce9c:	strh	w8, [x19]
  40cea0:	b	40cebc <ferror@plt+0xa46c>
  40cea4:	ldur	w9, [x29, #-4]
  40cea8:	cmp	w9, w20
  40ceac:	cset	w8, ls  // ls = plast
  40ceb0:	csel	w20, w20, w9, hi  // hi = pmore
  40ceb4:	tbnz	w8, #0, 40ce8c <ferror@plt+0xa43c>
  40ceb8:	mov	w0, #0xffffffff            	// #-1
  40cebc:	ldp	x20, x19, [sp, #48]
  40cec0:	ldp	x22, x21, [sp, #32]
  40cec4:	ldp	x29, x30, [sp, #16]
  40cec8:	add	sp, sp, #0x40
  40cecc:	ret
  40ced0:	sub	sp, sp, #0x140
  40ced4:	mov	w2, wzr
  40ced8:	stp	x29, x30, [sp, #272]
  40cedc:	str	x28, [sp, #288]
  40cee0:	stp	x20, x19, [sp, #304]
  40cee4:	add	x29, sp, #0x110
  40cee8:	mov	x20, x1
  40ceec:	mov	x19, x0
  40cef0:	bl	40c374 <ferror@plt+0x9924>
  40cef4:	cbz	w0, 40cf38 <ferror@plt+0xa4e8>
  40cef8:	add	x0, sp, #0x8
  40cefc:	mov	w2, #0x2                   	// #2
  40cf00:	mov	x1, x20
  40cf04:	bl	40cabc <ferror@plt+0xa06c>
  40cf08:	cbnz	w0, 40cf34 <ferror@plt+0xa4e4>
  40cf0c:	ldrh	w8, [sp, #14]
  40cf10:	cmp	w8, #0x2
  40cf14:	b.ne	40cf34 <ferror@plt+0xa4e4>  // b.any
  40cf18:	ldr	w0, [sp, #16]
  40cf1c:	bl	40c32c <ferror@plt+0x98dc>
  40cf20:	tbnz	w0, #31, 40cf34 <ferror@plt+0xa4e4>
  40cf24:	mov	w8, w0
  40cf28:	mov	w0, wzr
  40cf2c:	str	w8, [x19]
  40cf30:	b	40cf38 <ferror@plt+0xa4e8>
  40cf34:	mov	w0, #0xffffffff            	// #-1
  40cf38:	ldp	x20, x19, [sp, #304]
  40cf3c:	ldr	x28, [sp, #288]
  40cf40:	ldp	x29, x30, [sp, #272]
  40cf44:	add	sp, sp, #0x140
  40cf48:	ret
  40cf4c:	stp	x29, x30, [sp, #-48]!
  40cf50:	str	x21, [sp, #16]
  40cf54:	stp	x20, x19, [sp, #32]
  40cf58:	mov	x29, sp
  40cf5c:	mov	w20, w2
  40cf60:	mov	x19, x1
  40cf64:	bl	40cabc <ferror@plt+0xa06c>
  40cf68:	cbnz	w0, 40cf7c <ferror@plt+0xa52c>
  40cf6c:	ldp	x20, x19, [sp, #32]
  40cf70:	ldr	x21, [sp, #16]
  40cf74:	ldp	x29, x30, [sp], #48
  40cf78:	ret
  40cf7c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40cf80:	ldr	x8, [x8, #3984]
  40cf84:	mov	w0, w20
  40cf88:	ldr	x21, [x8]
  40cf8c:	bl	40cfb0 <ferror@plt+0xa560>
  40cf90:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40cf94:	mov	x2, x0
  40cf98:	add	x1, x1, #0xd50
  40cf9c:	mov	x0, x21
  40cfa0:	mov	x3, x19
  40cfa4:	bl	402a10 <fprintf@plt>
  40cfa8:	mov	w0, #0x1                   	// #1
  40cfac:	bl	402370 <exit@plt>
  40cfb0:	cbz	w0, 40cfc8 <ferror@plt+0xa578>
  40cfb4:	stp	x29, x30, [sp, #-16]!
  40cfb8:	mov	x29, sp
  40cfbc:	bl	40d850 <ferror@plt+0xae00>
  40cfc0:	ldp	x29, x30, [sp], #16
  40cfc4:	ret
  40cfc8:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40cfcc:	add	x0, x0, #0xa4
  40cfd0:	ret
  40cfd4:	stp	x29, x30, [sp, #-16]!
  40cfd8:	ldrh	w8, [x1], #4
  40cfdc:	mov	x29, sp
  40cfe0:	sub	w8, w8, #0x6
  40cfe4:	ror	w9, w8, #1
  40cfe8:	cmp	w9, #0x7
  40cfec:	mov	w8, #0xffffffff            	// #-1
  40cff0:	b.hi	40d0b8 <ferror@plt+0xa668>  // b.pmore
  40cff4:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40cff8:	add	x10, x10, #0xc40
  40cffc:	adr	x11, 40d00c <ferror@plt+0xa5bc>
  40d000:	ldrb	w12, [x10, x9]
  40d004:	add	x11, x11, x12, lsl #2
  40d008:	br	x11
  40d00c:	mov	w8, #0xc                   	// #12
  40d010:	mov	w9, #0x2                   	// #2
  40d014:	strh	w8, [x0, #6]
  40d018:	strh	w9, [x0, #2]
  40d01c:	ldrh	w8, [x1]
  40d020:	strh	w8, [x0, #8]
  40d024:	cbnz	w2, 40d090 <ferror@plt+0xa640>
  40d028:	b	40d09c <ferror@plt+0xa64c>
  40d02c:	mov	w8, #0x2                   	// #2
  40d030:	mov	w9, #0x4                   	// #4
  40d034:	strh	w8, [x0, #6]
  40d038:	strh	w9, [x0, #2]
  40d03c:	ldr	w8, [x1]
  40d040:	str	w8, [x0, #8]
  40d044:	cbnz	w2, 40d090 <ferror@plt+0xa640>
  40d048:	b	40d09c <ferror@plt+0xa64c>
  40d04c:	mov	w8, #0x4                   	// #4
  40d050:	mov	w9, #0xa                   	// #10
  40d054:	strh	w8, [x0, #6]
  40d058:	strh	w9, [x0, #2]
  40d05c:	ldrh	w8, [x1, #8]
  40d060:	ldr	x9, [x1]
  40d064:	strh	w8, [x0, #16]
  40d068:	str	x9, [x0, #8]
  40d06c:	cbnz	w2, 40d090 <ferror@plt+0xa640>
  40d070:	b	40d09c <ferror@plt+0xa64c>
  40d074:	mov	w8, #0xa                   	// #10
  40d078:	mov	w9, #0x10                  	// #16
  40d07c:	strh	w8, [x0, #6]
  40d080:	strh	w9, [x0, #2]
  40d084:	ldr	q0, [x1]
  40d088:	stur	q0, [x0, #8]
  40d08c:	cbz	w2, 40d09c <ferror@plt+0xa64c>
  40d090:	ldrh	w8, [x0, #6]
  40d094:	cmp	w8, w2
  40d098:	b.ne	40d0b4 <ferror@plt+0xa664>  // b.any
  40d09c:	mov	w8, #0xffff                	// #65535
  40d0a0:	strh	w8, [x0, #4]
  40d0a4:	strh	wzr, [x0]
  40d0a8:	bl	40cd00 <ferror@plt+0xa2b0>
  40d0ac:	mov	w8, wzr
  40d0b0:	b	40d0b8 <ferror@plt+0xa668>
  40d0b4:	mov	w8, #0xfffffffe            	// #-2
  40d0b8:	mov	w0, w8
  40d0bc:	ldp	x29, x30, [sp], #16
  40d0c0:	ret
  40d0c4:	stp	x29, x30, [sp, #-48]!
  40d0c8:	stp	x20, x19, [sp, #32]
  40d0cc:	mov	x19, x1
  40d0d0:	cmp	w2, #0x11
  40d0d4:	str	x21, [sp, #16]
  40d0d8:	mov	x29, sp
  40d0dc:	b.eq	40d100 <ferror@plt+0xa6b0>  // b.none
  40d0e0:	mov	x1, x19
  40d0e4:	mov	w20, w2
  40d0e8:	bl	40cdec <ferror@plt+0xa39c>
  40d0ec:	cbnz	w0, 40d124 <ferror@plt+0xa6d4>
  40d0f0:	ldp	x20, x19, [sp, #32]
  40d0f4:	ldr	x21, [sp, #16]
  40d0f8:	ldp	x29, x30, [sp], #48
  40d0fc:	ret
  40d100:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d104:	ldr	x8, [x8, #3984]
  40d108:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d10c:	add	x1, x1, #0xd81
  40d110:	mov	x2, x19
  40d114:	ldr	x0, [x8]
  40d118:	bl	402a10 <fprintf@plt>
  40d11c:	mov	w0, #0x1                   	// #1
  40d120:	bl	402370 <exit@plt>
  40d124:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d128:	ldr	x8, [x8, #3984]
  40d12c:	mov	w0, w20
  40d130:	ldr	x21, [x8]
  40d134:	bl	40cfb0 <ferror@plt+0xa560>
  40d138:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d13c:	mov	x2, x0
  40d140:	add	x1, x1, #0xdc9
  40d144:	mov	x0, x21
  40d148:	mov	x3, x19
  40d14c:	bl	402a10 <fprintf@plt>
  40d150:	mov	w0, #0x1                   	// #1
  40d154:	bl	402370 <exit@plt>
  40d158:	sub	sp, sp, #0x130
  40d15c:	stp	x28, x19, [sp, #288]
  40d160:	mov	x19, x0
  40d164:	add	x0, sp, #0x8
  40d168:	mov	w2, #0x2                   	// #2
  40d16c:	mov	x1, x19
  40d170:	stp	x29, x30, [sp, #272]
  40d174:	add	x29, sp, #0x110
  40d178:	bl	40cabc <ferror@plt+0xa06c>
  40d17c:	cbnz	w0, 40d194 <ferror@plt+0xa744>
  40d180:	ldr	w0, [sp, #16]
  40d184:	ldp	x28, x19, [sp, #288]
  40d188:	ldp	x29, x30, [sp, #272]
  40d18c:	add	sp, sp, #0x130
  40d190:	ret
  40d194:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d198:	ldr	x8, [x8, #3984]
  40d19c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d1a0:	add	x1, x1, #0xdf9
  40d1a4:	mov	x2, x19
  40d1a8:	ldr	x0, [x8]
  40d1ac:	bl	402a10 <fprintf@plt>
  40d1b0:	mov	w0, #0x1                   	// #1
  40d1b4:	bl	402370 <exit@plt>
  40d1b8:	stp	x29, x30, [sp, #-16]!
  40d1bc:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d1c0:	ldr	x8, [x8, #3984]
  40d1c4:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d1c8:	add	x0, x0, #0xe2c
  40d1cc:	mov	w1, #0x30                  	// #48
  40d1d0:	ldr	x3, [x8]
  40d1d4:	mov	w2, #0x1                   	// #1
  40d1d8:	mov	x29, sp
  40d1dc:	bl	402810 <fwrite@plt>
  40d1e0:	mov	w0, #0xffffffff            	// #-1
  40d1e4:	bl	402370 <exit@plt>
  40d1e8:	stp	x29, x30, [sp, #-16]!
  40d1ec:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d1f0:	ldr	x8, [x8, #3984]
  40d1f4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d1f8:	mov	x2, x0
  40d1fc:	add	x1, x1, #0xe5d
  40d200:	ldr	x8, [x8]
  40d204:	mov	x29, sp
  40d208:	mov	x0, x8
  40d20c:	bl	402a10 <fprintf@plt>
  40d210:	mov	w0, #0xffffffff            	// #-1
  40d214:	bl	402370 <exit@plt>
  40d218:	stp	x29, x30, [sp, #-16]!
  40d21c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d220:	ldr	x8, [x8, #3984]
  40d224:	mov	x2, x1
  40d228:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d22c:	mov	x3, x0
  40d230:	ldr	x8, [x8]
  40d234:	add	x1, x1, #0xe7f
  40d238:	mov	x29, sp
  40d23c:	mov	x0, x8
  40d240:	bl	402a10 <fprintf@plt>
  40d244:	mov	w0, #0xffffffff            	// #-1
  40d248:	bl	402370 <exit@plt>
  40d24c:	stp	x29, x30, [sp, #-16]!
  40d250:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d254:	ldr	x8, [x8, #3984]
  40d258:	mov	x3, x1
  40d25c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d260:	mov	x2, x0
  40d264:	ldr	x8, [x8]
  40d268:	add	x1, x1, #0xea2
  40d26c:	mov	x29, sp
  40d270:	mov	x0, x8
  40d274:	bl	402a10 <fprintf@plt>
  40d278:	mov	w0, #0xffffffff            	// #-1
  40d27c:	bl	402370 <exit@plt>
  40d280:	stp	x29, x30, [sp, #-16]!
  40d284:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d288:	ldr	x8, [x8, #3984]
  40d28c:	mov	x3, x1
  40d290:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d294:	mov	x2, x0
  40d298:	ldr	x8, [x8]
  40d29c:	add	x1, x1, #0xed4
  40d2a0:	mov	x29, sp
  40d2a4:	mov	x0, x8
  40d2a8:	bl	402a10 <fprintf@plt>
  40d2ac:	mov	w0, #0xffffffff            	// #-1
  40d2b0:	bl	402370 <exit@plt>
  40d2b4:	stp	x29, x30, [sp, #-16]!
  40d2b8:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d2bc:	ldr	x8, [x8, #3984]
  40d2c0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d2c4:	mov	x2, x0
  40d2c8:	add	x1, x1, #0xf0c
  40d2cc:	ldr	x8, [x8]
  40d2d0:	mov	x29, sp
  40d2d4:	mov	x0, x8
  40d2d8:	bl	402a10 <fprintf@plt>
  40d2dc:	mov	w0, #0xffffffff            	// #-1
  40d2e0:	ldp	x29, x30, [sp], #16
  40d2e4:	ret
  40d2e8:	stp	x29, x30, [sp, #-32]!
  40d2ec:	str	x19, [sp, #16]
  40d2f0:	mov	x29, sp
  40d2f4:	mov	x19, x0
  40d2f8:	bl	402360 <strlen@plt>
  40d2fc:	cmp	x0, #0xf
  40d300:	b.ls	40d30c <ferror@plt+0xa8bc>  // b.plast
  40d304:	mov	w0, #0xffffffff            	// #-1
  40d308:	b	40d314 <ferror@plt+0xa8c4>
  40d30c:	mov	x0, x19
  40d310:	bl	40d320 <ferror@plt+0xa8d0>
  40d314:	ldr	x19, [sp, #16]
  40d318:	ldp	x29, x30, [sp], #32
  40d31c:	ret
  40d320:	stp	x29, x30, [sp, #-32]!
  40d324:	stp	x20, x19, [sp, #16]
  40d328:	ldrb	w8, [x0]
  40d32c:	mov	x29, sp
  40d330:	cbz	w8, 40d35c <ferror@plt+0xa90c>
  40d334:	mov	x19, x0
  40d338:	ldrb	w20, [x19]
  40d33c:	cbz	w20, 40d36c <ferror@plt+0xa91c>
  40d340:	cmp	w20, #0x2f
  40d344:	b.eq	40d35c <ferror@plt+0xa90c>  // b.none
  40d348:	bl	402730 <__ctype_b_loc@plt>
  40d34c:	ldr	x8, [x0]
  40d350:	add	x19, x19, #0x1
  40d354:	ldrh	w8, [x8, x20, lsl #1]
  40d358:	tbz	w8, #13, 40d338 <ferror@plt+0xa8e8>
  40d35c:	mov	w0, #0xffffffff            	// #-1
  40d360:	ldp	x20, x19, [sp, #16]
  40d364:	ldp	x29, x30, [sp], #32
  40d368:	ret
  40d36c:	mov	w0, wzr
  40d370:	b	40d360 <ferror@plt+0xa910>
  40d374:	stp	x29, x30, [sp, #-16]!
  40d378:	mov	x29, sp
  40d37c:	bl	40d320 <ferror@plt+0xa8d0>
  40d380:	ldp	x29, x30, [sp], #16
  40d384:	ret
  40d388:	stp	x29, x30, [sp, #-48]!
  40d38c:	stp	x20, x19, [sp, #32]
  40d390:	mov	x20, x0
  40d394:	mov	x0, x1
  40d398:	str	x21, [sp, #16]
  40d39c:	mov	x29, sp
  40d3a0:	mov	x19, x1
  40d3a4:	bl	40d2e8 <ferror@plt+0xa898>
  40d3a8:	mov	w21, w0
  40d3ac:	cbnz	w0, 40d3c0 <ferror@plt+0xa970>
  40d3b0:	mov	w2, #0x10                  	// #16
  40d3b4:	mov	x0, x20
  40d3b8:	mov	x1, x19
  40d3bc:	bl	402960 <strncpy@plt>
  40d3c0:	mov	w0, w21
  40d3c4:	ldp	x20, x19, [sp, #32]
  40d3c8:	ldr	x21, [sp, #16]
  40d3cc:	ldp	x29, x30, [sp], #48
  40d3d0:	ret
  40d3d4:	stp	x29, x30, [sp, #-32]!
  40d3d8:	str	x19, [sp, #16]
  40d3dc:	mov	x29, sp
  40d3e0:	cbz	x1, 40d408 <ferror@plt+0xa9b8>
  40d3e4:	mov	x0, x1
  40d3e8:	bl	40d434 <ferror@plt+0xa9e4>
  40d3ec:	mov	x19, x0
  40d3f0:	bl	40d2e8 <ferror@plt+0xa898>
  40d3f4:	cmp	w0, #0x0
  40d3f8:	csel	x0, x19, xzr, eq  // eq = none
  40d3fc:	ldr	x19, [sp, #16]
  40d400:	ldp	x29, x30, [sp], #32
  40d404:	ret
  40d408:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d40c:	ldr	x8, [x8, #3984]
  40d410:	mov	w19, w0
  40d414:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d418:	add	x1, x1, #0xf25
  40d41c:	ldr	x0, [x8]
  40d420:	mov	w2, w19
  40d424:	bl	402a10 <fprintf@plt>
  40d428:	mov	w0, w19
  40d42c:	bl	410070 <ferror@plt+0xd620>
  40d430:	b	40d3ec <ferror@plt+0xa99c>
  40d434:	add	x0, x0, #0x4
  40d438:	ret
  40d43c:	ldrb	w8, [x0]
  40d440:	cbz	w8, 40d478 <ferror@plt+0xaa28>
  40d444:	ldrb	w9, [x1]
  40d448:	cbz	w9, 40d468 <ferror@plt+0xaa18>
  40d44c:	add	x8, x1, #0x1
  40d450:	ldrb	w10, [x0]
  40d454:	cmp	w10, w9, uxtb
  40d458:	b.ne	40d468 <ferror@plt+0xaa18>  // b.any
  40d45c:	ldrb	w9, [x8], #1
  40d460:	add	x0, x0, #0x1
  40d464:	cbnz	w9, 40d450 <ferror@plt+0xaa00>
  40d468:	ldrb	w8, [x0]
  40d46c:	cmp	w8, #0x0
  40d470:	cset	w0, ne  // ne = any
  40d474:	ret
  40d478:	mov	w0, #0x1                   	// #1
  40d47c:	ret
  40d480:	stp	x29, x30, [sp, #-48]!
  40d484:	stp	x22, x21, [sp, #16]
  40d488:	stp	x20, x19, [sp, #32]
  40d48c:	mov	w21, w2
  40d490:	mov	x19, x1
  40d494:	asr	w22, w2, #5
  40d498:	mov	x20, x0
  40d49c:	mov	x29, sp
  40d4a0:	cbz	w22, 40d4c4 <ferror@plt+0xaa74>
  40d4a4:	lsl	w8, w22, #2
  40d4a8:	add	x1, x19, #0x8
  40d4ac:	add	x0, x20, #0x8
  40d4b0:	sxtw	x2, w8
  40d4b4:	bl	402600 <bcmp@plt>
  40d4b8:	cbz	w0, 40d4c4 <ferror@plt+0xaa74>
  40d4bc:	mov	w0, #0xffffffff            	// #-1
  40d4c0:	b	40d508 <ferror@plt+0xaab8>
  40d4c4:	and	w8, w21, #0x1f
  40d4c8:	cbz	w8, 40d504 <ferror@plt+0xaab4>
  40d4cc:	sbfiz	x9, x22, #2, #32
  40d4d0:	add	x10, x20, x9
  40d4d4:	add	x9, x19, x9
  40d4d8:	ldr	w19, [x10, #8]
  40d4dc:	ldr	w20, [x9, #8]
  40d4e0:	neg	w8, w8
  40d4e4:	mov	w9, #0xffffffff            	// #-1
  40d4e8:	lsl	w0, w9, w8
  40d4ec:	bl	40c36c <ferror@plt+0x991c>
  40d4f0:	eor	w8, w20, w19
  40d4f4:	tst	w8, w0
  40d4f8:	b.eq	40d504 <ferror@plt+0xaab4>  // b.none
  40d4fc:	mov	w0, #0x1                   	// #1
  40d500:	b	40d508 <ferror@plt+0xaab8>
  40d504:	mov	w0, wzr
  40d508:	ldp	x20, x19, [sp, #32]
  40d50c:	ldp	x22, x21, [sp, #16]
  40d510:	ldp	x29, x30, [sp], #48
  40d514:	ret
  40d518:	sub	sp, sp, #0x130
  40d51c:	stp	x29, x30, [sp, #272]
  40d520:	stp	x28, x19, [sp, #288]
  40d524:	add	x29, sp, #0x110
  40d528:	cbz	x1, 40d558 <ferror@plt+0xab08>
  40d52c:	ldrh	w2, [x0, #6]
  40d530:	mov	x19, x0
  40d534:	cbz	w2, 40d558 <ferror@plt+0xab08>
  40d538:	ldrsh	w8, [x19, #4]
  40d53c:	cmp	w8, #0x1
  40d540:	b.lt	40d558 <ferror@plt+0xab08>  // b.tstop
  40d544:	add	x0, sp, #0x8
  40d548:	bl	40cfd4 <ferror@plt+0xa584>
  40d54c:	cbz	w0, 40d56c <ferror@plt+0xab1c>
  40d550:	mov	w0, #0xffffffff            	// #-1
  40d554:	b	40d55c <ferror@plt+0xab0c>
  40d558:	mov	w0, wzr
  40d55c:	ldp	x28, x19, [sp, #288]
  40d560:	ldp	x29, x30, [sp, #272]
  40d564:	add	sp, sp, #0x130
  40d568:	ret
  40d56c:	ldrsh	w2, [x19, #4]
  40d570:	add	x0, sp, #0x8
  40d574:	mov	x1, x19
  40d578:	bl	40d480 <ferror@plt+0xaa30>
  40d57c:	b	40d55c <ferror@plt+0xab0c>
  40d580:	stp	x29, x30, [sp, #-48]!
  40d584:	str	x28, [sp, #16]
  40d588:	stp	x20, x19, [sp, #32]
  40d58c:	mov	x29, sp
  40d590:	sub	sp, sp, #0x400
  40d594:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d598:	add	x0, x0, #0xf51
  40d59c:	bl	4029d0 <getenv@plt>
  40d5a0:	cbz	x0, 40d5b0 <ferror@plt+0xab60>
  40d5a4:	bl	402510 <atoi@plt>
  40d5a8:	mov	w20, w0
  40d5ac:	b	40d64c <ferror@plt+0xabfc>
  40d5b0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d5b4:	add	x0, x0, #0xf54
  40d5b8:	bl	4029d0 <getenv@plt>
  40d5bc:	cbz	x0, 40d5d0 <ferror@plt+0xab80>
  40d5c0:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40d5c4:	mov	x3, x0
  40d5c8:	add	x2, x2, #0xc31
  40d5cc:	b	40d5ec <ferror@plt+0xab9c>
  40d5d0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40d5d4:	add	x0, x0, #0xc75
  40d5d8:	bl	4029d0 <getenv@plt>
  40d5dc:	cbz	x0, 40d66c <ferror@plt+0xac1c>
  40d5e0:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40d5e4:	mov	x3, x0
  40d5e8:	add	x2, x2, #0xf64
  40d5ec:	mov	x0, sp
  40d5f0:	mov	w1, #0x3ff                 	// #1023
  40d5f4:	bl	4024c0 <snprintf@plt>
  40d5f8:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40d5fc:	add	x1, x1, #0x732
  40d600:	mov	x0, sp
  40d604:	bl	402880 <fopen64@plt>
  40d608:	cbz	x0, 40d648 <ferror@plt+0xabf8>
  40d60c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d610:	add	x1, x1, #0xf83
  40d614:	add	x2, x29, #0x1c
  40d618:	add	x3, x29, #0x18
  40d61c:	mov	x19, x0
  40d620:	bl	402560 <__isoc99_fscanf@plt>
  40d624:	ldp	w9, w8, [x29, #24]
  40d628:	mov	w10, #0x4240                	// #16960
  40d62c:	movk	w10, #0xf, lsl #16
  40d630:	cmp	w8, w10
  40d634:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  40d638:	mov	x0, x19
  40d63c:	csel	w20, w9, wzr, eq  // eq = none
  40d640:	bl	402500 <fclose@plt>
  40d644:	b	40d64c <ferror@plt+0xabfc>
  40d648:	mov	w20, wzr
  40d64c:	cmp	w20, #0x0
  40d650:	mov	w8, #0x64                  	// #100
  40d654:	csel	w0, w8, w20, eq  // eq = none
  40d658:	add	sp, sp, #0x400
  40d65c:	ldp	x20, x19, [sp, #32]
  40d660:	ldr	x28, [sp, #16]
  40d664:	ldp	x29, x30, [sp], #48
  40d668:	ret
  40d66c:	adrp	x8, 418000 <ferror@plt+0x155b0>
  40d670:	add	x8, x8, #0xf72
  40d674:	ldr	q0, [x8]
  40d678:	strb	wzr, [sp, #16]
  40d67c:	str	q0, [sp]
  40d680:	b	40d5f8 <ferror@plt+0xaba8>
  40d684:	stp	x29, x30, [sp, #-16]!
  40d688:	mov	w0, #0x2                   	// #2
  40d68c:	mov	x29, sp
  40d690:	bl	4028c0 <sysconf@plt>
  40d694:	ldp	x29, x30, [sp], #16
  40d698:	ret
  40d69c:	stp	x29, x30, [sp, #-16]!
  40d6a0:	sub	w9, w0, #0x2
  40d6a4:	cmp	w9, #0x1a
  40d6a8:	mov	x29, sp
  40d6ac:	b.hi	40d754 <ferror@plt+0xad04>  // b.pmore
  40d6b0:	adrp	x10, 418000 <ferror@plt+0x155b0>
  40d6b4:	add	x10, x10, #0xc48
  40d6b8:	adr	x11, 40d6cc <ferror@plt+0xac7c>
  40d6bc:	ldrb	w12, [x10, x9]
  40d6c0:	add	x11, x11, x12, lsl #2
  40d6c4:	mov	x8, x2
  40d6c8:	br	x11
  40d6cc:	mov	x1, x8
  40d6d0:	mov	x2, x3
  40d6d4:	mov	w3, w4
  40d6d8:	bl	402a30 <inet_ntop@plt>
  40d6dc:	ldp	x29, x30, [sp], #16
  40d6e0:	ret
  40d6e4:	ldrh	w9, [x8]
  40d6e8:	cmp	w9, #0x2
  40d6ec:	b.eq	40d734 <ferror@plt+0xace4>  // b.none
  40d6f0:	cmp	w9, #0xa
  40d6f4:	b.ne	40d764 <ferror@plt+0xad14>  // b.any
  40d6f8:	mov	w0, #0xa                   	// #10
  40d6fc:	mov	w9, #0x8                   	// #8
  40d700:	b	40d73c <ferror@plt+0xacec>
  40d704:	mov	w2, #0xffff                	// #65535
  40d708:	mov	x0, x8
  40d70c:	bl	410950 <ferror@plt+0xdf00>
  40d710:	ldp	x29, x30, [sp], #16
  40d714:	ret
  40d718:	sxtw	x9, w4
  40d71c:	mov	x1, x8
  40d720:	mov	x2, x3
  40d724:	mov	x3, x9
  40d728:	bl	411fc4 <ferror@plt+0xf574>
  40d72c:	ldp	x29, x30, [sp], #16
  40d730:	ret
  40d734:	mov	w0, #0x2                   	// #2
  40d738:	mov	w9, #0x4                   	// #4
  40d73c:	add	x1, x8, x9
  40d740:	mov	x2, x3
  40d744:	mov	w3, w4
  40d748:	bl	402a30 <inet_ntop@plt>
  40d74c:	mov	w8, wzr
  40d750:	cbz	w8, 40d75c <ferror@plt+0xad0c>
  40d754:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d758:	add	x0, x0, #0xc3f
  40d75c:	ldp	x29, x30, [sp], #16
  40d760:	ret
  40d764:	mov	w8, #0x1                   	// #1
  40d768:	cbnz	w8, 40d754 <ferror@plt+0xad04>
  40d76c:	b	40d75c <ferror@plt+0xad0c>
  40d770:	stp	x29, x30, [sp, #-16]!
  40d774:	adrp	x3, 431000 <stdin@@GLIBC_2.17+0x2218>
  40d778:	add	x3, x3, #0xb90
  40d77c:	mov	w4, #0x100                 	// #256
  40d780:	mov	x29, sp
  40d784:	bl	40d69c <ferror@plt+0xac4c>
  40d788:	ldp	x29, x30, [sp], #16
  40d78c:	ret
  40d790:	stp	x29, x30, [sp, #-32]!
  40d794:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40d798:	add	x1, x1, #0xa2c
  40d79c:	str	x19, [sp, #16]
  40d7a0:	mov	x29, sp
  40d7a4:	mov	x19, x0
  40d7a8:	bl	402720 <strcmp@plt>
  40d7ac:	cbz	w0, 40d820 <ferror@plt+0xadd0>
  40d7b0:	adrp	x1, 416000 <ferror@plt+0x135b0>
  40d7b4:	add	x1, x1, #0xa31
  40d7b8:	mov	x0, x19
  40d7bc:	bl	402720 <strcmp@plt>
  40d7c0:	cbz	w0, 40d828 <ferror@plt+0xadd8>
  40d7c4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d7c8:	add	x1, x1, #0x593
  40d7cc:	mov	x0, x19
  40d7d0:	bl	402720 <strcmp@plt>
  40d7d4:	cbz	w0, 40d830 <ferror@plt+0xade0>
  40d7d8:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d7dc:	add	x1, x1, #0xf96
  40d7e0:	mov	x0, x19
  40d7e4:	bl	402720 <strcmp@plt>
  40d7e8:	cbz	w0, 40d838 <ferror@plt+0xade8>
  40d7ec:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d7f0:	add	x1, x1, #0xf9a
  40d7f4:	mov	x0, x19
  40d7f8:	bl	402720 <strcmp@plt>
  40d7fc:	cbz	w0, 40d840 <ferror@plt+0xadf0>
  40d800:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40d804:	add	x1, x1, #0xf9f
  40d808:	mov	x0, x19
  40d80c:	bl	402720 <strcmp@plt>
  40d810:	cmp	w0, #0x0
  40d814:	mov	w8, #0x7                   	// #7
  40d818:	csel	w0, w8, wzr, eq  // eq = none
  40d81c:	b	40d844 <ferror@plt+0xadf4>
  40d820:	mov	w0, #0x2                   	// #2
  40d824:	b	40d844 <ferror@plt+0xadf4>
  40d828:	mov	w0, #0xa                   	// #10
  40d82c:	b	40d844 <ferror@plt+0xadf4>
  40d830:	mov	w0, #0x11                  	// #17
  40d834:	b	40d844 <ferror@plt+0xadf4>
  40d838:	mov	w0, #0x4                   	// #4
  40d83c:	b	40d844 <ferror@plt+0xadf4>
  40d840:	mov	w0, #0x1c                  	// #28
  40d844:	ldr	x19, [sp, #16]
  40d848:	ldp	x29, x30, [sp], #32
  40d84c:	ret
  40d850:	sub	w8, w0, #0x2
  40d854:	cmp	w8, #0x1a
  40d858:	b.hi	40d888 <ferror@plt+0xae38>  // b.pmore
  40d85c:	adrp	x9, 418000 <ferror@plt+0x155b0>
  40d860:	add	x9, x9, #0xc63
  40d864:	adr	x10, 40d87c <ferror@plt+0xae2c>
  40d868:	ldrb	w11, [x9, x8]
  40d86c:	add	x10, x10, x11, lsl #2
  40d870:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40d874:	add	x0, x0, #0xa2c
  40d878:	br	x10
  40d87c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d880:	add	x0, x0, #0xf96
  40d884:	ret
  40d888:	adrp	x0, 417000 <ferror@plt+0x145b0>
  40d88c:	add	x0, x0, #0xc3f
  40d890:	ret
  40d894:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d898:	add	x0, x0, #0xf9f
  40d89c:	ret
  40d8a0:	adrp	x0, 416000 <ferror@plt+0x135b0>
  40d8a4:	add	x0, x0, #0xa31
  40d8a8:	ret
  40d8ac:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d8b0:	add	x0, x0, #0x593
  40d8b4:	ret
  40d8b8:	adrp	x0, 418000 <ferror@plt+0x155b0>
  40d8bc:	add	x0, x0, #0xf9a
  40d8c0:	ret
  40d8c4:	stp	x29, x30, [sp, #-64]!
  40d8c8:	str	x23, [sp, #16]
  40d8cc:	stp	x22, x21, [sp, #32]
  40d8d0:	stp	x20, x19, [sp, #48]
  40d8d4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40d8d8:	ldr	x8, [x8, #4064]
  40d8dc:	mov	w19, w4
  40d8e0:	mov	x20, x3
  40d8e4:	mov	x21, x2
  40d8e8:	ldr	w8, [x8]
  40d8ec:	mov	w23, w1
  40d8f0:	mov	w22, w0
  40d8f4:	mov	x29, sp
  40d8f8:	cbz	w8, 40d94c <ferror@plt+0xaefc>
  40d8fc:	cmp	w23, #0x0
  40d900:	b.le	40d910 <ferror@plt+0xaec0>
  40d904:	cmp	w23, #0x1
  40d908:	b.ge	40d924 <ferror@plt+0xaed4>  // b.tcont
  40d90c:	b	40d944 <ferror@plt+0xaef4>
  40d910:	mov	w0, w22
  40d914:	bl	40d978 <ferror@plt+0xaf28>
  40d918:	mov	w23, w0
  40d91c:	cmp	w23, #0x1
  40d920:	b.lt	40d944 <ferror@plt+0xaef4>  // b.tstop
  40d924:	mov	x0, x21
  40d928:	mov	w1, w23
  40d92c:	mov	w2, w22
  40d930:	bl	40d99c <ferror@plt+0xaf4c>
  40d934:	cbz	x0, 40d944 <ferror@plt+0xaef4>
  40d938:	mov	w8, wzr
  40d93c:	cbnz	w8, 40d94c <ferror@plt+0xaefc>
  40d940:	b	40d964 <ferror@plt+0xaf14>
  40d944:	mov	w8, #0x1                   	// #1
  40d948:	cbz	w8, 40d964 <ferror@plt+0xaf14>
  40d94c:	mov	w0, w22
  40d950:	mov	w1, w23
  40d954:	mov	x2, x21
  40d958:	mov	x3, x20
  40d95c:	mov	w4, w19
  40d960:	bl	40d69c <ferror@plt+0xac4c>
  40d964:	ldp	x20, x19, [sp, #48]
  40d968:	ldp	x22, x21, [sp, #32]
  40d96c:	ldr	x23, [sp, #16]
  40d970:	ldp	x29, x30, [sp], #64
  40d974:	ret
  40d978:	stp	x29, x30, [sp, #-16]!
  40d97c:	mov	x29, sp
  40d980:	bl	40cd9c <ferror@plt+0xa34c>
  40d984:	add	w8, w0, #0x7
  40d988:	cmp	w0, #0x0
  40d98c:	csel	w8, w8, w0, lt  // lt = tstop
  40d990:	asr	w0, w8, #3
  40d994:	ldp	x29, x30, [sp], #16
  40d998:	ret
  40d99c:	stp	x29, x30, [sp, #-80]!
  40d9a0:	stp	x22, x21, [sp, #48]
  40d9a4:	stp	x20, x19, [sp, #64]
  40d9a8:	mov	w21, w1
  40d9ac:	cmp	w2, #0xa
  40d9b0:	mov	x19, x0
  40d9b4:	str	x25, [sp, #16]
  40d9b8:	stp	x24, x23, [sp, #32]
  40d9bc:	mov	x29, sp
  40d9c0:	b.ne	40d9d4 <ferror@plt+0xaf84>  // b.any
  40d9c4:	ldr	w8, [x19]
  40d9c8:	cbz	w8, 40daf0 <ferror@plt+0xb0a0>
  40d9cc:	mov	w20, #0xa                   	// #10
  40d9d0:	b	40d9d8 <ferror@plt+0xaf88>
  40d9d4:	mov	w20, w2
  40d9d8:	sxtw	x21, w21
  40d9dc:	add	x8, x19, x21
  40d9e0:	ldur	w8, [x8, #-4]
  40d9e4:	mov	w9, #0xff01                	// #65281
  40d9e8:	movk	w9, #0xff00, lsl #16
  40d9ec:	adrp	x23, 431000 <stdin@@GLIBC_2.17+0x2218>
  40d9f0:	mul	x9, x8, x9
  40d9f4:	lsr	x9, x9, #40
  40d9f8:	add	w9, w9, w9, lsl #8
  40d9fc:	sub	w24, w8, w9
  40da00:	add	x23, x23, #0xd98
  40da04:	ldr	x22, [x23, w24, uxtw #3]
  40da08:	cbnz	x22, 40daa4 <ferror@plt+0xb054>
  40da0c:	mov	w0, #0x118                 	// #280
  40da10:	bl	402530 <malloc@plt>
  40da14:	cbz	x0, 40dad8 <ferror@plt+0xb088>
  40da18:	mov	x22, x0
  40da1c:	strh	w20, [x0, #22]
  40da20:	strh	w21, [x0, #18]
  40da24:	mov	x25, x0
  40da28:	add	x0, x0, #0x18
  40da2c:	mov	x1, x19
  40da30:	mov	x2, x21
  40da34:	str	xzr, [x25, #8]!
  40da38:	bl	402330 <memcpy@plt>
  40da3c:	adrp	x9, 431000 <stdin@@GLIBC_2.17+0x2218>
  40da40:	lsl	x8, x24, #3
  40da44:	ldr	w11, [x9, #3472]
  40da48:	ldr	x10, [x23, x8]
  40da4c:	str	x22, [x23, x8]
  40da50:	add	w8, w11, #0x1
  40da54:	str	x10, [x22]
  40da58:	str	w8, [x9, #3472]
  40da5c:	cbnz	w11, 40da68 <ferror@plt+0xb018>
  40da60:	mov	w0, #0x1                   	// #1
  40da64:	bl	4023f0 <sethostent@plt>
  40da68:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40da6c:	ldr	x8, [x8, #4016]
  40da70:	ldr	x0, [x8]
  40da74:	bl	402840 <fflush@plt>
  40da78:	mov	x0, x19
  40da7c:	mov	w1, w21
  40da80:	mov	w2, w20
  40da84:	bl	402780 <gethostbyaddr@plt>
  40da88:	cbz	x0, 40dad4 <ferror@plt+0xb084>
  40da8c:	ldr	x0, [x0]
  40da90:	bl	402640 <strdup@plt>
  40da94:	str	x0, [x25]
  40da98:	b	40dad4 <ferror@plt+0xb084>
  40da9c:	ldr	x22, [x22]
  40daa0:	cbz	x22, 40da0c <ferror@plt+0xafbc>
  40daa4:	ldrh	w8, [x22, #22]
  40daa8:	cmp	w20, w8
  40daac:	b.ne	40da9c <ferror@plt+0xb04c>  // b.any
  40dab0:	ldrh	w8, [x22, #18]
  40dab4:	cmp	w21, w8
  40dab8:	b.ne	40da9c <ferror@plt+0xb04c>  // b.any
  40dabc:	add	x0, x22, #0x18
  40dac0:	mov	x1, x19
  40dac4:	mov	x2, x21
  40dac8:	bl	402600 <bcmp@plt>
  40dacc:	cbnz	w0, 40da9c <ferror@plt+0xb04c>
  40dad0:	add	x25, x22, #0x8
  40dad4:	ldr	x0, [x25]
  40dad8:	ldp	x20, x19, [sp, #64]
  40dadc:	ldp	x22, x21, [sp, #48]
  40dae0:	ldp	x24, x23, [sp, #32]
  40dae4:	ldr	x25, [sp, #16]
  40dae8:	ldp	x29, x30, [sp], #80
  40daec:	ret
  40daf0:	ldr	w8, [x19, #4]
  40daf4:	mov	w20, #0xa                   	// #10
  40daf8:	cbnz	w8, 40d9d8 <ferror@plt+0xaf88>
  40dafc:	ldr	w22, [x19, #8]
  40db00:	mov	w0, #0xffff                	// #65535
  40db04:	bl	40c36c <ferror@plt+0x991c>
  40db08:	add	x8, x19, #0xc
  40db0c:	cmp	w22, w0
  40db10:	mov	w9, #0x4                   	// #4
  40db14:	mov	w10, #0x2                   	// #2
  40db18:	csel	w21, w9, w21, eq  // eq = none
  40db1c:	csel	w20, w10, w20, eq  // eq = none
  40db20:	csel	x19, x8, x19, eq  // eq = none
  40db24:	b	40d9d8 <ferror@plt+0xaf88>
  40db28:	stp	x29, x30, [sp, #-16]!
  40db2c:	adrp	x3, 431000 <stdin@@GLIBC_2.17+0x2218>
  40db30:	add	x3, x3, #0xc90
  40db34:	mov	w4, #0x100                 	// #256
  40db38:	mov	x29, sp
  40db3c:	bl	40d8c4 <ferror@plt+0xae74>
  40db40:	ldp	x29, x30, [sp], #16
  40db44:	ret
  40db48:	stp	x29, x30, [sp, #-80]!
  40db4c:	stp	x20, x19, [sp, #64]
  40db50:	mov	x19, x2
  40db54:	cmp	w3, #0x3
  40db58:	str	x25, [sp, #16]
  40db5c:	stp	x24, x23, [sp, #32]
  40db60:	stp	x22, x21, [sp, #48]
  40db64:	mov	x29, sp
  40db68:	b.lt	40dbbc <ferror@plt+0xb16c>  // b.tstop
  40db6c:	cmp	w1, #0x1
  40db70:	b.lt	40dbbc <ferror@plt+0xb16c>  // b.tstop
  40db74:	adrp	x22, 419000 <ferror@plt+0x165b0>
  40db78:	mov	w20, w3
  40db7c:	mov	x21, x0
  40db80:	mov	x24, xzr
  40db84:	sxtw	x25, w1
  40db88:	add	x22, x22, #0x483
  40db8c:	mov	x23, x19
  40db90:	ldrb	w2, [x21, x24]
  40db94:	mov	x0, x23
  40db98:	mov	x1, x22
  40db9c:	bl	402440 <sprintf@plt>
  40dba0:	cmp	w20, #0x5
  40dba4:	b.lt	40dbbc <ferror@plt+0xb16c>  // b.tstop
  40dba8:	add	x24, x24, #0x1
  40dbac:	add	x23, x23, #0x2
  40dbb0:	cmp	x24, x25
  40dbb4:	sub	w20, w20, #0x2
  40dbb8:	b.lt	40db90 <ferror@plt+0xb140>  // b.tstop
  40dbbc:	mov	x0, x19
  40dbc0:	ldp	x20, x19, [sp, #64]
  40dbc4:	ldp	x22, x21, [sp, #48]
  40dbc8:	ldp	x24, x23, [sp, #32]
  40dbcc:	ldr	x25, [sp, #16]
  40dbd0:	ldp	x29, x30, [sp], #80
  40dbd4:	ret
  40dbd8:	sub	sp, sp, #0x50
  40dbdc:	stp	x29, x30, [sp, #16]
  40dbe0:	stp	x24, x23, [sp, #32]
  40dbe4:	stp	x22, x21, [sp, #48]
  40dbe8:	stp	x20, x19, [sp, #64]
  40dbec:	add	x29, sp, #0x10
  40dbf0:	mov	x20, x3
  40dbf4:	mov	w21, w2
  40dbf8:	mov	x19, x1
  40dbfc:	mov	x22, x0
  40dc00:	bl	402360 <strlen@plt>
  40dc04:	tbnz	w0, #0, 40dc94 <ferror@plt+0xb244>
  40dc08:	mov	w24, wzr
  40dc0c:	b	40dc24 <ferror@plt+0xb1d4>
  40dc10:	strb	w0, [x19, w24, uxtw]
  40dc14:	add	w24, w24, #0x1
  40dc18:	add	x22, x22, #0x2
  40dc1c:	mov	w8, #0x1                   	// #1
  40dc20:	tbz	w8, #0, 40dc94 <ferror@plt+0xb244>
  40dc24:	cmp	w24, w21
  40dc28:	b.cs	40dc9c <ferror@plt+0xb24c>  // b.hs, b.nlast
  40dc2c:	mov	x0, x22
  40dc30:	bl	402360 <strlen@plt>
  40dc34:	cmp	x0, #0x2
  40dc38:	b.cc	40dc9c <ferror@plt+0xb24c>  // b.lo, b.ul, b.last
  40dc3c:	add	x0, sp, #0x4
  40dc40:	mov	w2, #0x2                   	// #2
  40dc44:	mov	x1, x22
  40dc48:	bl	402960 <strncpy@plt>
  40dc4c:	strb	wzr, [sp, #6]
  40dc50:	bl	4029c0 <__errno_location@plt>
  40dc54:	mov	x23, x0
  40dc58:	str	wzr, [x0]
  40dc5c:	add	x0, sp, #0x4
  40dc60:	add	x1, sp, #0x8
  40dc64:	mov	w2, #0x10                  	// #16
  40dc68:	bl	402350 <strtoul@plt>
  40dc6c:	ldr	w9, [x23]
  40dc70:	mov	w8, wzr
  40dc74:	cbnz	w9, 40dc20 <ferror@plt+0xb1d0>
  40dc78:	cmp	w0, #0xff
  40dc7c:	b.hi	40dc20 <ferror@plt+0xb1d0>  // b.pmore
  40dc80:	ldr	x8, [sp, #8]
  40dc84:	ldrb	w8, [x8]
  40dc88:	cbz	w8, 40dc10 <ferror@plt+0xb1c0>
  40dc8c:	mov	w8, wzr
  40dc90:	b	40dc20 <ferror@plt+0xb1d0>
  40dc94:	mov	x19, xzr
  40dc98:	b	40dca4 <ferror@plt+0xb254>
  40dc9c:	cbz	x20, 40dca4 <ferror@plt+0xb254>
  40dca0:	str	w24, [x20]
  40dca4:	mov	x0, x19
  40dca8:	ldp	x20, x19, [sp, #64]
  40dcac:	ldp	x22, x21, [sp, #48]
  40dcb0:	ldp	x24, x23, [sp, #32]
  40dcb4:	ldp	x29, x30, [sp, #16]
  40dcb8:	add	sp, sp, #0x50
  40dcbc:	ret
  40dcc0:	stp	x29, x30, [sp, #-48]!
  40dcc4:	cmp	w2, #0x1
  40dcc8:	stp	x22, x21, [sp, #16]
  40dccc:	stp	x20, x19, [sp, #32]
  40dcd0:	mov	x29, sp
  40dcd4:	b.lt	40dd18 <ferror@plt+0xb2c8>  // b.tstop
  40dcd8:	mov	x19, x1
  40dcdc:	mov	w20, w2
  40dce0:	add	x21, x0, #0x1
  40dce4:	ldurb	w0, [x21, #-1]
  40dce8:	bl	40c240 <ferror@plt+0x97f0>
  40dcec:	tbnz	w0, #31, 40dd20 <ferror@plt+0xb2d0>
  40dcf0:	lsl	w22, w0, #4
  40dcf4:	strb	w22, [x19]
  40dcf8:	ldrb	w0, [x21]
  40dcfc:	bl	40c240 <ferror@plt+0x97f0>
  40dd00:	tbnz	w0, #31, 40dd20 <ferror@plt+0xb2d0>
  40dd04:	orr	w8, w22, w0
  40dd08:	subs	x20, x20, #0x1
  40dd0c:	strb	w8, [x19], #1
  40dd10:	add	x21, x21, #0x2
  40dd14:	b.ne	40dce4 <ferror@plt+0xb294>  // b.any
  40dd18:	mov	w0, wzr
  40dd1c:	b	40dd24 <ferror@plt+0xb2d4>
  40dd20:	mov	w0, #0xffffffff            	// #-1
  40dd24:	ldp	x20, x19, [sp, #32]
  40dd28:	ldp	x22, x21, [sp, #16]
  40dd2c:	ldp	x29, x30, [sp], #48
  40dd30:	ret
  40dd34:	sub	sp, sp, #0x60
  40dd38:	stp	x26, x25, [sp, #32]
  40dd3c:	stp	x22, x21, [sp, #64]
  40dd40:	adrp	x21, 417000 <ferror@plt+0x145b0>
  40dd44:	adrp	x26, 417000 <ferror@plt+0x145b0>
  40dd48:	adrp	x22, 418000 <ferror@plt+0x155b0>
  40dd4c:	stp	x24, x23, [sp, #48]
  40dd50:	stp	x20, x19, [sp, #80]
  40dd54:	mov	x19, x2
  40dd58:	mov	x20, x1
  40dd5c:	mov	x24, xzr
  40dd60:	mov	x23, xzr
  40dd64:	add	x21, x21, #0xa08
  40dd68:	add	x25, sp, #0x8
  40dd6c:	add	x26, x26, #0xbc3
  40dd70:	add	x22, x22, #0xfa6
  40dd74:	stp	x29, x30, [sp, #16]
  40dd78:	add	x29, sp, #0x10
  40dd7c:	str	x0, [sp, #8]
  40dd80:	ldrh	w0, [x25, x24]
  40dd84:	bl	40c9e0 <ferror@plt+0x9f90>
  40dd88:	cmp	x24, #0x6
  40dd8c:	add	x8, x20, x23
  40dd90:	csel	x21, x26, x21, eq  // eq = none
  40dd94:	sub	x1, x19, x23
  40dd98:	and	w3, w0, #0xffff
  40dd9c:	mov	x0, x8
  40dda0:	mov	x2, x22
  40dda4:	mov	x4, x21
  40dda8:	bl	4024c0 <snprintf@plt>
  40ddac:	tbnz	w0, #31, 40ddc4 <ferror@plt+0xb374>
  40ddb0:	add	x24, x24, #0x2
  40ddb4:	cmp	x24, #0x8
  40ddb8:	add	x23, x23, w0, sxtw
  40ddbc:	b.ne	40dd80 <ferror@plt+0xb330>  // b.any
  40ddc0:	mov	w0, w23
  40ddc4:	ldp	x20, x19, [sp, #80]
  40ddc8:	ldp	x22, x21, [sp, #64]
  40ddcc:	ldp	x24, x23, [sp, #48]
  40ddd0:	ldp	x26, x25, [sp, #32]
  40ddd4:	ldp	x29, x30, [sp, #16]
  40ddd8:	add	sp, sp, #0x60
  40dddc:	ret
  40dde0:	stp	x29, x30, [sp, #-64]!
  40dde4:	stp	x24, x23, [sp, #16]
  40dde8:	stp	x22, x21, [sp, #32]
  40ddec:	stp	x20, x19, [sp, #48]
  40ddf0:	mov	x29, sp
  40ddf4:	cbz	x1, 40de64 <ferror@plt+0xb414>
  40ddf8:	mov	x19, x2
  40ddfc:	mov	x20, x1
  40de00:	mov	x21, x0
  40de04:	bl	402730 <__ctype_b_loc@plt>
  40de08:	adrp	x23, 418000 <ferror@plt+0x155b0>
  40de0c:	mov	x22, x0
  40de10:	add	x23, x23, #0xfab
  40de14:	b	40de30 <ferror@plt+0xb3e0>
  40de18:	mov	x0, x23
  40de1c:	mov	w1, w24
  40de20:	bl	4029a0 <printf@plt>
  40de24:	subs	x20, x20, #0x1
  40de28:	add	x21, x21, #0x1
  40de2c:	b.eq	40de64 <ferror@plt+0xb414>  // b.none
  40de30:	ldrb	w24, [x21]
  40de34:	cmp	x24, #0x5c
  40de38:	b.eq	40de18 <ferror@plt+0xb3c8>  // b.none
  40de3c:	ldr	x8, [x22]
  40de40:	ldrh	w8, [x8, x24, lsl #1]
  40de44:	tbz	w8, #14, 40de18 <ferror@plt+0xb3c8>
  40de48:	mov	x0, x19
  40de4c:	mov	w1, w24
  40de50:	bl	4027f0 <strchr@plt>
  40de54:	cbnz	x0, 40de18 <ferror@plt+0xb3c8>
  40de58:	mov	w0, w24
  40de5c:	bl	4029e0 <putchar@plt>
  40de60:	b	40de24 <ferror@plt+0xb3d4>
  40de64:	ldp	x20, x19, [sp, #48]
  40de68:	ldp	x22, x21, [sp, #32]
  40de6c:	ldp	x24, x23, [sp, #16]
  40de70:	ldp	x29, x30, [sp], #64
  40de74:	ret
  40de78:	sub	sp, sp, #0x60
  40de7c:	stp	x29, x30, [sp, #64]
  40de80:	add	x29, sp, #0x40
  40de84:	stp	x20, x19, [sp, #80]
  40de88:	mov	x19, x0
  40de8c:	sub	x0, x29, #0x10
  40de90:	mov	x1, xzr
  40de94:	bl	4025c0 <gettimeofday@plt>
  40de98:	sub	x0, x29, #0x10
  40de9c:	bl	4024f0 <localtime@plt>
  40dea0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40dea4:	ldr	x8, [x8, #4032]
  40dea8:	mov	x3, x0
  40deac:	ldr	w8, [x8]
  40deb0:	cbz	w8, 40dee0 <ferror@plt+0xb490>
  40deb4:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40deb8:	add	x2, x2, #0xfb1
  40debc:	add	x0, sp, #0x8
  40dec0:	mov	w1, #0x28                  	// #40
  40dec4:	bl	402480 <strftime@plt>
  40dec8:	ldur	x3, [x29, #-8]
  40decc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ded0:	add	x1, x1, #0xfc3
  40ded4:	add	x2, sp, #0x8
  40ded8:	mov	x0, x19
  40dedc:	b	40df0c <ferror@plt+0xb4bc>
  40dee0:	mov	x0, x3
  40dee4:	bl	4028e0 <asctime@plt>
  40dee8:	mov	x20, x0
  40deec:	bl	402360 <strlen@plt>
  40def0:	add	x8, x0, x20
  40def4:	sturb	wzr, [x8, #-1]
  40def8:	ldur	x3, [x29, #-8]
  40defc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40df00:	add	x1, x1, #0xfcf
  40df04:	mov	x0, x19
  40df08:	mov	x2, x20
  40df0c:	bl	402a10 <fprintf@plt>
  40df10:	ldp	x20, x19, [sp, #80]
  40df14:	ldp	x29, x30, [sp, #64]
  40df18:	mov	w0, wzr
  40df1c:	add	sp, sp, #0x60
  40df20:	ret
  40df24:	sub	sp, sp, #0x70
  40df28:	stp	x29, x30, [sp, #64]
  40df2c:	stp	x22, x21, [sp, #80]
  40df30:	stp	x20, x19, [sp, #96]
  40df34:	ldr	x8, [x2, #40]
  40df38:	mov	x20, x1
  40df3c:	mov	x19, x0
  40df40:	add	x29, sp, #0x40
  40df44:	cbz	x8, 40df78 <ferror@plt+0xb528>
  40df48:	mov	x0, x8
  40df4c:	mov	x22, x2
  40df50:	bl	40e050 <ferror@plt+0xb600>
  40df54:	cbz	w0, 40df80 <ferror@plt+0xb530>
  40df58:	ldr	x8, [x22, #296]
  40df5c:	mov	w21, w0
  40df60:	cbz	x8, 40df9c <ferror@plt+0xb54c>
  40df64:	bl	411314 <ferror@plt+0xe8c4>
  40df68:	tbz	w0, #0, 40dfd4 <ferror@plt+0xb584>
  40df6c:	mov	w0, w21
  40df70:	bl	40e058 <ferror@plt+0xb608>
  40df74:	b	40df8c <ferror@plt+0xb53c>
  40df78:	mov	w21, wzr
  40df7c:	b	40e008 <ferror@plt+0xb5b8>
  40df80:	bl	411314 <ferror@plt+0xe8c4>
  40df84:	tbz	w0, #0, 40e03c <ferror@plt+0xb5ec>
  40df88:	bl	40e0b0 <ferror@plt+0xb660>
  40df8c:	mov	x22, xzr
  40df90:	mov	w21, wzr
  40df94:	cbnz	x22, 40dfe8 <ferror@plt+0xb598>
  40df98:	b	40e008 <ferror@plt+0xb5b8>
  40df9c:	mov	w0, w21
  40dfa0:	bl	4100ac <ferror@plt+0xd65c>
  40dfa4:	mov	x22, x0
  40dfa8:	bl	411314 <ferror@plt+0xe8c4>
  40dfac:	tbz	w0, #0, 40dfbc <ferror@plt+0xb56c>
  40dfb0:	mov	x0, x22
  40dfb4:	bl	40e084 <ferror@plt+0xb634>
  40dfb8:	mov	x22, xzr
  40dfbc:	mov	w0, w21
  40dfc0:	bl	410280 <ferror@plt+0xd830>
  40dfc4:	mvn	w8, w0
  40dfc8:	and	w21, w8, #0x1
  40dfcc:	cbnz	x22, 40dfe8 <ferror@plt+0xb598>
  40dfd0:	b	40e008 <ferror@plt+0xb5b8>
  40dfd4:	mov	w0, w21
  40dfd8:	bl	410070 <ferror@plt+0xd620>
  40dfdc:	mov	x22, x0
  40dfe0:	mov	w21, wzr
  40dfe4:	cbz	x22, 40e008 <ferror@plt+0xb5b8>
  40dfe8:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40dfec:	add	x2, x2, #0xff7
  40dff0:	mov	x0, sp
  40dff4:	mov	w1, #0x40                  	// #64
  40dff8:	mov	x3, x20
  40dffc:	mov	x4, x22
  40e000:	bl	4024c0 <snprintf@plt>
  40e004:	mov	x20, sp
  40e008:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40e00c:	add	x2, x2, #0xffd
  40e010:	mov	w0, #0x4                   	// #4
  40e014:	mov	w1, wzr
  40e018:	mov	x3, x19
  40e01c:	mov	x4, x20
  40e020:	bl	411990 <ferror@plt+0xef40>
  40e024:	mov	w0, w21
  40e028:	ldp	x20, x19, [sp, #96]
  40e02c:	ldp	x22, x21, [sp, #80]
  40e030:	ldp	x29, x30, [sp, #64]
  40e034:	add	sp, sp, #0x70
  40e038:	ret
  40e03c:	adrp	x22, 418000 <ferror@plt+0x155b0>
  40e040:	mov	w21, wzr
  40e044:	add	x22, x22, #0xff2
  40e048:	cbnz	x22, 40dfe8 <ferror@plt+0xb598>
  40e04c:	b	40e008 <ferror@plt+0xb5b8>
  40e050:	ldr	w0, [x0, #4]
  40e054:	ret
  40e058:	stp	x29, x30, [sp, #-16]!
  40e05c:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40e060:	mov	w4, w0
  40e064:	add	x2, x2, #0xfe7
  40e068:	mov	w0, #0x2                   	// #2
  40e06c:	mov	w1, #0x6                   	// #6
  40e070:	mov	x3, xzr
  40e074:	mov	x29, sp
  40e078:	bl	411448 <ferror@plt+0xe9f8>
  40e07c:	ldp	x29, x30, [sp], #16
  40e080:	ret
  40e084:	stp	x29, x30, [sp, #-16]!
  40e088:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40e08c:	mov	x4, x0
  40e090:	add	x2, x2, #0x593
  40e094:	mov	w0, #0x2                   	// #2
  40e098:	mov	w1, #0x6                   	// #6
  40e09c:	mov	x3, xzr
  40e0a0:	mov	x29, sp
  40e0a4:	bl	411990 <ferror@plt+0xef40>
  40e0a8:	ldp	x29, x30, [sp], #16
  40e0ac:	ret
  40e0b0:	stp	x29, x30, [sp, #-16]!
  40e0b4:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40e0b8:	add	x2, x2, #0x593
  40e0bc:	mov	w0, #0x2                   	// #2
  40e0c0:	mov	w1, #0x6                   	// #6
  40e0c4:	mov	x3, xzr
  40e0c8:	mov	x4, xzr
  40e0cc:	mov	x29, sp
  40e0d0:	bl	411bec <ferror@plt+0xf19c>
  40e0d4:	ldp	x29, x30, [sp], #16
  40e0d8:	ret
  40e0dc:	sub	sp, sp, #0x70
  40e0e0:	stp	x29, x30, [sp, #16]
  40e0e4:	stp	x28, x27, [sp, #32]
  40e0e8:	stp	x26, x25, [sp, #48]
  40e0ec:	stp	x24, x23, [sp, #64]
  40e0f0:	stp	x22, x21, [sp, #80]
  40e0f4:	stp	x20, x19, [sp, #96]
  40e0f8:	add	x29, sp, #0x10
  40e0fc:	mov	x19, x2
  40e100:	mov	x20, x1
  40e104:	mov	x21, x0
  40e108:	bl	402770 <getline@plt>
  40e10c:	mov	x22, x0
  40e110:	tbnz	x0, #63, 40e250 <ferror@plt+0xb800>
  40e114:	adrp	x25, 42a000 <ferror@plt+0x275b0>
  40e118:	ldr	x25, [x25, #3992]
  40e11c:	mov	w1, #0x23                  	// #35
  40e120:	ldr	w8, [x25]
  40e124:	add	w8, w8, #0x1
  40e128:	str	w8, [x25]
  40e12c:	ldr	x0, [x21]
  40e130:	bl	4027f0 <strchr@plt>
  40e134:	cbz	x0, 40e13c <ferror@plt+0xb6ec>
  40e138:	strb	wzr, [x0]
  40e13c:	adrp	x23, 419000 <ferror@plt+0x165b0>
  40e140:	add	x23, x23, #0x4
  40e144:	ldr	x0, [x21]
  40e148:	mov	x1, x23
  40e14c:	bl	402930 <strstr@plt>
  40e150:	cbz	x0, 40e250 <ferror@plt+0xb800>
  40e154:	mov	x28, x0
  40e158:	add	x0, sp, #0x8
  40e15c:	mov	x1, sp
  40e160:	mov	x2, x19
  40e164:	stp	xzr, xzr, [sp]
  40e168:	bl	402770 <getline@plt>
  40e16c:	mov	x27, x0
  40e170:	tbnz	x0, #63, 40e1f4 <ferror@plt+0xb7a4>
  40e174:	ldr	w8, [x25]
  40e178:	mov	w1, #0x23                  	// #35
  40e17c:	add	w8, w8, #0x1
  40e180:	str	w8, [x25]
  40e184:	strb	wzr, [x28]
  40e188:	ldr	x0, [sp, #8]
  40e18c:	bl	4027f0 <strchr@plt>
  40e190:	cbz	x0, 40e198 <ferror@plt+0xb748>
  40e194:	strb	wzr, [x0]
  40e198:	ldr	x28, [x21]
  40e19c:	mov	x0, x28
  40e1a0:	bl	402360 <strlen@plt>
  40e1a4:	ldr	x8, [sp, #8]
  40e1a8:	mov	x24, x0
  40e1ac:	mov	x0, x8
  40e1b0:	bl	402360 <strlen@plt>
  40e1b4:	add	x8, x24, x0
  40e1b8:	add	x1, x8, #0x1
  40e1bc:	mov	x0, x28
  40e1c0:	str	x1, [x20]
  40e1c4:	bl	402620 <realloc@plt>
  40e1c8:	str	x0, [x21]
  40e1cc:	cbz	x0, 40e220 <ferror@plt+0xb7d0>
  40e1d0:	ldr	x1, [sp, #8]
  40e1d4:	add	x8, x22, x27
  40e1d8:	sub	x22, x8, #0x2
  40e1dc:	bl	402590 <strcat@plt>
  40e1e0:	ldr	x0, [sp, #8]
  40e1e4:	bl	4027a0 <free@plt>
  40e1e8:	mov	w8, #0x1                   	// #1
  40e1ec:	tbnz	w8, #0, 40e144 <ferror@plt+0xb6f4>
  40e1f0:	b	40e254 <ferror@plt+0xb804>
  40e1f4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40e1f8:	ldr	x8, [x8, #3984]
  40e1fc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40e200:	mov	w1, #0x1a                  	// #26
  40e204:	mov	w2, #0x1                   	// #1
  40e208:	ldr	x3, [x8]
  40e20c:	add	x0, x0, #0x7
  40e210:	bl	402810 <fwrite@plt>
  40e214:	mov	w8, wzr
  40e218:	mov	x26, x27
  40e21c:	b	40e1ec <ferror@plt+0xb79c>
  40e220:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40e224:	ldr	x8, [x8, #3984]
  40e228:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40e22c:	mov	w1, #0xe                   	// #14
  40e230:	mov	w2, #0x1                   	// #1
  40e234:	ldr	x3, [x8]
  40e238:	add	x0, x0, #0x22
  40e23c:	bl	402810 <fwrite@plt>
  40e240:	mov	w8, wzr
  40e244:	str	xzr, [x20]
  40e248:	mov	x26, #0xffffffffffffffff    	// #-1
  40e24c:	b	40e1ec <ferror@plt+0xb79c>
  40e250:	mov	x26, x22
  40e254:	mov	x0, x26
  40e258:	ldp	x20, x19, [sp, #96]
  40e25c:	ldp	x22, x21, [sp, #80]
  40e260:	ldp	x24, x23, [sp, #64]
  40e264:	ldp	x26, x25, [sp, #48]
  40e268:	ldp	x28, x27, [sp, #32]
  40e26c:	ldp	x29, x30, [sp, #16]
  40e270:	add	sp, sp, #0x70
  40e274:	ret
  40e278:	stp	x29, x30, [sp, #-64]!
  40e27c:	stp	x24, x23, [sp, #16]
  40e280:	stp	x22, x21, [sp, #32]
  40e284:	stp	x20, x19, [sp, #48]
  40e288:	ldrb	w8, [x0]
  40e28c:	mov	x19, x1
  40e290:	mov	x29, sp
  40e294:	cbz	w8, 40e32c <ferror@plt+0xb8dc>
  40e298:	adrp	x21, 418000 <ferror@plt+0x155b0>
  40e29c:	mov	x22, x0
  40e2a0:	mov	w20, wzr
  40e2a4:	sub	w23, w2, #0x1
  40e2a8:	add	x21, x21, #0xc7e
  40e2ac:	b	40e2e4 <ferror@plt+0xb894>
  40e2b0:	mov	x0, x22
  40e2b4:	mov	x1, x21
  40e2b8:	add	w24, w20, #0x1
  40e2bc:	str	x22, [x19, w20, sxtw #3]
  40e2c0:	bl	402980 <strcspn@plt>
  40e2c4:	add	x0, x22, x0
  40e2c8:	ldrb	w8, [x0]
  40e2cc:	mov	w20, w24
  40e2d0:	cbz	w8, 40e330 <ferror@plt+0xb8e0>
  40e2d4:	mov	x22, x0
  40e2d8:	ldrb	w8, [x22, #1]!
  40e2dc:	strb	wzr, [x0]
  40e2e0:	cbz	w8, 40e330 <ferror@plt+0xb8e0>
  40e2e4:	mov	x0, x22
  40e2e8:	mov	x1, x21
  40e2ec:	bl	4027e0 <strspn@plt>
  40e2f0:	add	x22, x22, x0
  40e2f4:	ldrb	w1, [x22]
  40e2f8:	cbz	w1, 40e330 <ferror@plt+0xb8e0>
  40e2fc:	cmp	w20, w23
  40e300:	b.ge	40e34c <ferror@plt+0xb8fc>  // b.tcont
  40e304:	cmp	w1, #0x27
  40e308:	b.eq	40e314 <ferror@plt+0xb8c4>  // b.none
  40e30c:	cmp	w1, #0x22
  40e310:	b.ne	40e2b0 <ferror@plt+0xb860>  // b.any
  40e314:	add	x0, x22, #0x1
  40e318:	str	x0, [x19, w20, sxtw #3]
  40e31c:	bl	4027f0 <strchr@plt>
  40e320:	cbz	x0, 40e364 <ferror@plt+0xb914>
  40e324:	add	w20, w20, #0x1
  40e328:	b	40e2d4 <ferror@plt+0xb884>
  40e32c:	mov	w20, wzr
  40e330:	str	xzr, [x19, w20, sxtw #3]
  40e334:	mov	w0, w20
  40e338:	ldp	x20, x19, [sp, #48]
  40e33c:	ldp	x22, x21, [sp, #32]
  40e340:	ldp	x24, x23, [sp, #16]
  40e344:	ldp	x29, x30, [sp], #64
  40e348:	ret
  40e34c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40e350:	ldr	x8, [x8, #3984]
  40e354:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40e358:	add	x0, x0, #0x31
  40e35c:	mov	w1, #0x1e                  	// #30
  40e360:	b	40e378 <ferror@plt+0xb928>
  40e364:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40e368:	ldr	x8, [x8, #3984]
  40e36c:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40e370:	add	x0, x0, #0x50
  40e374:	mov	w1, #0x1b                  	// #27
  40e378:	ldr	x3, [x8]
  40e37c:	mov	w2, #0x1                   	// #1
  40e380:	bl	402810 <fwrite@plt>
  40e384:	mov	w0, #0x1                   	// #1
  40e388:	bl	402370 <exit@plt>
  40e38c:	stp	x29, x30, [sp, #-48]!
  40e390:	str	x21, [sp, #16]
  40e394:	stp	x20, x19, [sp, #32]
  40e398:	ldp	w8, w19, [x1, #16]
  40e39c:	mov	x29, sp
  40e3a0:	mov	x20, x0
  40e3a4:	add	x0, x29, #0x18
  40e3a8:	str	x8, [x29, #24]
  40e3ac:	bl	4024f0 <localtime@plt>
  40e3b0:	bl	4028e0 <asctime@plt>
  40e3b4:	mov	x21, x0
  40e3b8:	bl	402360 <strlen@plt>
  40e3bc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40e3c0:	add	x8, x0, x21
  40e3c4:	add	x1, x1, #0x6c
  40e3c8:	mov	x0, x20
  40e3cc:	mov	x2, x21
  40e3d0:	mov	x3, x19
  40e3d4:	sturb	wzr, [x8, #-1]
  40e3d8:	bl	402a10 <fprintf@plt>
  40e3dc:	ldp	x20, x19, [sp, #32]
  40e3e0:	ldr	x21, [sp, #16]
  40e3e4:	ldp	x29, x30, [sp], #48
  40e3e8:	ret
  40e3ec:	stp	x29, x30, [sp, #-32]!
  40e3f0:	str	x19, [sp, #16]
  40e3f4:	mov	x19, x1
  40e3f8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40e3fc:	mov	w2, w0
  40e400:	add	x1, x1, #0xb89
  40e404:	mov	x0, x19
  40e408:	mov	x29, sp
  40e40c:	bl	402440 <sprintf@plt>
  40e410:	mov	x0, x19
  40e414:	ldr	x19, [sp, #16]
  40e418:	ldp	x29, x30, [sp], #32
  40e41c:	ret
  40e420:	stp	x29, x30, [sp, #-48]!
  40e424:	stp	x20, x19, [sp, #32]
  40e428:	mov	x20, x0
  40e42c:	mov	x0, x1
  40e430:	str	x21, [sp, #16]
  40e434:	mov	x29, sp
  40e438:	mov	x19, x1
  40e43c:	bl	402360 <strlen@plt>
  40e440:	cmp	x0, #0x17
  40e444:	b.ne	40e4c4 <ferror@plt+0xba74>  // b.any
  40e448:	mov	w8, #0x2                   	// #2
  40e44c:	ldrb	w9, [x19, x8]
  40e450:	cmp	w9, #0x3a
  40e454:	b.ne	40e4c4 <ferror@plt+0xba74>  // b.any
  40e458:	add	x8, x8, #0x3
  40e45c:	cmp	x8, #0x17
  40e460:	b.ne	40e44c <ferror@plt+0xb9fc>  // b.any
  40e464:	mov	w21, #0x38                  	// #56
  40e468:	str	xzr, [x20]
  40e46c:	add	x1, x29, #0x18
  40e470:	mov	w2, #0x10                  	// #16
  40e474:	mov	x0, x19
  40e478:	bl	402350 <strtoul@plt>
  40e47c:	mov	x8, x0
  40e480:	cmp	x0, #0xff
  40e484:	mov	w0, #0xffffffff            	// #-1
  40e488:	b.hi	40e4c8 <ferror@plt+0xba78>  // b.pmore
  40e48c:	ldr	x9, [x29, #24]
  40e490:	add	x10, x19, #0x2
  40e494:	cmp	x10, x9
  40e498:	b.ne	40e4c8 <ferror@plt+0xba78>  // b.any
  40e49c:	ldr	x9, [x20]
  40e4a0:	lsl	x8, x8, x21
  40e4a4:	sub	x21, x21, #0x8
  40e4a8:	cmn	x21, #0x8
  40e4ac:	orr	x8, x9, x8
  40e4b0:	add	x19, x19, #0x3
  40e4b4:	str	x8, [x20]
  40e4b8:	b.ne	40e46c <ferror@plt+0xba1c>  // b.any
  40e4bc:	mov	w0, wzr
  40e4c0:	b	40e4c8 <ferror@plt+0xba78>
  40e4c4:	mov	w0, #0xffffffff            	// #-1
  40e4c8:	ldp	x20, x19, [sp, #32]
  40e4cc:	ldr	x21, [sp, #16]
  40e4d0:	ldp	x29, x30, [sp], #48
  40e4d4:	ret
  40e4d8:	cmp	w0, #0x5
  40e4dc:	mov	w0, w1
  40e4e0:	b.ne	40e4f8 <ferror@plt+0xbaa8>  // b.any
  40e4e4:	cmp	w0, #0x80
  40e4e8:	b.eq	40e4fc <ferror@plt+0xbaac>  // b.none
  40e4ec:	cmp	w0, #0x81
  40e4f0:	b.ne	40e4f8 <ferror@plt+0xbaa8>  // b.any
  40e4f4:	mov	w0, #0xa                   	// #10
  40e4f8:	ret
  40e4fc:	mov	w0, #0x2                   	// #2
  40e500:	ret
  40e504:	stp	x29, x30, [sp, #-64]!
  40e508:	stp	x28, x23, [sp, #16]
  40e50c:	stp	x22, x21, [sp, #32]
  40e510:	stp	x20, x19, [sp, #48]
  40e514:	mov	x29, sp
  40e518:	sub	sp, sp, #0x9b0
  40e51c:	ldr	x22, [x1, #184]
  40e520:	mov	x19, x0
  40e524:	cbz	x22, 40e534 <ferror@plt+0xbae4>
  40e528:	mov	w20, #0xc0                  	// #192
  40e52c:	mov	x21, x19
  40e530:	b	40e544 <ferror@plt+0xbaf4>
  40e534:	ldr	x22, [x1, #56]
  40e538:	cbz	x22, 40e5ac <ferror@plt+0xbb5c>
  40e53c:	sub	x21, x29, #0x60
  40e540:	mov	w20, #0x60                  	// #96
  40e544:	ldrh	w8, [x22]
  40e548:	sub	x23, x8, #0x4
  40e54c:	subs	w9, w20, w23
  40e550:	mov	w8, w20
  40e554:	b.le	40e56c <ferror@plt+0xbb1c>
  40e558:	add	x0, x21, x23
  40e55c:	sxtw	x2, w9
  40e560:	mov	w1, wzr
  40e564:	bl	4025b0 <memset@plt>
  40e568:	mov	w8, w23
  40e56c:	add	x1, x22, #0x4
  40e570:	sxtw	x2, w8
  40e574:	mov	x0, x21
  40e578:	bl	402330 <memcpy@plt>
  40e57c:	cmp	x21, x19
  40e580:	b.eq	40e590 <ferror@plt+0xbb40>  // b.none
  40e584:	mov	x0, x19
  40e588:	mov	x1, x21
  40e58c:	bl	40e648 <ferror@plt+0xbbf8>
  40e590:	mov	w0, w20
  40e594:	add	sp, sp, #0x9b0
  40e598:	ldp	x20, x19, [sp, #48]
  40e59c:	ldp	x22, x21, [sp, #32]
  40e5a0:	ldp	x28, x23, [sp, #16]
  40e5a4:	ldp	x29, x30, [sp], #64
  40e5a8:	ret
  40e5ac:	ldr	x2, [x1, #96]
  40e5b0:	cbz	x2, 40e5e0 <ferror@plt+0xbb90>
  40e5b4:	ldrh	w8, [x2], #4
  40e5b8:	add	x0, sp, #0x8
  40e5bc:	mov	w1, #0x128                 	// #296
  40e5c0:	sub	w3, w8, #0x4
  40e5c4:	bl	4149a0 <ferror@plt+0x11f50>
  40e5c8:	ldr	x1, [sp, #32]
  40e5cc:	cbz	x1, 40e5d8 <ferror@plt+0xbb88>
  40e5d0:	mov	x0, x19
  40e5d4:	bl	40e5e8 <ferror@plt+0xbb98>
  40e5d8:	mov	w20, #0xc0                  	// #192
  40e5dc:	b	40e590 <ferror@plt+0xbb40>
  40e5e0:	mov	w20, #0xffffffff            	// #-1
  40e5e4:	b	40e590 <ferror@plt+0xbb40>
  40e5e8:	movi	v0.2d, #0x0
  40e5ec:	stp	q0, q0, [x0, #160]
  40e5f0:	stp	q0, q0, [x0, #128]
  40e5f4:	stp	q0, q0, [x0, #96]
  40e5f8:	stp	q0, q0, [x0, #64]
  40e5fc:	stp	q0, q0, [x0, #32]
  40e600:	stp	q0, q0, [x0]
  40e604:	ldur	x8, [x1, #12]
  40e608:	str	x8, [x0]
  40e60c:	ldur	x8, [x1, #20]
  40e610:	str	x8, [x0, #16]
  40e614:	ldur	x8, [x1, #44]
  40e618:	str	x8, [x0, #8]
  40e61c:	ldur	x8, [x1, #52]
  40e620:	str	x8, [x0, #24]
  40e624:	ldur	x8, [x1, #108]
  40e628:	str	x8, [x0, #32]
  40e62c:	ldur	x8, [x1, #116]
  40e630:	str	x8, [x0, #40]
  40e634:	ldur	x8, [x1, #188]
  40e638:	str	x8, [x0, #64]
  40e63c:	ldur	x8, [x1, #252]
  40e640:	str	x8, [x0, #104]
  40e644:	ret
  40e648:	add	x8, x1, #0x60
  40e64c:	ldr	w9, [x1], #4
  40e650:	cmp	x1, x8
  40e654:	str	x9, [x0], #8
  40e658:	b.cc	40e64c <ferror@plt+0xbbfc>  // b.lo, b.ul, b.last
  40e65c:	ret
  40e660:	stp	x29, x30, [sp, #-48]!
  40e664:	stp	x20, x19, [sp, #32]
  40e668:	mov	x19, x0
  40e66c:	mov	x0, x1
  40e670:	stp	x22, x21, [sp, #16]
  40e674:	mov	x29, sp
  40e678:	mov	x22, x2
  40e67c:	mov	x21, x1
  40e680:	bl	402360 <strlen@plt>
  40e684:	mov	x20, x0
  40e688:	cbz	x22, 40e6ac <ferror@plt+0xbc5c>
  40e68c:	sub	x8, x22, #0x1
  40e690:	cmp	x20, x8
  40e694:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40e698:	mov	x0, x19
  40e69c:	mov	x1, x21
  40e6a0:	mov	x2, x22
  40e6a4:	bl	402330 <memcpy@plt>
  40e6a8:	strb	wzr, [x19, x22]
  40e6ac:	mov	x0, x20
  40e6b0:	ldp	x20, x19, [sp, #32]
  40e6b4:	ldp	x22, x21, [sp, #16]
  40e6b8:	ldp	x29, x30, [sp], #48
  40e6bc:	ret
  40e6c0:	stp	x29, x30, [sp, #-48]!
  40e6c4:	stp	x22, x21, [sp, #16]
  40e6c8:	stp	x20, x19, [sp, #32]
  40e6cc:	mov	x29, sp
  40e6d0:	mov	x21, x2
  40e6d4:	mov	x20, x1
  40e6d8:	mov	x22, x0
  40e6dc:	bl	402360 <strlen@plt>
  40e6e0:	mov	x19, x0
  40e6e4:	cmp	x0, x21
  40e6e8:	b.cs	40e700 <ferror@plt+0xbcb0>  // b.hs, b.nlast
  40e6ec:	add	x0, x22, x19
  40e6f0:	sub	x2, x21, x19
  40e6f4:	mov	x1, x20
  40e6f8:	bl	40e660 <ferror@plt+0xbc10>
  40e6fc:	b	40e708 <ferror@plt+0xbcb8>
  40e700:	mov	x0, x20
  40e704:	bl	402360 <strlen@plt>
  40e708:	add	x0, x0, x19
  40e70c:	ldp	x20, x19, [sp, #32]
  40e710:	ldp	x22, x21, [sp, #16]
  40e714:	ldp	x29, x30, [sp], #48
  40e718:	ret
  40e71c:	stp	x29, x30, [sp, #-32]!
  40e720:	str	x19, [sp, #16]
  40e724:	mov	x29, sp
  40e728:	bl	402450 <getuid@plt>
  40e72c:	cbz	w0, 40e780 <ferror@plt+0xbd30>
  40e730:	bl	4023e0 <geteuid@plt>
  40e734:	cbz	w0, 40e780 <ferror@plt+0xbd30>
  40e738:	bl	402750 <cap_get_proc@plt>
  40e73c:	cbz	x0, 40e78c <ferror@plt+0xbd3c>
  40e740:	add	x3, x29, #0x1c
  40e744:	mov	w1, #0xc                   	// #12
  40e748:	mov	w2, #0x2                   	// #2
  40e74c:	mov	x19, x0
  40e750:	bl	4025f0 <cap_get_flag@plt>
  40e754:	cbnz	w0, 40e78c <ferror@plt+0xbd3c>
  40e758:	ldr	w8, [x29, #28]
  40e75c:	cbnz	w8, 40e778 <ferror@plt+0xbd28>
  40e760:	mov	x0, x19
  40e764:	bl	4028a0 <cap_clear@plt>
  40e768:	cbnz	w0, 40e78c <ferror@plt+0xbd3c>
  40e76c:	mov	x0, x19
  40e770:	bl	402630 <cap_set_proc@plt>
  40e774:	cbnz	w0, 40e78c <ferror@plt+0xbd3c>
  40e778:	mov	x0, x19
  40e77c:	bl	4028f0 <cap_free@plt>
  40e780:	ldr	x19, [sp, #16]
  40e784:	ldp	x29, x30, [sp], #32
  40e788:	ret
  40e78c:	mov	w0, #0x1                   	// #1
  40e790:	bl	402370 <exit@plt>
  40e794:	sub	sp, sp, #0x40
  40e798:	str	x21, [sp, #40]
  40e79c:	mov	x21, x1
  40e7a0:	stp	x20, x19, [sp, #48]
  40e7a4:	mov	x19, x0
  40e7a8:	add	x1, sp, #0x8
  40e7ac:	mov	x0, x21
  40e7b0:	str	d8, [sp, #16]
  40e7b4:	stp	x29, x30, [sp, #24]
  40e7b8:	add	x29, sp, #0x10
  40e7bc:	bl	4023d0 <strtod@plt>
  40e7c0:	ldr	x20, [sp, #8]
  40e7c4:	cmp	x20, x21
  40e7c8:	b.eq	40e88c <ferror@plt+0xbe3c>  // b.none
  40e7cc:	ldrb	w8, [x20]
  40e7d0:	mov	v8.16b, v0.16b
  40e7d4:	cbz	w8, 40e8a4 <ferror@plt+0xbe54>
  40e7d8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40e7dc:	add	x1, x1, #0xc32
  40e7e0:	mov	x0, x20
  40e7e4:	bl	402610 <strcasecmp@plt>
  40e7e8:	cbz	w0, 40e894 <ferror@plt+0xbe44>
  40e7ec:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e7f0:	add	x1, x1, #0xd46
  40e7f4:	mov	x0, x20
  40e7f8:	bl	402610 <strcasecmp@plt>
  40e7fc:	cbz	w0, 40e894 <ferror@plt+0xbe44>
  40e800:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e804:	add	x1, x1, #0xd4b
  40e808:	mov	x0, x20
  40e80c:	bl	402610 <strcasecmp@plt>
  40e810:	cbz	w0, 40e894 <ferror@plt+0xbe44>
  40e814:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40e818:	add	x1, x1, #0xd6e
  40e81c:	mov	x0, x20
  40e820:	bl	402610 <strcasecmp@plt>
  40e824:	cbz	w0, 40e8c8 <ferror@plt+0xbe78>
  40e828:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e82c:	add	x1, x1, #0xd45
  40e830:	mov	x0, x20
  40e834:	bl	402610 <strcasecmp@plt>
  40e838:	cbz	w0, 40e8c8 <ferror@plt+0xbe78>
  40e83c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e840:	add	x1, x1, #0xd4a
  40e844:	mov	x0, x20
  40e848:	bl	402610 <strcasecmp@plt>
  40e84c:	cbz	w0, 40e8c8 <ferror@plt+0xbe78>
  40e850:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40e854:	add	x1, x1, #0xd1
  40e858:	mov	x0, x20
  40e85c:	bl	402610 <strcasecmp@plt>
  40e860:	cbz	w0, 40e8a4 <ferror@plt+0xbe54>
  40e864:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40e868:	add	x1, x1, #0x82
  40e86c:	mov	x0, x20
  40e870:	bl	402610 <strcasecmp@plt>
  40e874:	cbz	w0, 40e8a4 <ferror@plt+0xbe54>
  40e878:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40e87c:	add	x1, x1, #0x87
  40e880:	mov	x0, x20
  40e884:	bl	402610 <strcasecmp@plt>
  40e888:	cbz	w0, 40e8a4 <ferror@plt+0xbe54>
  40e88c:	mov	w0, #0xffffffff            	// #-1
  40e890:	b	40e8b0 <ferror@plt+0xbe60>
  40e894:	mov	x8, #0x848000000000        	// #145685290680320
  40e898:	movk	x8, #0x412e, lsl #48
  40e89c:	fmov	d0, x8
  40e8a0:	fmul	d8, d8, d0
  40e8a4:	fcvtzu	w8, d8
  40e8a8:	mov	w0, wzr
  40e8ac:	str	w8, [x19]
  40e8b0:	ldp	x20, x19, [sp, #48]
  40e8b4:	ldr	x21, [sp, #40]
  40e8b8:	ldp	x29, x30, [sp, #24]
  40e8bc:	ldr	d8, [sp, #16]
  40e8c0:	add	sp, sp, #0x40
  40e8c4:	ret
  40e8c8:	mov	x8, #0x400000000000        	// #70368744177664
  40e8cc:	movk	x8, #0x408f, lsl #48
  40e8d0:	b	40e89c <ferror@plt+0xbe4c>
  40e8d4:	stp	x29, x30, [sp, #-32]!
  40e8d8:	str	x19, [sp, #16]
  40e8dc:	mov	x19, x1
  40e8e0:	mov	w1, w0
  40e8e4:	mov	x0, x19
  40e8e8:	mov	x29, sp
  40e8ec:	bl	40e900 <ferror@plt+0xbeb0>
  40e8f0:	mov	x0, x19
  40e8f4:	ldr	x19, [sp, #16]
  40e8f8:	ldp	x29, x30, [sp], #32
  40e8fc:	ret
  40e900:	stp	x29, x30, [sp, #-16]!
  40e904:	mov	w8, #0x4240                	// #16960
  40e908:	movk	w8, #0xf, lsl #16
  40e90c:	cmp	w1, w8
  40e910:	ucvtf	d0, w1
  40e914:	mov	x29, sp
  40e918:	b.cc	40e938 <ferror@plt+0xbee8>  // b.lo, b.ul, b.last
  40e91c:	mov	x8, #0x848000000000        	// #145685290680320
  40e920:	movk	x8, #0x412e, lsl #48
  40e924:	fmov	d1, x8
  40e928:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40e92c:	fdiv	d0, d0, d1
  40e930:	add	x2, x2, #0xae
  40e934:	b	40e95c <ferror@plt+0xbf0c>
  40e938:	mov	w3, w1
  40e93c:	cmp	w1, #0x3e8
  40e940:	b.cc	40e96c <ferror@plt+0xbf1c>  // b.lo, b.ul, b.last
  40e944:	mov	x8, #0x400000000000        	// #70368744177664
  40e948:	movk	x8, #0x408f, lsl #48
  40e94c:	fmov	d1, x8
  40e950:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40e954:	fdiv	d0, d0, d1
  40e958:	add	x2, x2, #0xb4
  40e95c:	mov	w1, #0x3f                  	// #63
  40e960:	bl	4024c0 <snprintf@plt>
  40e964:	ldp	x29, x30, [sp], #16
  40e968:	ret
  40e96c:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40e970:	add	x2, x2, #0xbb
  40e974:	mov	w1, #0x3f                  	// #63
  40e978:	bl	4024c0 <snprintf@plt>
  40e97c:	ldp	x29, x30, [sp], #16
  40e980:	ret
  40e984:	sub	sp, sp, #0x40
  40e988:	str	x21, [sp, #40]
  40e98c:	mov	x21, x1
  40e990:	stp	x20, x19, [sp, #48]
  40e994:	mov	x19, x0
  40e998:	add	x1, sp, #0x8
  40e99c:	mov	x0, x21
  40e9a0:	str	d8, [sp, #16]
  40e9a4:	stp	x29, x30, [sp, #24]
  40e9a8:	add	x29, sp, #0x10
  40e9ac:	bl	4023d0 <strtod@plt>
  40e9b0:	ldr	x20, [sp, #8]
  40e9b4:	cmp	x20, x21
  40e9b8:	b.eq	40eab8 <ferror@plt+0xc068>  // b.none
  40e9bc:	ldrb	w8, [x20]
  40e9c0:	mov	v8.16b, v0.16b
  40e9c4:	cbz	w8, 40ead0 <ferror@plt+0xc080>
  40e9c8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40e9cc:	add	x1, x1, #0xc32
  40e9d0:	mov	x0, x20
  40e9d4:	bl	402610 <strcasecmp@plt>
  40e9d8:	cbz	w0, 40eac0 <ferror@plt+0xc070>
  40e9dc:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e9e0:	add	x1, x1, #0xd46
  40e9e4:	mov	x0, x20
  40e9e8:	bl	402610 <strcasecmp@plt>
  40e9ec:	cbz	w0, 40eac0 <ferror@plt+0xc070>
  40e9f0:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40e9f4:	add	x1, x1, #0xd4b
  40e9f8:	mov	x0, x20
  40e9fc:	bl	402610 <strcasecmp@plt>
  40ea00:	cbz	w0, 40eac0 <ferror@plt+0xc070>
  40ea04:	adrp	x1, 417000 <ferror@plt+0x145b0>
  40ea08:	add	x1, x1, #0xd6e
  40ea0c:	mov	x0, x20
  40ea10:	bl	402610 <strcasecmp@plt>
  40ea14:	cbz	w0, 40eaf4 <ferror@plt+0xc0a4>
  40ea18:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ea1c:	add	x1, x1, #0xd45
  40ea20:	mov	x0, x20
  40ea24:	bl	402610 <strcasecmp@plt>
  40ea28:	cbz	w0, 40eaf4 <ferror@plt+0xc0a4>
  40ea2c:	adrp	x1, 418000 <ferror@plt+0x155b0>
  40ea30:	add	x1, x1, #0xd4a
  40ea34:	mov	x0, x20
  40ea38:	bl	402610 <strcasecmp@plt>
  40ea3c:	cbz	w0, 40eaf4 <ferror@plt+0xc0a4>
  40ea40:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40ea44:	add	x1, x1, #0xd1
  40ea48:	mov	x0, x20
  40ea4c:	bl	402610 <strcasecmp@plt>
  40ea50:	cbz	w0, 40eb00 <ferror@plt+0xc0b0>
  40ea54:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40ea58:	add	x1, x1, #0x82
  40ea5c:	mov	x0, x20
  40ea60:	bl	402610 <strcasecmp@plt>
  40ea64:	cbz	w0, 40eb00 <ferror@plt+0xc0b0>
  40ea68:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40ea6c:	add	x1, x1, #0x87
  40ea70:	mov	x0, x20
  40ea74:	bl	402610 <strcasecmp@plt>
  40ea78:	cbz	w0, 40eb00 <ferror@plt+0xc0b0>
  40ea7c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40ea80:	add	x1, x1, #0x33c
  40ea84:	mov	x0, x20
  40ea88:	bl	402610 <strcasecmp@plt>
  40ea8c:	cbz	w0, 40ead0 <ferror@plt+0xc080>
  40ea90:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40ea94:	add	x1, x1, #0x8d
  40ea98:	mov	x0, x20
  40ea9c:	bl	402610 <strcasecmp@plt>
  40eaa0:	cbz	w0, 40ead0 <ferror@plt+0xc080>
  40eaa4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40eaa8:	add	x1, x1, #0x92
  40eaac:	mov	x0, x20
  40eab0:	bl	402610 <strcasecmp@plt>
  40eab4:	cbz	w0, 40ead0 <ferror@plt+0xc080>
  40eab8:	mov	w0, #0xffffffff            	// #-1
  40eabc:	b	40eadc <ferror@plt+0xc08c>
  40eac0:	mov	x8, #0xcd6500000000        	// #225833675390976
  40eac4:	movk	x8, #0x41cd, lsl #48
  40eac8:	fmov	d0, x8
  40eacc:	fmul	d8, d8, d0
  40ead0:	fcvtzs	x8, d8
  40ead4:	mov	w0, wzr
  40ead8:	str	x8, [x19]
  40eadc:	ldp	x20, x19, [sp, #48]
  40eae0:	ldr	x21, [sp, #40]
  40eae4:	ldp	x29, x30, [sp, #24]
  40eae8:	ldr	d8, [sp, #16]
  40eaec:	add	sp, sp, #0x40
  40eaf0:	ret
  40eaf4:	mov	x8, #0x848000000000        	// #145685290680320
  40eaf8:	movk	x8, #0x412e, lsl #48
  40eafc:	b	40eac8 <ferror@plt+0xc078>
  40eb00:	mov	x8, #0x400000000000        	// #70368744177664
  40eb04:	movk	x8, #0x408f, lsl #48
  40eb08:	b	40eac8 <ferror@plt+0xc078>
  40eb0c:	stp	x29, x30, [sp, #-32]!
  40eb10:	str	x19, [sp, #16]
  40eb14:	mov	x19, x1
  40eb18:	mov	x1, x0
  40eb1c:	mov	x0, x19
  40eb20:	mov	x29, sp
  40eb24:	bl	40eb38 <ferror@plt+0xc0e8>
  40eb28:	mov	x0, x19
  40eb2c:	ldr	x19, [sp, #16]
  40eb30:	ldp	x29, x30, [sp], #32
  40eb34:	ret
  40eb38:	stp	x29, x30, [sp, #-16]!
  40eb3c:	mov	w8, #0xca00                	// #51712
  40eb40:	movk	w8, #0x3b9a, lsl #16
  40eb44:	cmp	x1, x8
  40eb48:	scvtf	d0, x1
  40eb4c:	mov	x29, sp
  40eb50:	b.lt	40eb70 <ferror@plt+0xc120>  // b.tstop
  40eb54:	mov	x8, #0xcd6500000000        	// #225833675390976
  40eb58:	movk	x8, #0x41cd, lsl #48
  40eb5c:	fmov	d1, x8
  40eb60:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40eb64:	fdiv	d0, d0, d1
  40eb68:	add	x2, x2, #0xc0
  40eb6c:	b	40ebc0 <ferror@plt+0xc170>
  40eb70:	mov	w8, #0x4240                	// #16960
  40eb74:	movk	w8, #0xf, lsl #16
  40eb78:	mov	x3, x1
  40eb7c:	cmp	x1, x8
  40eb80:	b.lt	40eba0 <ferror@plt+0xc150>  // b.tstop
  40eb84:	mov	x8, #0x848000000000        	// #145685290680320
  40eb88:	movk	x8, #0x412e, lsl #48
  40eb8c:	fmov	d1, x8
  40eb90:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40eb94:	fdiv	d0, d0, d1
  40eb98:	add	x2, x2, #0xc6
  40eb9c:	b	40ebc0 <ferror@plt+0xc170>
  40eba0:	cmp	x3, #0x3e8
  40eba4:	b.lt	40ebd0 <ferror@plt+0xc180>  // b.tstop
  40eba8:	mov	x8, #0x400000000000        	// #70368744177664
  40ebac:	movk	x8, #0x408f, lsl #48
  40ebb0:	fmov	d1, x8
  40ebb4:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40ebb8:	fdiv	d0, d0, d1
  40ebbc:	add	x2, x2, #0xcd
  40ebc0:	mov	w1, #0x3f                  	// #63
  40ebc4:	bl	4024c0 <snprintf@plt>
  40ebc8:	ldp	x29, x30, [sp], #16
  40ebcc:	ret
  40ebd0:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40ebd4:	add	x2, x2, #0xd4
  40ebd8:	mov	w1, #0x3f                  	// #63
  40ebdc:	bl	4024c0 <snprintf@plt>
  40ebe0:	ldp	x29, x30, [sp], #16
  40ebe4:	ret
  40ebe8:	stp	x29, x30, [sp, #-48]!
  40ebec:	str	x21, [sp, #16]
  40ebf0:	stp	x20, x19, [sp, #32]
  40ebf4:	mov	x19, x1
  40ebf8:	mov	x20, x0
  40ebfc:	mov	x21, xzr
  40ec00:	mov	x29, sp
  40ec04:	add	x1, x29, #0x18
  40ec08:	mov	x0, x19
  40ec0c:	mov	w2, wzr
  40ec10:	bl	402350 <strtoul@plt>
  40ec14:	cmp	x0, #0xff
  40ec18:	mov	w8, #0x1                   	// #1
  40ec1c:	b.hi	40ec58 <ferror@plt+0xc208>  // b.pmore
  40ec20:	ldr	x9, [x29, #24]
  40ec24:	cmp	x9, x19
  40ec28:	b.eq	40ec58 <ferror@plt+0xc208>  // b.none
  40ec2c:	strb	w0, [x20, x21]
  40ec30:	ldrb	w8, [x9]
  40ec34:	cbz	w8, 40ec6c <ferror@plt+0xc21c>
  40ec38:	cmp	x21, #0x3
  40ec3c:	cset	w10, ne  // ne = any
  40ec40:	cmp	w8, #0x2e
  40ec44:	cset	w8, eq  // eq = none
  40ec48:	and	w11, w10, w8
  40ec4c:	tst	w10, w8
  40ec50:	csinc	x19, x19, x9, eq  // eq = none
  40ec54:	eor	w8, w11, #0x1
  40ec58:	cbnz	w8, 40ec74 <ferror@plt+0xc224>
  40ec5c:	add	x21, x21, #0x1
  40ec60:	cmp	x21, #0x4
  40ec64:	b.ne	40ec04 <ferror@plt+0xc1b4>  // b.any
  40ec68:	b	40ec7c <ferror@plt+0xc22c>
  40ec6c:	mov	w8, #0x2                   	// #2
  40ec70:	cbz	w8, 40ec5c <ferror@plt+0xc20c>
  40ec74:	cmp	w8, #0x2
  40ec78:	b.ne	40ec84 <ferror@plt+0xc234>  // b.any
  40ec7c:	mov	w0, #0x1                   	// #1
  40ec80:	b	40ec88 <ferror@plt+0xc238>
  40ec84:	mov	w0, #0xffffffff            	// #-1
  40ec88:	ldp	x20, x19, [sp, #32]
  40ec8c:	ldr	x21, [sp, #16]
  40ec90:	ldp	x29, x30, [sp], #48
  40ec94:	ret
  40ec98:	stp	x29, x30, [sp, #-64]!
  40ec9c:	stp	x22, x21, [sp, #32]
  40eca0:	stp	x20, x19, [sp, #48]
  40eca4:	mov	w21, w2
  40eca8:	mov	w20, w0
  40ecac:	cmp	w0, #0xff
  40ecb0:	mov	x19, x1
  40ecb4:	str	x23, [sp, #16]
  40ecb8:	mov	x29, sp
  40ecbc:	b.hi	40ecfc <ferror@plt+0xc2ac>  // b.pmore
  40ecc0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40ecc4:	ldr	x8, [x8, #4008]
  40ecc8:	ldr	w8, [x8]
  40eccc:	cbnz	w8, 40ecfc <ferror@plt+0xc2ac>
  40ecd0:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ecd4:	add	x22, x22, #0x558
  40ecd8:	ldr	x8, [x22, w20, sxtw #3]
  40ecdc:	sxtw	x23, w20
  40ece0:	cbnz	x8, 40ecf4 <ferror@plt+0xc2a4>
  40ece4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ece8:	ldrb	w8, [x8, #1440]
  40ecec:	tbnz	w8, #0, 40ecf4 <ferror@plt+0xc2a4>
  40ecf0:	bl	40ed2c <ferror@plt+0xc2dc>
  40ecf4:	ldr	x0, [x22, x23, lsl #3]
  40ecf8:	cbnz	x0, 40ed18 <ferror@plt+0xc2c8>
  40ecfc:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40ed00:	sxtw	x1, w21
  40ed04:	add	x2, x2, #0x5ea
  40ed08:	mov	x0, x19
  40ed0c:	mov	w3, w20
  40ed10:	bl	4024c0 <snprintf@plt>
  40ed14:	mov	x0, x19
  40ed18:	ldp	x20, x19, [sp, #48]
  40ed1c:	ldp	x22, x21, [sp, #32]
  40ed20:	ldr	x23, [sp, #16]
  40ed24:	ldp	x29, x30, [sp], #64
  40ed28:	ret
  40ed2c:	stp	x29, x30, [sp, #-80]!
  40ed30:	str	x28, [sp, #16]
  40ed34:	stp	x24, x23, [sp, #32]
  40ed38:	stp	x22, x21, [sp, #48]
  40ed3c:	stp	x20, x19, [sp, #64]
  40ed40:	mov	x29, sp
  40ed44:	sub	sp, sp, #0x1, lsl #12
  40ed48:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40ed4c:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ed50:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ed54:	mov	w9, #0x1                   	// #1
  40ed58:	add	x0, x0, #0x148
  40ed5c:	add	x1, x1, #0x558
  40ed60:	strb	w9, [x8, #1440]
  40ed64:	bl	40fb14 <ferror@plt+0xd0c4>
  40ed68:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40ed6c:	add	x0, x0, #0x160
  40ed70:	bl	402470 <opendir@plt>
  40ed74:	cbz	x0, 40ee14 <ferror@plt+0xc3c4>
  40ed78:	mov	x19, x0
  40ed7c:	bl	4027c0 <readdir64@plt>
  40ed80:	cbz	x0, 40ee0c <ferror@plt+0xc3bc>
  40ed84:	adrp	x20, 419000 <ferror@plt+0x165b0>
  40ed88:	adrp	x21, 419000 <ferror@plt+0x165b0>
  40ed8c:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ed90:	mov	x23, x0
  40ed94:	add	x20, x20, #0x17a
  40ed98:	add	x21, x21, #0x180
  40ed9c:	add	x22, x22, #0x558
  40eda0:	b	40edb4 <ferror@plt+0xc364>
  40eda4:	mov	x0, x19
  40eda8:	bl	4027c0 <readdir64@plt>
  40edac:	mov	x23, x0
  40edb0:	cbz	x0, 40ee0c <ferror@plt+0xc3bc>
  40edb4:	mov	x24, x23
  40edb8:	ldrb	w8, [x24, #19]!
  40edbc:	cmp	w8, #0x2e
  40edc0:	b.eq	40eda4 <ferror@plt+0xc354>  // b.none
  40edc4:	mov	x0, x24
  40edc8:	bl	402360 <strlen@plt>
  40edcc:	cmp	x0, #0x6
  40edd0:	b.cc	40eda4 <ferror@plt+0xc354>  // b.lo, b.ul, b.last
  40edd4:	add	x8, x23, x0
  40edd8:	add	x0, x8, #0xe
  40eddc:	mov	x1, x20
  40ede0:	bl	402720 <strcmp@plt>
  40ede4:	cbnz	w0, 40eda4 <ferror@plt+0xc354>
  40ede8:	mov	x0, sp
  40edec:	mov	w1, #0x1000                	// #4096
  40edf0:	mov	x2, x21
  40edf4:	mov	x3, x24
  40edf8:	bl	4024c0 <snprintf@plt>
  40edfc:	mov	x0, sp
  40ee00:	mov	x1, x22
  40ee04:	bl	40fb14 <ferror@plt+0xd0c4>
  40ee08:	b	40eda4 <ferror@plt+0xc354>
  40ee0c:	mov	x0, x19
  40ee10:	bl	402650 <closedir@plt>
  40ee14:	add	sp, sp, #0x1, lsl #12
  40ee18:	ldp	x20, x19, [sp, #64]
  40ee1c:	ldp	x22, x21, [sp, #48]
  40ee20:	ldp	x24, x23, [sp, #32]
  40ee24:	ldr	x28, [sp, #16]
  40ee28:	ldp	x29, x30, [sp], #80
  40ee2c:	ret
  40ee30:	sub	sp, sp, #0x50
  40ee34:	stp	x22, x21, [sp, #48]
  40ee38:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ee3c:	ldr	x8, [x22, #1448]
  40ee40:	stp	x20, x19, [sp, #64]
  40ee44:	mov	x20, x1
  40ee48:	mov	x19, x0
  40ee4c:	stp	x29, x30, [sp, #16]
  40ee50:	stp	x24, x23, [sp, #32]
  40ee54:	add	x29, sp, #0x10
  40ee58:	cbz	x8, 40ee6c <ferror@plt+0xc41c>
  40ee5c:	mov	x0, x8
  40ee60:	mov	x1, x20
  40ee64:	bl	402720 <strcmp@plt>
  40ee68:	cbz	w0, 40ef10 <ferror@plt+0xc4c0>
  40ee6c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ee70:	ldrb	w8, [x8, #1440]
  40ee74:	tbnz	w8, #0, 40ee7c <ferror@plt+0xc42c>
  40ee78:	bl	40ed2c <ferror@plt+0xc2dc>
  40ee7c:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40ee80:	mov	x23, xzr
  40ee84:	add	x24, x24, #0x558
  40ee88:	b	40ee98 <ferror@plt+0xc448>
  40ee8c:	add	x23, x23, #0x1
  40ee90:	cmp	x23, #0x100
  40ee94:	b.eq	40eec4 <ferror@plt+0xc474>  // b.none
  40ee98:	ldr	x21, [x24, x23, lsl #3]
  40ee9c:	cbz	x21, 40ee8c <ferror@plt+0xc43c>
  40eea0:	mov	x0, x21
  40eea4:	mov	x1, x20
  40eea8:	bl	402720 <strcmp@plt>
  40eeac:	cbnz	w0, 40ee8c <ferror@plt+0xc43c>
  40eeb0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40eeb4:	str	x21, [x22, #1448]
  40eeb8:	str	x23, [x8, #1456]
  40eebc:	str	w23, [x19]
  40eec0:	b	40ef1c <ferror@plt+0xc4cc>
  40eec4:	add	x1, sp, #0x8
  40eec8:	mov	x0, x20
  40eecc:	mov	w2, wzr
  40eed0:	bl	402350 <strtoul@plt>
  40eed4:	ldr	x9, [sp, #8]
  40eed8:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x3218>
  40eedc:	mov	x8, x0
  40eee0:	str	x0, [x10, #1456]
  40eee4:	mov	w0, #0xffffffff            	// #-1
  40eee8:	cbz	x9, 40ef1c <ferror@plt+0xc4cc>
  40eeec:	cmp	x9, x20
  40eef0:	b.eq	40ef1c <ferror@plt+0xc4cc>  // b.none
  40eef4:	cmp	x8, #0xff
  40eef8:	mov	w0, #0xffffffff            	// #-1
  40eefc:	b.hi	40ef1c <ferror@plt+0xc4cc>  // b.pmore
  40ef00:	ldrb	w9, [x9]
  40ef04:	cbnz	w9, 40ef1c <ferror@plt+0xc4cc>
  40ef08:	mov	w0, wzr
  40ef0c:	b	40ef18 <ferror@plt+0xc4c8>
  40ef10:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ef14:	ldr	x8, [x8, #1456]
  40ef18:	str	w8, [x19]
  40ef1c:	ldp	x20, x19, [sp, #64]
  40ef20:	ldp	x22, x21, [sp, #48]
  40ef24:	ldp	x24, x23, [sp, #32]
  40ef28:	ldp	x29, x30, [sp, #16]
  40ef2c:	add	sp, sp, #0x50
  40ef30:	ret
  40ef34:	stp	x29, x30, [sp, #-64]!
  40ef38:	stp	x22, x21, [sp, #32]
  40ef3c:	stp	x20, x19, [sp, #48]
  40ef40:	mov	w21, w2
  40ef44:	mov	w20, w0
  40ef48:	cmp	w0, #0xff
  40ef4c:	mov	x19, x1
  40ef50:	str	x23, [sp, #16]
  40ef54:	mov	x29, sp
  40ef58:	b.hi	40ef98 <ferror@plt+0xc548>  // b.pmore
  40ef5c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40ef60:	ldr	x8, [x8, #4008]
  40ef64:	ldr	w8, [x8]
  40ef68:	cbnz	w8, 40ef98 <ferror@plt+0xc548>
  40ef6c:	adrp	x22, 42b000 <memcpy@GLIBC_2.17>
  40ef70:	add	x22, x22, #0x558
  40ef74:	ldr	x8, [x22, w20, sxtw #3]
  40ef78:	sxtw	x23, w20
  40ef7c:	cbnz	x8, 40ef90 <ferror@plt+0xc540>
  40ef80:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ef84:	ldrb	w8, [x8, #1464]
  40ef88:	tbnz	w8, #0, 40ef90 <ferror@plt+0xc540>
  40ef8c:	bl	40efc8 <ferror@plt+0xc578>
  40ef90:	ldr	x0, [x22, x23, lsl #3]
  40ef94:	cbnz	x0, 40efb4 <ferror@plt+0xc564>
  40ef98:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40ef9c:	sxtw	x1, w21
  40efa0:	add	x2, x2, #0xb89
  40efa4:	mov	x0, x19
  40efa8:	mov	w3, w20
  40efac:	bl	4024c0 <snprintf@plt>
  40efb0:	mov	x0, x19
  40efb4:	ldp	x20, x19, [sp, #48]
  40efb8:	ldp	x22, x21, [sp, #32]
  40efbc:	ldr	x23, [sp, #16]
  40efc0:	ldp	x29, x30, [sp], #64
  40efc4:	ret
  40efc8:	stp	x29, x30, [sp, #-16]!
  40efcc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40efd0:	adrp	x1, 42b000 <memcpy@GLIBC_2.17>
  40efd4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40efd8:	mov	w9, #0x1                   	// #1
  40efdc:	add	x0, x0, #0x1f8
  40efe0:	add	x1, x1, #0x558
  40efe4:	mov	x29, sp
  40efe8:	strb	w9, [x8, #1464]
  40efec:	bl	40fb14 <ferror@plt+0xd0c4>
  40eff0:	ldp	x29, x30, [sp], #16
  40eff4:	ret
  40eff8:	sub	sp, sp, #0x50
  40effc:	stp	x22, x21, [sp, #48]
  40f000:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f004:	ldr	x8, [x22, #1472]
  40f008:	stp	x20, x19, [sp, #64]
  40f00c:	mov	x20, x1
  40f010:	mov	x19, x0
  40f014:	stp	x29, x30, [sp, #16]
  40f018:	stp	x24, x23, [sp, #32]
  40f01c:	add	x29, sp, #0x10
  40f020:	cbz	x8, 40f034 <ferror@plt+0xc5e4>
  40f024:	mov	x0, x8
  40f028:	mov	x1, x20
  40f02c:	bl	402720 <strcmp@plt>
  40f030:	cbz	w0, 40f0d8 <ferror@plt+0xc688>
  40f034:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f038:	ldrb	w8, [x8, #1464]
  40f03c:	tbnz	w8, #0, 40f044 <ferror@plt+0xc5f4>
  40f040:	bl	40efc8 <ferror@plt+0xc578>
  40f044:	adrp	x24, 42b000 <memcpy@GLIBC_2.17>
  40f048:	mov	x23, xzr
  40f04c:	add	x24, x24, #0x558
  40f050:	b	40f060 <ferror@plt+0xc610>
  40f054:	add	x23, x23, #0x1
  40f058:	cmp	x23, #0x100
  40f05c:	b.eq	40f08c <ferror@plt+0xc63c>  // b.none
  40f060:	ldr	x21, [x24, x23, lsl #3]
  40f064:	cbz	x21, 40f054 <ferror@plt+0xc604>
  40f068:	mov	x0, x21
  40f06c:	mov	x1, x20
  40f070:	bl	402720 <strcmp@plt>
  40f074:	cbnz	w0, 40f054 <ferror@plt+0xc604>
  40f078:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f07c:	str	x21, [x22, #1472]
  40f080:	str	x23, [x8, #1480]
  40f084:	str	w23, [x19]
  40f088:	b	40f0e4 <ferror@plt+0xc694>
  40f08c:	add	x1, sp, #0x8
  40f090:	mov	x0, x20
  40f094:	mov	w2, wzr
  40f098:	bl	402350 <strtoul@plt>
  40f09c:	ldr	x9, [sp, #8]
  40f0a0:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f0a4:	mov	x8, x0
  40f0a8:	str	x0, [x10, #1480]
  40f0ac:	mov	w0, #0xffffffff            	// #-1
  40f0b0:	cbz	x9, 40f0e4 <ferror@plt+0xc694>
  40f0b4:	cmp	x9, x20
  40f0b8:	b.eq	40f0e4 <ferror@plt+0xc694>  // b.none
  40f0bc:	cmp	x8, #0xff
  40f0c0:	mov	w0, #0xffffffff            	// #-1
  40f0c4:	b.hi	40f0e4 <ferror@plt+0xc694>  // b.pmore
  40f0c8:	ldrb	w9, [x9]
  40f0cc:	cbnz	w9, 40f0e4 <ferror@plt+0xc694>
  40f0d0:	mov	w0, wzr
  40f0d4:	b	40f0e0 <ferror@plt+0xc690>
  40f0d8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f0dc:	ldr	x8, [x8, #1480]
  40f0e0:	str	w8, [x19]
  40f0e4:	ldp	x20, x19, [sp, #64]
  40f0e8:	ldp	x22, x21, [sp, #48]
  40f0ec:	ldp	x24, x23, [sp, #32]
  40f0f0:	ldp	x29, x30, [sp, #16]
  40f0f4:	add	sp, sp, #0x50
  40f0f8:	ret
  40f0fc:	stp	x29, x30, [sp, #-64]!
  40f100:	stp	x22, x21, [sp, #32]
  40f104:	stp	x20, x19, [sp, #48]
  40f108:	mov	w21, w2
  40f10c:	mov	w20, w0
  40f110:	cmp	w0, #0xff
  40f114:	mov	x19, x1
  40f118:	str	x23, [sp, #16]
  40f11c:	mov	x29, sp
  40f120:	b.hi	40f160 <ferror@plt+0xc710>  // b.pmore
  40f124:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40f128:	ldr	x8, [x8, #4008]
  40f12c:	ldr	w8, [x8]
  40f130:	cbnz	w8, 40f160 <ferror@plt+0xc710>
  40f134:	adrp	x22, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40f138:	add	x22, x22, #0xd58
  40f13c:	ldr	x8, [x22, w20, sxtw #3]
  40f140:	sxtw	x23, w20
  40f144:	cbnz	x8, 40f158 <ferror@plt+0xc708>
  40f148:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f14c:	ldrb	w8, [x8, #1488]
  40f150:	tbnz	w8, #0, 40f158 <ferror@plt+0xc708>
  40f154:	bl	40f190 <ferror@plt+0xc740>
  40f158:	ldr	x0, [x22, x23, lsl #3]
  40f15c:	cbnz	x0, 40f17c <ferror@plt+0xc72c>
  40f160:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f164:	sxtw	x1, w21
  40f168:	add	x2, x2, #0xb89
  40f16c:	mov	x0, x19
  40f170:	mov	w3, w20
  40f174:	bl	4024c0 <snprintf@plt>
  40f178:	mov	x0, x19
  40f17c:	ldp	x20, x19, [sp, #48]
  40f180:	ldp	x22, x21, [sp, #32]
  40f184:	ldr	x23, [sp, #16]
  40f188:	ldp	x29, x30, [sp], #64
  40f18c:	ret
  40f190:	stp	x29, x30, [sp, #-16]!
  40f194:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f198:	adrp	x1, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40f19c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f1a0:	mov	w9, #0x1                   	// #1
  40f1a4:	add	x0, x0, #0x210
  40f1a8:	add	x1, x1, #0xd58
  40f1ac:	mov	x29, sp
  40f1b0:	strb	w9, [x8, #1488]
  40f1b4:	bl	40fb14 <ferror@plt+0xd0c4>
  40f1b8:	ldp	x29, x30, [sp], #16
  40f1bc:	ret
  40f1c0:	sub	sp, sp, #0x50
  40f1c4:	stp	x22, x21, [sp, #48]
  40f1c8:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f1cc:	ldr	x8, [x22, #1496]
  40f1d0:	stp	x20, x19, [sp, #64]
  40f1d4:	mov	x20, x1
  40f1d8:	mov	x19, x0
  40f1dc:	stp	x29, x30, [sp, #16]
  40f1e0:	stp	x24, x23, [sp, #32]
  40f1e4:	add	x29, sp, #0x10
  40f1e8:	cbz	x8, 40f1fc <ferror@plt+0xc7ac>
  40f1ec:	mov	x0, x8
  40f1f0:	mov	x1, x20
  40f1f4:	bl	402720 <strcmp@plt>
  40f1f8:	cbz	w0, 40f2a0 <ferror@plt+0xc850>
  40f1fc:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f200:	ldrb	w8, [x8, #1488]
  40f204:	tbnz	w8, #0, 40f20c <ferror@plt+0xc7bc>
  40f208:	bl	40f190 <ferror@plt+0xc740>
  40f20c:	adrp	x24, 42c000 <in6addr_any@@GLIBC_2.17+0x1628>
  40f210:	mov	x23, xzr
  40f214:	add	x24, x24, #0xd58
  40f218:	b	40f228 <ferror@plt+0xc7d8>
  40f21c:	add	x23, x23, #0x1
  40f220:	cmp	x23, #0x100
  40f224:	b.eq	40f254 <ferror@plt+0xc804>  // b.none
  40f228:	ldr	x21, [x24, x23, lsl #3]
  40f22c:	cbz	x21, 40f21c <ferror@plt+0xc7cc>
  40f230:	mov	x0, x21
  40f234:	mov	x1, x20
  40f238:	bl	402720 <strcmp@plt>
  40f23c:	cbnz	w0, 40f21c <ferror@plt+0xc7cc>
  40f240:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f244:	str	x21, [x22, #1496]
  40f248:	str	x23, [x8, #1504]
  40f24c:	str	w23, [x19]
  40f250:	b	40f2ac <ferror@plt+0xc85c>
  40f254:	add	x1, sp, #0x8
  40f258:	mov	x0, x20
  40f25c:	mov	w2, wzr
  40f260:	bl	402350 <strtoul@plt>
  40f264:	ldr	x9, [sp, #8]
  40f268:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f26c:	mov	x8, x0
  40f270:	str	x0, [x10, #1504]
  40f274:	mov	w0, #0xffffffff            	// #-1
  40f278:	cbz	x9, 40f2ac <ferror@plt+0xc85c>
  40f27c:	cmp	x9, x20
  40f280:	b.eq	40f2ac <ferror@plt+0xc85c>  // b.none
  40f284:	cmp	x8, #0xff
  40f288:	mov	w0, #0xffffffff            	// #-1
  40f28c:	b.hi	40f2ac <ferror@plt+0xc85c>  // b.pmore
  40f290:	ldrb	w9, [x9]
  40f294:	cbnz	w9, 40f2ac <ferror@plt+0xc85c>
  40f298:	mov	w0, wzr
  40f29c:	b	40f2a8 <ferror@plt+0xc858>
  40f2a0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f2a4:	ldr	x8, [x8, #1504]
  40f2a8:	str	w8, [x19]
  40f2ac:	ldp	x20, x19, [sp, #64]
  40f2b0:	ldp	x22, x21, [sp, #48]
  40f2b4:	ldp	x24, x23, [sp, #32]
  40f2b8:	ldp	x29, x30, [sp, #16]
  40f2bc:	add	sp, sp, #0x50
  40f2c0:	ret
  40f2c4:	stp	x29, x30, [sp, #-48]!
  40f2c8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f2cc:	ldrb	w8, [x8, #1512]
  40f2d0:	str	x21, [sp, #16]
  40f2d4:	stp	x20, x19, [sp, #32]
  40f2d8:	mov	w21, w2
  40f2dc:	mov	x19, x1
  40f2e0:	mov	w20, w0
  40f2e4:	mov	x29, sp
  40f2e8:	tbnz	w8, #0, 40f2f0 <ferror@plt+0xc8a0>
  40f2ec:	bl	40f368 <ferror@plt+0xc918>
  40f2f0:	adrp	x9, 42b000 <memcpy@GLIBC_2.17>
  40f2f4:	and	w8, w20, #0xff
  40f2f8:	add	x9, x9, #0xd58
  40f2fc:	ldr	x8, [x9, w8, uxtw #3]
  40f300:	cmp	x8, #0x0
  40f304:	cset	w9, ne  // ne = any
  40f308:	cbz	x8, 40f320 <ferror@plt+0xc8d0>
  40f30c:	ldr	w10, [x8, #16]
  40f310:	cmp	w10, w20
  40f314:	b.eq	40f320 <ferror@plt+0xc8d0>  // b.none
  40f318:	ldr	x8, [x8]
  40f31c:	b	40f300 <ferror@plt+0xc8b0>
  40f320:	cbz	w9, 40f33c <ferror@plt+0xc8ec>
  40f324:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  40f328:	ldr	x9, [x9, #4008]
  40f32c:	ldr	w9, [x9]
  40f330:	cbnz	w9, 40f33c <ferror@plt+0xc8ec>
  40f334:	ldr	x19, [x8, #8]
  40f338:	b	40f354 <ferror@plt+0xc904>
  40f33c:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40f340:	sxtw	x1, w21
  40f344:	add	x2, x2, #0x5ea
  40f348:	mov	x0, x19
  40f34c:	mov	w3, w20
  40f350:	bl	4024c0 <snprintf@plt>
  40f354:	mov	x0, x19
  40f358:	ldp	x20, x19, [sp, #32]
  40f35c:	ldr	x21, [sp, #16]
  40f360:	ldp	x29, x30, [sp], #48
  40f364:	ret
  40f368:	stp	x29, x30, [sp, #-80]!
  40f36c:	str	x28, [sp, #16]
  40f370:	stp	x24, x23, [sp, #32]
  40f374:	stp	x22, x21, [sp, #48]
  40f378:	stp	x20, x19, [sp, #64]
  40f37c:	mov	x29, sp
  40f380:	sub	sp, sp, #0x1, lsl #12
  40f384:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f388:	mov	w10, #0x1                   	// #1
  40f38c:	strb	w10, [x9, #1512]
  40f390:	adrp	x9, 42b000 <memcpy@GLIBC_2.17>
  40f394:	mov	x8, xzr
  40f398:	add	x9, x9, #0xd58
  40f39c:	b	40f3ac <ferror@plt+0xc95c>
  40f3a0:	add	x8, x8, #0x1
  40f3a4:	cmp	x8, #0x100
  40f3a8:	b.eq	40f3bc <ferror@plt+0xc96c>  // b.none
  40f3ac:	ldr	x10, [x9, x8, lsl #3]
  40f3b0:	cbz	x10, 40f3a0 <ferror@plt+0xc950>
  40f3b4:	str	w8, [x10, #16]
  40f3b8:	b	40f3a0 <ferror@plt+0xc950>
  40f3bc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f3c0:	adrp	x1, 42b000 <memcpy@GLIBC_2.17>
  40f3c4:	add	x0, x0, #0x228
  40f3c8:	add	x1, x1, #0xd58
  40f3cc:	bl	40fd64 <ferror@plt+0xd314>
  40f3d0:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f3d4:	add	x0, x0, #0x240
  40f3d8:	bl	402470 <opendir@plt>
  40f3dc:	cbz	x0, 40f47c <ferror@plt+0xca2c>
  40f3e0:	mov	x19, x0
  40f3e4:	bl	4027c0 <readdir64@plt>
  40f3e8:	cbz	x0, 40f474 <ferror@plt+0xca24>
  40f3ec:	adrp	x20, 419000 <ferror@plt+0x165b0>
  40f3f0:	adrp	x21, 419000 <ferror@plt+0x165b0>
  40f3f4:	adrp	x22, 42b000 <memcpy@GLIBC_2.17>
  40f3f8:	mov	x23, x0
  40f3fc:	add	x20, x20, #0x17a
  40f400:	add	x21, x21, #0x25a
  40f404:	add	x22, x22, #0xd58
  40f408:	b	40f41c <ferror@plt+0xc9cc>
  40f40c:	mov	x0, x19
  40f410:	bl	4027c0 <readdir64@plt>
  40f414:	mov	x23, x0
  40f418:	cbz	x0, 40f474 <ferror@plt+0xca24>
  40f41c:	mov	x24, x23
  40f420:	ldrb	w8, [x24, #19]!
  40f424:	cmp	w8, #0x2e
  40f428:	b.eq	40f40c <ferror@plt+0xc9bc>  // b.none
  40f42c:	mov	x0, x24
  40f430:	bl	402360 <strlen@plt>
  40f434:	cmp	x0, #0x6
  40f438:	b.cc	40f40c <ferror@plt+0xc9bc>  // b.lo, b.ul, b.last
  40f43c:	add	x8, x23, x0
  40f440:	add	x0, x8, #0xe
  40f444:	mov	x1, x20
  40f448:	bl	402720 <strcmp@plt>
  40f44c:	cbnz	w0, 40f40c <ferror@plt+0xc9bc>
  40f450:	mov	x0, sp
  40f454:	mov	w1, #0x1000                	// #4096
  40f458:	mov	x2, x21
  40f45c:	mov	x3, x24
  40f460:	bl	4024c0 <snprintf@plt>
  40f464:	mov	x0, sp
  40f468:	mov	x1, x22
  40f46c:	bl	40fd64 <ferror@plt+0xd314>
  40f470:	b	40f40c <ferror@plt+0xc9bc>
  40f474:	mov	x0, x19
  40f478:	bl	402650 <closedir@plt>
  40f47c:	add	sp, sp, #0x1, lsl #12
  40f480:	ldp	x20, x19, [sp, #64]
  40f484:	ldp	x22, x21, [sp, #48]
  40f488:	ldp	x24, x23, [sp, #32]
  40f48c:	ldr	x28, [sp, #16]
  40f490:	ldp	x29, x30, [sp], #80
  40f494:	ret
  40f498:	sub	sp, sp, #0x50
  40f49c:	stp	x22, x21, [sp, #48]
  40f4a0:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f4a4:	ldr	x8, [x21, #1520]
  40f4a8:	stp	x20, x19, [sp, #64]
  40f4ac:	mov	x20, x1
  40f4b0:	mov	x19, x0
  40f4b4:	stp	x29, x30, [sp, #16]
  40f4b8:	stp	x24, x23, [sp, #32]
  40f4bc:	add	x29, sp, #0x10
  40f4c0:	cbz	x8, 40f4d4 <ferror@plt+0xca84>
  40f4c4:	mov	x0, x8
  40f4c8:	mov	x1, x20
  40f4cc:	bl	402720 <strcmp@plt>
  40f4d0:	cbz	w0, 40f53c <ferror@plt+0xcaec>
  40f4d4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f4d8:	ldrb	w8, [x8, #1512]
  40f4dc:	tbnz	w8, #0, 40f4e4 <ferror@plt+0xca94>
  40f4e0:	bl	40f368 <ferror@plt+0xc918>
  40f4e4:	adrp	x23, 42b000 <memcpy@GLIBC_2.17>
  40f4e8:	mov	x22, xzr
  40f4ec:	add	x23, x23, #0xd58
  40f4f0:	b	40f500 <ferror@plt+0xcab0>
  40f4f4:	add	x22, x22, #0x1
  40f4f8:	cmp	x22, #0x100
  40f4fc:	b.eq	40f560 <ferror@plt+0xcb10>  // b.none
  40f500:	ldr	x24, [x23, x22, lsl #3]
  40f504:	cbz	x24, 40f4f4 <ferror@plt+0xcaa4>
  40f508:	ldr	x0, [x24, #8]
  40f50c:	mov	x1, x20
  40f510:	bl	402720 <strcmp@plt>
  40f514:	cbz	w0, 40f524 <ferror@plt+0xcad4>
  40f518:	ldr	x24, [x24]
  40f51c:	cbnz	x24, 40f508 <ferror@plt+0xcab8>
  40f520:	b	40f4f4 <ferror@plt+0xcaa4>
  40f524:	ldr	x8, [x24, #8]
  40f528:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f52c:	str	x8, [x21, #1520]
  40f530:	ldr	w8, [x24, #16]
  40f534:	str	x8, [x9, #1528]
  40f538:	b	40f544 <ferror@plt+0xcaf4>
  40f53c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f540:	ldr	x8, [x8, #1528]
  40f544:	str	w8, [x19]
  40f548:	ldp	x20, x19, [sp, #64]
  40f54c:	ldp	x22, x21, [sp, #48]
  40f550:	ldp	x24, x23, [sp, #32]
  40f554:	ldp	x29, x30, [sp, #16]
  40f558:	add	sp, sp, #0x50
  40f55c:	ret
  40f560:	add	x1, sp, #0x8
  40f564:	mov	x0, x20
  40f568:	mov	w2, wzr
  40f56c:	bl	402350 <strtoul@plt>
  40f570:	ldr	x9, [sp, #8]
  40f574:	mov	x8, x0
  40f578:	mov	w0, #0xffffffff            	// #-1
  40f57c:	cbz	x9, 40f548 <ferror@plt+0xcaf8>
  40f580:	cmp	x9, x20
  40f584:	b.eq	40f548 <ferror@plt+0xcaf8>  // b.none
  40f588:	lsr	x10, x8, #32
  40f58c:	mov	w0, #0xffffffff            	// #-1
  40f590:	cbnz	x10, 40f548 <ferror@plt+0xcaf8>
  40f594:	ldrb	w9, [x9]
  40f598:	cbnz	w9, 40f548 <ferror@plt+0xcaf8>
  40f59c:	mov	w0, wzr
  40f5a0:	b	40f544 <ferror@plt+0xcaf4>
  40f5a4:	stp	x29, x30, [sp, #-48]!
  40f5a8:	stp	x22, x21, [sp, #16]
  40f5ac:	stp	x20, x19, [sp, #32]
  40f5b0:	mov	w21, w2
  40f5b4:	mov	w20, w0
  40f5b8:	cmp	w0, #0xff
  40f5bc:	mov	x19, x1
  40f5c0:	mov	x29, sp
  40f5c4:	b.ls	40f5d4 <ferror@plt+0xcb84>  // b.plast
  40f5c8:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f5cc:	add	x2, x2, #0xb89
  40f5d0:	b	40f618 <ferror@plt+0xcbc8>
  40f5d4:	adrp	x22, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f5d8:	add	x22, x22, #0x5a0
  40f5dc:	ldr	x8, [x22, w20, sxtw #3]
  40f5e0:	cbnz	x8, 40f5f4 <ferror@plt+0xcba4>
  40f5e4:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f5e8:	ldrb	w8, [x8, #1536]
  40f5ec:	tbnz	w8, #0, 40f5f4 <ferror@plt+0xcba4>
  40f5f0:	bl	40f63c <ferror@plt+0xcbec>
  40f5f4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40f5f8:	ldr	x8, [x8, #4008]
  40f5fc:	ldr	w8, [x8]
  40f600:	cbnz	w8, 40f610 <ferror@plt+0xcbc0>
  40f604:	sxtw	x8, w20
  40f608:	ldr	x0, [x22, x8, lsl #3]
  40f60c:	cbnz	x0, 40f62c <ferror@plt+0xcbdc>
  40f610:	adrp	x2, 419000 <ferror@plt+0x165b0>
  40f614:	add	x2, x2, #0xdb
  40f618:	sxtw	x1, w21
  40f61c:	mov	x0, x19
  40f620:	mov	w3, w20
  40f624:	bl	4024c0 <snprintf@plt>
  40f628:	mov	x0, x19
  40f62c:	ldp	x20, x19, [sp, #32]
  40f630:	ldp	x22, x21, [sp, #16]
  40f634:	ldp	x29, x30, [sp], #48
  40f638:	ret
  40f63c:	stp	x29, x30, [sp, #-16]!
  40f640:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f644:	adrp	x1, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f648:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f64c:	mov	w9, #0x1                   	// #1
  40f650:	add	x0, x0, #0x282
  40f654:	add	x1, x1, #0x5a0
  40f658:	mov	x29, sp
  40f65c:	strb	w9, [x8, #1536]
  40f660:	bl	40fb14 <ferror@plt+0xd0c4>
  40f664:	ldp	x29, x30, [sp], #16
  40f668:	ret
  40f66c:	sub	sp, sp, #0x50
  40f670:	stp	x22, x21, [sp, #48]
  40f674:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f678:	ldr	x8, [x22, #1544]
  40f67c:	stp	x20, x19, [sp, #64]
  40f680:	mov	x20, x1
  40f684:	mov	x19, x0
  40f688:	stp	x29, x30, [sp, #16]
  40f68c:	stp	x24, x23, [sp, #32]
  40f690:	add	x29, sp, #0x10
  40f694:	cbz	x8, 40f6a8 <ferror@plt+0xcc58>
  40f698:	mov	x0, x8
  40f69c:	mov	x1, x20
  40f6a0:	bl	402720 <strcmp@plt>
  40f6a4:	cbz	w0, 40f74c <ferror@plt+0xccfc>
  40f6a8:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f6ac:	ldrb	w8, [x8, #1536]
  40f6b0:	tbnz	w8, #0, 40f6b8 <ferror@plt+0xcc68>
  40f6b4:	bl	40f63c <ferror@plt+0xcbec>
  40f6b8:	adrp	x24, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f6bc:	mov	x23, xzr
  40f6c0:	add	x24, x24, #0x5a0
  40f6c4:	b	40f6d4 <ferror@plt+0xcc84>
  40f6c8:	add	x23, x23, #0x1
  40f6cc:	cmp	x23, #0x100
  40f6d0:	b.eq	40f700 <ferror@plt+0xccb0>  // b.none
  40f6d4:	ldr	x21, [x24, x23, lsl #3]
  40f6d8:	cbz	x21, 40f6c8 <ferror@plt+0xcc78>
  40f6dc:	mov	x0, x21
  40f6e0:	mov	x1, x20
  40f6e4:	bl	402720 <strcmp@plt>
  40f6e8:	cbnz	w0, 40f6c8 <ferror@plt+0xcc78>
  40f6ec:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f6f0:	str	x21, [x22, #1544]
  40f6f4:	str	x23, [x8, #1552]
  40f6f8:	str	w23, [x19]
  40f6fc:	b	40f758 <ferror@plt+0xcd08>
  40f700:	add	x1, sp, #0x8
  40f704:	mov	w2, #0x10                  	// #16
  40f708:	mov	x0, x20
  40f70c:	bl	402350 <strtoul@plt>
  40f710:	ldr	x9, [sp, #8]
  40f714:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f718:	mov	x8, x0
  40f71c:	str	x0, [x10, #1552]
  40f720:	mov	w0, #0xffffffff            	// #-1
  40f724:	cbz	x9, 40f758 <ferror@plt+0xcd08>
  40f728:	cmp	x9, x20
  40f72c:	b.eq	40f758 <ferror@plt+0xcd08>  // b.none
  40f730:	cmp	x8, #0xff
  40f734:	mov	w0, #0xffffffff            	// #-1
  40f738:	b.hi	40f758 <ferror@plt+0xcd08>  // b.pmore
  40f73c:	ldrb	w9, [x9]
  40f740:	cbnz	w9, 40f758 <ferror@plt+0xcd08>
  40f744:	mov	w0, wzr
  40f748:	b	40f754 <ferror@plt+0xcd04>
  40f74c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f750:	ldr	x8, [x8, #1552]
  40f754:	str	w8, [x19]
  40f758:	ldp	x20, x19, [sp, #64]
  40f75c:	ldp	x22, x21, [sp, #48]
  40f760:	ldp	x24, x23, [sp, #32]
  40f764:	ldp	x29, x30, [sp, #16]
  40f768:	add	sp, sp, #0x50
  40f76c:	ret
  40f770:	sub	sp, sp, #0x50
  40f774:	stp	x22, x21, [sp, #48]
  40f778:	adrp	x21, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f77c:	ldr	x8, [x21, #1560]
  40f780:	stp	x20, x19, [sp, #64]
  40f784:	mov	x20, x1
  40f788:	mov	x19, x0
  40f78c:	stp	x29, x30, [sp, #16]
  40f790:	stp	x24, x23, [sp, #32]
  40f794:	add	x29, sp, #0x10
  40f798:	cbz	x8, 40f7ac <ferror@plt+0xcd5c>
  40f79c:	mov	x0, x8
  40f7a0:	mov	x1, x20
  40f7a4:	bl	402720 <strcmp@plt>
  40f7a8:	cbz	w0, 40f814 <ferror@plt+0xcdc4>
  40f7ac:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f7b0:	ldrb	w8, [x8, #1576]
  40f7b4:	tbnz	w8, #0, 40f7bc <ferror@plt+0xcd6c>
  40f7b8:	bl	40f878 <ferror@plt+0xce28>
  40f7bc:	adrp	x23, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f7c0:	mov	x22, xzr
  40f7c4:	add	x23, x23, #0xdb8
  40f7c8:	b	40f7d8 <ferror@plt+0xcd88>
  40f7cc:	add	x22, x22, #0x1
  40f7d0:	cmp	x22, #0x100
  40f7d4:	b.eq	40f838 <ferror@plt+0xcde8>  // b.none
  40f7d8:	ldr	x24, [x23, x22, lsl #3]
  40f7dc:	cbz	x24, 40f7cc <ferror@plt+0xcd7c>
  40f7e0:	ldr	x0, [x24, #8]
  40f7e4:	mov	x1, x20
  40f7e8:	bl	402720 <strcmp@plt>
  40f7ec:	cbz	w0, 40f7fc <ferror@plt+0xcdac>
  40f7f0:	ldr	x24, [x24]
  40f7f4:	cbnz	x24, 40f7e0 <ferror@plt+0xcd90>
  40f7f8:	b	40f7cc <ferror@plt+0xcd7c>
  40f7fc:	ldr	x8, [x24, #8]
  40f800:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f804:	str	x8, [x21, #1560]
  40f808:	ldr	w8, [x24, #16]
  40f80c:	str	x8, [x9, #1568]
  40f810:	b	40f81c <ferror@plt+0xcdcc>
  40f814:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f818:	ldr	x8, [x8, #1568]
  40f81c:	str	w8, [x19]
  40f820:	ldp	x20, x19, [sp, #64]
  40f824:	ldp	x22, x21, [sp, #48]
  40f828:	ldp	x24, x23, [sp, #32]
  40f82c:	ldp	x29, x30, [sp, #16]
  40f830:	add	sp, sp, #0x50
  40f834:	ret
  40f838:	add	x1, sp, #0x8
  40f83c:	mov	x0, x20
  40f840:	mov	w2, wzr
  40f844:	bl	402740 <strtol@plt>
  40f848:	ldr	x9, [sp, #8]
  40f84c:	mov	x8, x0
  40f850:	mov	w0, #0xffffffff            	// #-1
  40f854:	cbz	x9, 40f820 <ferror@plt+0xcdd0>
  40f858:	cmp	x9, x20
  40f85c:	b.eq	40f820 <ferror@plt+0xcdd0>  // b.none
  40f860:	mov	w0, #0xffffffff            	// #-1
  40f864:	tbnz	w8, #31, 40f820 <ferror@plt+0xcdd0>
  40f868:	ldrb	w9, [x9]
  40f86c:	cbnz	w9, 40f820 <ferror@plt+0xcdd0>
  40f870:	mov	w0, wzr
  40f874:	b	40f81c <ferror@plt+0xcdcc>
  40f878:	stp	x29, x30, [sp, #-16]!
  40f87c:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f880:	adrp	x1, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f884:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f888:	mov	w9, #0x1                   	// #1
  40f88c:	add	x0, x0, #0x29b
  40f890:	add	x1, x1, #0xdb8
  40f894:	mov	x29, sp
  40f898:	strb	w9, [x8, #1576]
  40f89c:	bl	40fd64 <ferror@plt+0xd314>
  40f8a0:	ldp	x29, x30, [sp], #16
  40f8a4:	ret
  40f8a8:	stp	x29, x30, [sp, #-48]!
  40f8ac:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f8b0:	ldrb	w8, [x8, #1576]
  40f8b4:	str	x21, [sp, #16]
  40f8b8:	stp	x20, x19, [sp, #32]
  40f8bc:	mov	w21, w2
  40f8c0:	mov	x19, x1
  40f8c4:	mov	w20, w0
  40f8c8:	mov	x29, sp
  40f8cc:	tbnz	w8, #0, 40f8d4 <ferror@plt+0xce84>
  40f8d0:	bl	40f878 <ferror@plt+0xce28>
  40f8d4:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  40f8d8:	ldr	x9, [x9, #4008]
  40f8dc:	ldr	w8, [x9]
  40f8e0:	cbz	w8, 40f900 <ferror@plt+0xceb0>
  40f8e4:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f8e8:	sxtw	x1, w21
  40f8ec:	add	x2, x2, #0xb89
  40f8f0:	mov	x0, x19
  40f8f4:	mov	w3, w20
  40f8f8:	bl	4024c0 <snprintf@plt>
  40f8fc:	b	40f944 <ferror@plt+0xcef4>
  40f900:	ldr	w9, [x9]
  40f904:	adrp	x10, 42d000 <in6addr_any@@GLIBC_2.17+0x2628>
  40f908:	mov	x8, xzr
  40f90c:	add	x10, x10, #0xdb8
  40f910:	ldr	x11, [x10, x8, lsl #3]
  40f914:	cbz	x11, 40f92c <ferror@plt+0xcedc>
  40f918:	ldr	w12, [x11, #16]
  40f91c:	cmp	w12, w20
  40f920:	b.eq	40f940 <ferror@plt+0xcef0>  // b.none
  40f924:	ldr	x11, [x11]
  40f928:	cbnz	x11, 40f918 <ferror@plt+0xcec8>
  40f92c:	cmp	x8, #0xfe
  40f930:	b.hi	40f8e4 <ferror@plt+0xce94>  // b.pmore
  40f934:	add	x8, x8, #0x1
  40f938:	cbz	w9, 40f910 <ferror@plt+0xcec0>
  40f93c:	b	40f8e4 <ferror@plt+0xce94>
  40f940:	ldr	x19, [x11, #8]
  40f944:	mov	x0, x19
  40f948:	ldp	x20, x19, [sp, #32]
  40f94c:	ldr	x21, [sp, #16]
  40f950:	ldp	x29, x30, [sp], #48
  40f954:	ret
  40f958:	stp	x29, x30, [sp, #-48]!
  40f95c:	str	x21, [sp, #16]
  40f960:	mov	w21, w2
  40f964:	adrp	x2, 417000 <ferror@plt+0x145b0>
  40f968:	stp	x20, x19, [sp, #32]
  40f96c:	mov	x19, x1
  40f970:	mov	w20, w0
  40f974:	cmp	w0, #0xff
  40f978:	add	x2, x2, #0xb89
  40f97c:	mov	x29, sp
  40f980:	b.hi	40f9bc <ferror@plt+0xcf6c>  // b.pmore
  40f984:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40f988:	ldr	x8, [x8, #4008]
  40f98c:	ldr	w8, [x8]
  40f990:	cbnz	w8, 40f9bc <ferror@plt+0xcf6c>
  40f994:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f998:	ldrb	w8, [x8, #1580]
  40f99c:	tbnz	w8, #0, 40f9a4 <ferror@plt+0xcf54>
  40f9a0:	bl	40f9e0 <ferror@plt+0xcf90>
  40f9a4:	adrp	x8, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40f9a8:	add	x8, x8, #0x5b8
  40f9ac:	ldr	x0, [x8, w20, sxtw #3]
  40f9b0:	cbnz	x0, 40f9d0 <ferror@plt+0xcf80>
  40f9b4:	adrp	x2, 418000 <ferror@plt+0x155b0>
  40f9b8:	add	x2, x2, #0x5ea
  40f9bc:	sxtw	x1, w21
  40f9c0:	mov	x0, x19
  40f9c4:	mov	w3, w20
  40f9c8:	bl	4024c0 <snprintf@plt>
  40f9cc:	mov	x0, x19
  40f9d0:	ldp	x20, x19, [sp, #32]
  40f9d4:	ldr	x21, [sp, #16]
  40f9d8:	ldp	x29, x30, [sp], #48
  40f9dc:	ret
  40f9e0:	stp	x29, x30, [sp, #-16]!
  40f9e4:	adrp	x0, 419000 <ferror@plt+0x165b0>
  40f9e8:	adrp	x1, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40f9ec:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40f9f0:	mov	w9, #0x1                   	// #1
  40f9f4:	add	x0, x0, #0x2af
  40f9f8:	add	x1, x1, #0x5b8
  40f9fc:	mov	x29, sp
  40fa00:	strb	w9, [x8, #1580]
  40fa04:	bl	40fb14 <ferror@plt+0xd0c4>
  40fa08:	ldp	x29, x30, [sp], #16
  40fa0c:	ret
  40fa10:	sub	sp, sp, #0x50
  40fa14:	stp	x22, x21, [sp, #48]
  40fa18:	adrp	x22, 432000 <stdin@@GLIBC_2.17+0x3218>
  40fa1c:	ldr	x8, [x22, #1584]
  40fa20:	stp	x20, x19, [sp, #64]
  40fa24:	mov	x20, x1
  40fa28:	mov	x19, x0
  40fa2c:	stp	x29, x30, [sp, #16]
  40fa30:	stp	x24, x23, [sp, #32]
  40fa34:	add	x29, sp, #0x10
  40fa38:	cbz	x8, 40fa4c <ferror@plt+0xcffc>
  40fa3c:	mov	x0, x8
  40fa40:	mov	x1, x20
  40fa44:	bl	402720 <strcmp@plt>
  40fa48:	cbz	w0, 40faf0 <ferror@plt+0xd0a0>
  40fa4c:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40fa50:	ldrb	w8, [x8, #1580]
  40fa54:	tbnz	w8, #0, 40fa5c <ferror@plt+0xd00c>
  40fa58:	bl	40f9e0 <ferror@plt+0xcf90>
  40fa5c:	adrp	x24, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  40fa60:	mov	x23, xzr
  40fa64:	add	x24, x24, #0x5b8
  40fa68:	b	40fa78 <ferror@plt+0xd028>
  40fa6c:	add	x23, x23, #0x1
  40fa70:	cmp	x23, #0x100
  40fa74:	b.eq	40faa4 <ferror@plt+0xd054>  // b.none
  40fa78:	ldr	x21, [x24, x23, lsl #3]
  40fa7c:	cbz	x21, 40fa6c <ferror@plt+0xd01c>
  40fa80:	mov	x0, x21
  40fa84:	mov	x1, x20
  40fa88:	bl	402720 <strcmp@plt>
  40fa8c:	cbnz	w0, 40fa6c <ferror@plt+0xd01c>
  40fa90:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40fa94:	str	x21, [x22, #1584]
  40fa98:	str	x23, [x8, #1592]
  40fa9c:	str	w23, [x19]
  40faa0:	b	40fafc <ferror@plt+0xd0ac>
  40faa4:	add	x1, sp, #0x8
  40faa8:	mov	x0, x20
  40faac:	mov	w2, wzr
  40fab0:	bl	402350 <strtoul@plt>
  40fab4:	ldr	x9, [sp, #8]
  40fab8:	adrp	x10, 432000 <stdin@@GLIBC_2.17+0x3218>
  40fabc:	mov	x8, x0
  40fac0:	str	x0, [x10, #1592]
  40fac4:	mov	w0, #0xffffffff            	// #-1
  40fac8:	cbz	x9, 40fafc <ferror@plt+0xd0ac>
  40facc:	cmp	x9, x20
  40fad0:	b.eq	40fafc <ferror@plt+0xd0ac>  // b.none
  40fad4:	cmp	x8, #0xff
  40fad8:	mov	w0, #0xffffffff            	// #-1
  40fadc:	b.hi	40fafc <ferror@plt+0xd0ac>  // b.pmore
  40fae0:	ldrb	w9, [x9]
  40fae4:	cbnz	w9, 40fafc <ferror@plt+0xd0ac>
  40fae8:	mov	w0, wzr
  40faec:	b	40faf8 <ferror@plt+0xd0a8>
  40faf0:	adrp	x8, 432000 <stdin@@GLIBC_2.17+0x3218>
  40faf4:	ldr	x8, [x8, #1592]
  40faf8:	str	w8, [x19]
  40fafc:	ldp	x20, x19, [sp, #64]
  40fb00:	ldp	x22, x21, [sp, #48]
  40fb04:	ldp	x24, x23, [sp, #32]
  40fb08:	ldp	x29, x30, [sp, #16]
  40fb0c:	add	sp, sp, #0x50
  40fb10:	ret
  40fb14:	stp	x29, x30, [sp, #-48]!
  40fb18:	stp	x28, x21, [sp, #16]
  40fb1c:	stp	x20, x19, [sp, #32]
  40fb20:	mov	x29, sp
  40fb24:	sub	sp, sp, #0x210
  40fb28:	mov	x20, x1
  40fb2c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fb30:	movi	v0.2d, #0x0
  40fb34:	add	x1, x1, #0x732
  40fb38:	mov	x19, x0
  40fb3c:	stp	q0, q0, [sp, #480]
  40fb40:	stp	q0, q0, [sp, #448]
  40fb44:	stp	q0, q0, [sp, #416]
  40fb48:	stp	q0, q0, [sp, #384]
  40fb4c:	stp	q0, q0, [sp, #352]
  40fb50:	stp	q0, q0, [sp, #320]
  40fb54:	stp	q0, q0, [sp, #288]
  40fb58:	stp	q0, q0, [sp, #256]
  40fb5c:	stp	q0, q0, [sp, #224]
  40fb60:	stp	q0, q0, [sp, #192]
  40fb64:	stp	q0, q0, [sp, #160]
  40fb68:	stp	q0, q0, [sp, #128]
  40fb6c:	stp	q0, q0, [sp, #96]
  40fb70:	stp	q0, q0, [sp, #64]
  40fb74:	stp	q0, q0, [sp, #32]
  40fb78:	stp	q0, q0, [sp]
  40fb7c:	bl	402880 <fopen64@plt>
  40fb80:	cbz	x0, 40fbec <ferror@plt+0xd19c>
  40fb84:	mov	x21, x0
  40fb88:	sub	x1, x29, #0x4
  40fb8c:	mov	x2, sp
  40fb90:	mov	x0, x21
  40fb94:	bl	40fc00 <ferror@plt+0xd1b0>
  40fb98:	cbz	w0, 40fbe4 <ferror@plt+0xd194>
  40fb9c:	cmn	w0, #0x1
  40fba0:	b.eq	40fbc4 <ferror@plt+0xd174>  // b.none
  40fba4:	ldur	w8, [x29, #-4]
  40fba8:	cmp	w8, #0x100
  40fbac:	b.hi	40fb88 <ferror@plt+0xd138>  // b.pmore
  40fbb0:	mov	x0, sp
  40fbb4:	bl	402640 <strdup@plt>
  40fbb8:	ldursw	x8, [x29, #-4]
  40fbbc:	str	x0, [x20, x8, lsl #3]
  40fbc0:	b	40fb88 <ferror@plt+0xd138>
  40fbc4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40fbc8:	ldr	x8, [x8, #3984]
  40fbcc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fbd0:	add	x1, x1, #0x19d
  40fbd4:	mov	x3, sp
  40fbd8:	ldr	x0, [x8]
  40fbdc:	mov	x2, x19
  40fbe0:	bl	402a10 <fprintf@plt>
  40fbe4:	mov	x0, x21
  40fbe8:	bl	402500 <fclose@plt>
  40fbec:	add	sp, sp, #0x210
  40fbf0:	ldp	x20, x19, [sp, #32]
  40fbf4:	ldp	x28, x21, [sp, #16]
  40fbf8:	ldp	x29, x30, [sp], #48
  40fbfc:	ret
  40fc00:	stp	x29, x30, [sp, #-96]!
  40fc04:	stp	x28, x27, [sp, #16]
  40fc08:	stp	x26, x25, [sp, #32]
  40fc0c:	stp	x24, x23, [sp, #48]
  40fc10:	stp	x22, x21, [sp, #64]
  40fc14:	stp	x20, x19, [sp, #80]
  40fc18:	mov	x29, sp
  40fc1c:	sub	sp, sp, #0x210
  40fc20:	adrp	x22, 419000 <ferror@plt+0x165b0>
  40fc24:	adrp	x23, 419000 <ferror@plt+0x165b0>
  40fc28:	mov	x25, #0x200                 	// #512
  40fc2c:	mov	x24, #0x401                 	// #1025
  40fc30:	mov	x19, x2
  40fc34:	mov	x20, x1
  40fc38:	mov	x21, x0
  40fc3c:	add	x22, x22, #0x1bd
  40fc40:	add	x23, x23, #0x1c6
  40fc44:	mov	w28, #0x1                   	// #1
  40fc48:	movk	x25, #0x1, lsl #32
  40fc4c:	movk	x24, #0x8, lsl #32
  40fc50:	b	40fc60 <ferror@plt+0xd210>
  40fc54:	mov	w8, wzr
  40fc58:	mov	w26, #0x1                   	// #1
  40fc5c:	tbz	w8, #0, 40fd40 <ferror@plt+0xd2f0>
  40fc60:	add	x0, sp, #0x8
  40fc64:	mov	w1, #0x200                 	// #512
  40fc68:	mov	x2, x21
  40fc6c:	bl	402a20 <fgets@plt>
  40fc70:	cbz	x0, 40fd3c <ferror@plt+0xd2ec>
  40fc74:	add	x27, sp, #0x8
  40fc78:	ldrb	w8, [x27]
  40fc7c:	cmp	w8, #0x23
  40fc80:	b.hi	40fcac <ferror@plt+0xd25c>  // b.pmore
  40fc84:	lsl	x9, x28, x8
  40fc88:	tst	x9, x25
  40fc8c:	b.eq	40fc98 <ferror@plt+0xd248>  // b.none
  40fc90:	add	x27, x27, #0x1
  40fc94:	b	40fc78 <ferror@plt+0xd228>
  40fc98:	lsl	x8, x28, x8
  40fc9c:	tst	x8, x24
  40fca0:	b.eq	40fcac <ferror@plt+0xd25c>  // b.none
  40fca4:	mov	w8, #0x1                   	// #1
  40fca8:	b	40fc5c <ferror@plt+0xd20c>
  40fcac:	mov	x0, x27
  40fcb0:	mov	x1, x22
  40fcb4:	mov	x2, x20
  40fcb8:	mov	x3, x19
  40fcbc:	bl	402940 <__isoc99_sscanf@plt>
  40fcc0:	cmp	w0, #0x2
  40fcc4:	b.eq	40fc54 <ferror@plt+0xd204>  // b.none
  40fcc8:	mov	x0, x27
  40fccc:	mov	x1, x23
  40fcd0:	mov	x2, x20
  40fcd4:	mov	x3, x19
  40fcd8:	bl	402940 <__isoc99_sscanf@plt>
  40fcdc:	cmp	w0, #0x2
  40fce0:	b.eq	40fc54 <ferror@plt+0xd204>  // b.none
  40fce4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fce8:	mov	x0, x27
  40fcec:	add	x1, x1, #0x1d0
  40fcf0:	mov	x2, x20
  40fcf4:	mov	x3, x19
  40fcf8:	bl	402940 <__isoc99_sscanf@plt>
  40fcfc:	cmp	w0, #0x2
  40fd00:	b.eq	40fc54 <ferror@plt+0xd204>  // b.none
  40fd04:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fd08:	mov	x0, x27
  40fd0c:	add	x1, x1, #0x1d7
  40fd10:	mov	x2, x20
  40fd14:	mov	x3, x19
  40fd18:	bl	402940 <__isoc99_sscanf@plt>
  40fd1c:	cmp	w0, #0x2
  40fd20:	b.eq	40fc54 <ferror@plt+0xd204>  // b.none
  40fd24:	mov	x0, x19
  40fd28:	mov	x1, x27
  40fd2c:	bl	402860 <strcpy@plt>
  40fd30:	mov	w8, wzr
  40fd34:	mov	w26, #0xffffffff            	// #-1
  40fd38:	b	40fc5c <ferror@plt+0xd20c>
  40fd3c:	mov	w26, wzr
  40fd40:	mov	w0, w26
  40fd44:	add	sp, sp, #0x210
  40fd48:	ldp	x20, x19, [sp, #80]
  40fd4c:	ldp	x22, x21, [sp, #64]
  40fd50:	ldp	x24, x23, [sp, #48]
  40fd54:	ldp	x26, x25, [sp, #32]
  40fd58:	ldp	x28, x27, [sp, #16]
  40fd5c:	ldp	x29, x30, [sp], #96
  40fd60:	ret
  40fd64:	stp	x29, x30, [sp, #-64]!
  40fd68:	stp	x28, x23, [sp, #16]
  40fd6c:	stp	x22, x21, [sp, #32]
  40fd70:	stp	x20, x19, [sp, #48]
  40fd74:	mov	x29, sp
  40fd78:	sub	sp, sp, #0x210
  40fd7c:	mov	x20, x1
  40fd80:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fd84:	movi	v0.2d, #0x0
  40fd88:	add	x1, x1, #0x732
  40fd8c:	mov	x19, x0
  40fd90:	stp	q0, q0, [sp, #480]
  40fd94:	stp	q0, q0, [sp, #448]
  40fd98:	stp	q0, q0, [sp, #416]
  40fd9c:	stp	q0, q0, [sp, #384]
  40fda0:	stp	q0, q0, [sp, #352]
  40fda4:	stp	q0, q0, [sp, #320]
  40fda8:	stp	q0, q0, [sp, #288]
  40fdac:	stp	q0, q0, [sp, #256]
  40fdb0:	stp	q0, q0, [sp, #224]
  40fdb4:	stp	q0, q0, [sp, #192]
  40fdb8:	stp	q0, q0, [sp, #160]
  40fdbc:	stp	q0, q0, [sp, #128]
  40fdc0:	stp	q0, q0, [sp, #96]
  40fdc4:	stp	q0, q0, [sp, #64]
  40fdc8:	stp	q0, q0, [sp, #32]
  40fdcc:	stp	q0, q0, [sp]
  40fdd0:	bl	402880 <fopen64@plt>
  40fdd4:	cbz	x0, 40fe58 <ferror@plt+0xd408>
  40fdd8:	mov	x21, x0
  40fddc:	sub	x1, x29, #0x4
  40fde0:	mov	x2, sp
  40fde4:	mov	x0, x21
  40fde8:	bl	40fc00 <ferror@plt+0xd1b0>
  40fdec:	cbz	w0, 40fe50 <ferror@plt+0xd400>
  40fdf0:	cmn	w0, #0x1
  40fdf4:	b.eq	40fe30 <ferror@plt+0xd3e0>  // b.none
  40fdf8:	ldur	w23, [x29, #-4]
  40fdfc:	tbnz	w23, #31, 40fddc <ferror@plt+0xd38c>
  40fe00:	mov	w0, #0x18                  	// #24
  40fe04:	bl	402530 <malloc@plt>
  40fe08:	mov	x22, x0
  40fe0c:	str	w23, [x0, #16]
  40fe10:	mov	x0, sp
  40fe14:	bl	402640 <strdup@plt>
  40fe18:	ldurb	w8, [x29, #-4]
  40fe1c:	lsl	x8, x8, #3
  40fe20:	ldr	x9, [x20, x8]
  40fe24:	stp	x9, x0, [x22]
  40fe28:	str	x22, [x20, x8]
  40fe2c:	b	40fddc <ferror@plt+0xd38c>
  40fe30:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  40fe34:	ldr	x8, [x8, #3984]
  40fe38:	adrp	x1, 419000 <ferror@plt+0x165b0>
  40fe3c:	add	x1, x1, #0x19d
  40fe40:	mov	x3, sp
  40fe44:	ldr	x0, [x8]
  40fe48:	mov	x2, x19
  40fe4c:	bl	402a10 <fprintf@plt>
  40fe50:	mov	x0, x21
  40fe54:	bl	402500 <fclose@plt>
  40fe58:	add	sp, sp, #0x210
  40fe5c:	ldp	x20, x19, [sp, #48]
  40fe60:	ldp	x22, x21, [sp, #32]
  40fe64:	ldp	x28, x23, [sp, #16]
  40fe68:	ldp	x29, x30, [sp], #64
  40fe6c:	ret
  40fe70:	ldrb	w8, [x0]
  40fe74:	cbz	w8, 40fe94 <ferror@plt+0xd444>
  40fe78:	add	x9, x0, #0x1
  40fe7c:	mov	w0, #0x1505                	// #5381
  40fe80:	add	w10, w0, w0, lsl #5
  40fe84:	add	w0, w10, w8, uxtb
  40fe88:	ldrb	w8, [x9], #1
  40fe8c:	cbnz	w8, 40fe80 <ferror@plt+0xd430>
  40fe90:	ret
  40fe94:	mov	w0, #0x1505                	// #5381
  40fe98:	ret
  40fe9c:	sub	sp, sp, #0x1f0
  40fea0:	stp	x29, x30, [sp, #432]
  40fea4:	stp	x22, x21, [sp, #464]
  40fea8:	stp	x20, x19, [sp, #480]
  40feac:	ldrh	w19, [x0, #4]
  40feb0:	str	x28, [sp, #448]
  40feb4:	add	x29, sp, #0x1b0
  40feb8:	and	w8, w19, #0xfffe
  40febc:	cmp	w8, #0x10
  40fec0:	b.ne	40ff40 <ferror@plt+0xd4f0>  // b.any
  40fec4:	ldr	w8, [x0]
  40fec8:	mov	x22, x0
  40fecc:	subs	w21, w8, #0x20
  40fed0:	b.cs	40fedc <ferror@plt+0xd48c>  // b.hs, b.nlast
  40fed4:	mov	w0, #0xffffffff            	// #-1
  40fed8:	b	40ff44 <ferror@plt+0xd4f4>
  40fedc:	ldr	w0, [x22, #20]
  40fee0:	bl	40ff5c <ferror@plt+0xd50c>
  40fee4:	cmp	w19, #0x11
  40fee8:	mov	x19, x0
  40feec:	b.ne	40ff00 <ferror@plt+0xd4b0>  // b.any
  40fef0:	cbz	x19, 40ff40 <ferror@plt+0xd4f0>
  40fef4:	mov	x0, x19
  40fef8:	bl	40ff98 <ferror@plt+0xd548>
  40fefc:	b	40ff40 <ferror@plt+0xd4f0>
  40ff00:	add	x2, x22, #0x20
  40ff04:	mov	x0, sp
  40ff08:	mov	w1, #0x35                  	// #53
  40ff0c:	mov	w4, #0x8000                	// #32768
  40ff10:	mov	w3, w21
  40ff14:	add	x20, x22, #0x10
  40ff18:	bl	4149bc <ferror@plt+0x11f6c>
  40ff1c:	cbz	x19, 40ff34 <ferror@plt+0xd4e4>
  40ff20:	mov	x2, sp
  40ff24:	mov	x0, x19
  40ff28:	mov	x1, x20
  40ff2c:	bl	40ffc4 <ferror@plt+0xd574>
  40ff30:	b	40ff40 <ferror@plt+0xd4f0>
  40ff34:	mov	x1, sp
  40ff38:	mov	x0, x20
  40ff3c:	bl	410020 <ferror@plt+0xd5d0>
  40ff40:	mov	w0, wzr
  40ff44:	ldp	x20, x19, [sp, #480]
  40ff48:	ldp	x22, x21, [sp, #464]
  40ff4c:	ldr	x28, [sp, #448]
  40ff50:	ldp	x29, x30, [sp, #432]
  40ff54:	add	sp, sp, #0x1f0
  40ff58:	ret
  40ff5c:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x3218>
  40ff60:	and	w8, w0, #0x3ff
  40ff64:	add	x9, x9, #0x668
  40ff68:	ldr	x9, [x9, w8, uxtw #3]
  40ff6c:	cbz	x9, 40ff88 <ferror@plt+0xd538>
  40ff70:	ldr	w10, [x9, #36]
  40ff74:	cmp	w10, w0
  40ff78:	csel	x8, x9, x8, eq  // eq = none
  40ff7c:	b.eq	40ff90 <ferror@plt+0xd540>  // b.none
  40ff80:	ldr	x9, [x9]
  40ff84:	cbnz	x9, 40ff70 <ferror@plt+0xd520>
  40ff88:	mov	x0, xzr
  40ff8c:	ret
  40ff90:	mov	x0, x8
  40ff94:	ret
  40ff98:	stp	x29, x30, [sp, #-32]!
  40ff9c:	str	x19, [sp, #16]
  40ffa0:	mov	x29, sp
  40ffa4:	mov	x19, x0
  40ffa8:	bl	410484 <ferror@plt+0xda34>
  40ffac:	mov	w1, #0x1                   	// #1
  40ffb0:	mov	x0, x19
  40ffb4:	bl	4104c0 <ferror@plt+0xda70>
  40ffb8:	ldr	x19, [sp, #16]
  40ffbc:	ldp	x29, x30, [sp], #32
  40ffc0:	ret
  40ffc4:	stp	x29, x30, [sp, #-48]!
  40ffc8:	stp	x20, x19, [sp, #32]
  40ffcc:	ldr	x8, [x2, #24]
  40ffd0:	str	x21, [sp, #16]
  40ffd4:	mov	x19, x2
  40ffd8:	mov	x20, x1
  40ffdc:	mov	x21, x0
  40ffe0:	mov	x29, sp
  40ffe4:	cbz	x8, 410000 <ferror@plt+0xd5b0>
  40ffe8:	mov	x0, x8
  40ffec:	bl	410594 <ferror@plt+0xdb44>
  40fff0:	mov	x2, x0
  40fff4:	mov	x0, x21
  40fff8:	mov	x1, x20
  40fffc:	bl	410530 <ferror@plt+0xdae0>
  410000:	mov	x0, x21
  410004:	mov	x1, x20
  410008:	mov	x2, x19
  41000c:	bl	41059c <ferror@plt+0xdb4c>
  410010:	ldp	x20, x19, [sp, #32]
  410014:	ldr	x21, [sp, #16]
  410018:	ldp	x29, x30, [sp], #48
  41001c:	ret
  410020:	stp	x29, x30, [sp, #-32]!
  410024:	stp	x20, x19, [sp, #16]
  410028:	ldr	x8, [x1, #24]
  41002c:	mov	x29, sp
  410030:	cbz	x8, 410064 <ferror@plt+0xd614>
  410034:	mov	x20, x0
  410038:	mov	x0, x8
  41003c:	mov	x19, x1
  410040:	bl	410594 <ferror@plt+0xdb44>
  410044:	mov	x1, x0
  410048:	mov	x0, x20
  41004c:	mov	x2, xzr
  410050:	bl	410738 <ferror@plt+0xdce8>
  410054:	cbz	x0, 410064 <ferror@plt+0xd614>
  410058:	mov	x1, x20
  41005c:	mov	x2, x19
  410060:	bl	410698 <ferror@plt+0xdc48>
  410064:	ldp	x20, x19, [sp, #16]
  410068:	ldp	x29, x30, [sp], #32
  41006c:	ret
  410070:	stp	x29, x30, [sp, #-32]!
  410074:	str	x19, [sp, #16]
  410078:	adrp	x19, 432000 <stdin@@GLIBC_2.17+0x3218>
  41007c:	add	x19, x19, #0x640
  410080:	adrp	x2, 419000 <ferror@plt+0x165b0>
  410084:	mov	w3, w0
  410088:	add	x2, x2, #0x354
  41008c:	mov	w1, #0x10                  	// #16
  410090:	mov	x0, x19
  410094:	mov	x29, sp
  410098:	bl	4024c0 <snprintf@plt>
  41009c:	mov	x0, x19
  4100a0:	ldr	x19, [sp, #16]
  4100a4:	ldp	x29, x30, [sp], #32
  4100a8:	ret
  4100ac:	stp	x29, x30, [sp, #-32]!
  4100b0:	stp	x20, x19, [sp, #16]
  4100b4:	mov	x29, sp
  4100b8:	cbz	w0, 4100d0 <ferror@plt+0xd680>
  4100bc:	mov	w19, w0
  4100c0:	bl	40ff5c <ferror@plt+0xd50c>
  4100c4:	cbz	x0, 4100dc <ferror@plt+0xd68c>
  4100c8:	add	x20, x0, #0x40
  4100cc:	b	410130 <ferror@plt+0xd6e0>
  4100d0:	adrp	x20, 416000 <ferror@plt+0x135b0>
  4100d4:	add	x20, x20, #0x95e
  4100d8:	b	410130 <ferror@plt+0xd6e0>
  4100dc:	mov	w1, w19
  4100e0:	bl	410140 <ferror@plt+0xd6f0>
  4100e4:	cmp	w0, w19
  4100e8:	b.ne	4100f8 <ferror@plt+0xd6a8>  // b.any
  4100ec:	mov	w0, w19
  4100f0:	bl	40ff5c <ferror@plt+0xd50c>
  4100f4:	cbnz	x0, 4100c8 <ferror@plt+0xd678>
  4100f8:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x3218>
  4100fc:	add	x20, x20, #0x650
  410100:	mov	w0, w19
  410104:	mov	x1, x20
  410108:	bl	4025a0 <if_indextoname@plt>
  41010c:	cbnz	x0, 410130 <ferror@plt+0xd6e0>
  410110:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x3218>
  410114:	add	x20, x20, #0x650
  410118:	adrp	x2, 419000 <ferror@plt+0x165b0>
  41011c:	add	x2, x2, #0x354
  410120:	mov	w1, #0x10                  	// #16
  410124:	mov	x0, x20
  410128:	mov	w3, w19
  41012c:	bl	4024c0 <snprintf@plt>
  410130:	mov	x0, x20
  410134:	ldp	x20, x19, [sp, #16]
  410138:	ldp	x29, x30, [sp], #32
  41013c:	ret
  410140:	stp	x29, x30, [sp, #-48]!
  410144:	str	x28, [sp, #16]
  410148:	stp	x20, x19, [sp, #32]
  41014c:	mov	x29, sp
  410150:	sub	sp, sp, #0x460
  410154:	mov	w20, w1
  410158:	mov	x19, x0
  41015c:	add	x0, sp, #0x40
  410160:	mov	w2, #0x420                 	// #1056
  410164:	mov	w1, wzr
  410168:	bl	4025b0 <memset@plt>
  41016c:	mov	x8, #0x20                  	// #32
  410170:	movk	x8, #0x12, lsl #32
  410174:	movk	x8, #0x1, lsl #48
  410178:	movi	v0.2d, #0x0
  41017c:	mov	x0, sp
  410180:	mov	w1, wzr
  410184:	str	w20, [sp, #84]
  410188:	str	xzr, [sp, #48]
  41018c:	str	x8, [sp, #64]
  410190:	stp	q0, q0, [sp, #16]
  410194:	str	q0, [sp]
  410198:	bl	412e78 <ferror@plt+0x10428>
  41019c:	tbnz	w0, #31, 410228 <ferror@plt+0xd7d8>
  4101a0:	add	x0, sp, #0x40
  4101a4:	mov	w1, #0x420                 	// #1056
  4101a8:	mov	w2, #0x1d                  	// #29
  4101ac:	mov	w3, #0x9                   	// #9
  4101b0:	bl	414550 <ferror@plt+0x11b00>
  4101b4:	cbz	x19, 4101f0 <ferror@plt+0xd7a0>
  4101b8:	mov	x0, x19
  4101bc:	bl	40d2e8 <ferror@plt+0xa898>
  4101c0:	cmp	w0, #0x0
  4101c4:	mov	w8, #0x35                  	// #53
  4101c8:	mov	w9, #0x3                   	// #3
  4101cc:	mov	x0, x19
  4101d0:	csel	w20, w9, w8, eq  // eq = none
  4101d4:	bl	402360 <strlen@plt>
  4101d8:	add	w4, w0, #0x1
  4101dc:	add	x0, sp, #0x40
  4101e0:	mov	w1, #0x420                 	// #1056
  4101e4:	mov	w2, w20
  4101e8:	mov	x3, x19
  4101ec:	bl	414470 <ferror@plt+0x11a20>
  4101f0:	mov	x0, sp
  4101f4:	add	x1, sp, #0x40
  4101f8:	add	x2, x29, #0x18
  4101fc:	bl	413f3c <ferror@plt+0x114ec>
  410200:	tbnz	w0, #31, 410230 <ferror@plt+0xd7e0>
  410204:	ldr	x0, [x29, #24]
  410208:	bl	40fe9c <ferror@plt+0xd44c>
  41020c:	mov	w19, w0
  410210:	cbnz	w0, 41021c <ferror@plt+0xd7cc>
  410214:	ldr	x8, [x29, #24]
  410218:	ldr	w19, [x8, #20]
  41021c:	ldr	x0, [x29, #24]
  410220:	bl	4027a0 <free@plt>
  410224:	b	410234 <ferror@plt+0xd7e4>
  410228:	mov	w19, wzr
  41022c:	b	41023c <ferror@plt+0xd7ec>
  410230:	mov	w19, wzr
  410234:	mov	x0, sp
  410238:	bl	412ca8 <ferror@plt+0x10258>
  41023c:	mov	w0, w19
  410240:	add	sp, sp, #0x460
  410244:	ldp	x20, x19, [sp, #32]
  410248:	ldr	x28, [sp, #16]
  41024c:	ldp	x29, x30, [sp], #48
  410250:	ret
  410254:	stp	x29, x30, [sp, #-16]!
  410258:	mov	x29, sp
  41025c:	cbz	w0, 410274 <ferror@plt+0xd824>
  410260:	bl	40ff5c <ferror@plt+0xd50c>
  410264:	cbz	x0, 410274 <ferror@plt+0xd824>
  410268:	ldrh	w0, [x0, #40]
  41026c:	ldp	x29, x30, [sp], #16
  410270:	ret
  410274:	mov	w0, #0xffffffff            	// #-1
  410278:	ldp	x29, x30, [sp], #16
  41027c:	ret
  410280:	stp	x29, x30, [sp, #-16]!
  410284:	mov	x29, sp
  410288:	cbz	w0, 410298 <ferror@plt+0xd848>
  41028c:	bl	40ff5c <ferror@plt+0xd50c>
  410290:	cbz	x0, 4102a0 <ferror@plt+0xd850>
  410294:	ldr	w0, [x0, #32]
  410298:	ldp	x29, x30, [sp], #16
  41029c:	ret
  4102a0:	mov	w0, #0xffffffff            	// #-1
  4102a4:	ldp	x29, x30, [sp], #16
  4102a8:	ret
  4102ac:	stp	x29, x30, [sp, #-32]!
  4102b0:	str	x19, [sp, #16]
  4102b4:	mov	x29, sp
  4102b8:	cbz	x0, 4102e4 <ferror@plt+0xd894>
  4102bc:	mov	x19, x0
  4102c0:	bl	410308 <ferror@plt+0xd8b8>
  4102c4:	cbz	x0, 4102d0 <ferror@plt+0xd880>
  4102c8:	ldr	w0, [x0, #36]
  4102cc:	b	4102e4 <ferror@plt+0xd894>
  4102d0:	mov	x0, x19
  4102d4:	mov	w1, wzr
  4102d8:	bl	410140 <ferror@plt+0xd6f0>
  4102dc:	cbz	w0, 4102f0 <ferror@plt+0xd8a0>
  4102e0:	cbz	w0, 4102fc <ferror@plt+0xd8ac>
  4102e4:	ldr	x19, [sp, #16]
  4102e8:	ldp	x29, x30, [sp], #32
  4102ec:	ret
  4102f0:	mov	x0, x19
  4102f4:	bl	402910 <if_nametoindex@plt>
  4102f8:	cbnz	w0, 4102e4 <ferror@plt+0xd894>
  4102fc:	mov	x0, x19
  410300:	bl	410370 <ferror@plt+0xd920>
  410304:	b	4102e4 <ferror@plt+0xd894>
  410308:	stp	x29, x30, [sp, #-48]!
  41030c:	str	x21, [sp, #16]
  410310:	stp	x20, x19, [sp, #32]
  410314:	mov	x29, sp
  410318:	mov	x19, x0
  41031c:	bl	40fe70 <ferror@plt+0xd420>
  410320:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x5218>
  410324:	and	w8, w0, #0x3ff
  410328:	add	x9, x9, #0x668
  41032c:	ldr	x21, [x9, w8, uxtw #3]
  410330:	cbz	x21, 410358 <ferror@plt+0xd908>
  410334:	add	x0, x21, #0x30
  410338:	mov	x1, x19
  41033c:	bl	402720 <strcmp@plt>
  410340:	sub	x8, x21, #0x10
  410344:	cmp	w0, #0x0
  410348:	csel	x20, x8, x20, eq  // eq = none
  41034c:	cbz	w0, 41035c <ferror@plt+0xd90c>
  410350:	ldr	x21, [x21]
  410354:	cbnz	x21, 410334 <ferror@plt+0xd8e4>
  410358:	mov	x20, xzr
  41035c:	mov	x0, x20
  410360:	ldp	x20, x19, [sp, #32]
  410364:	ldr	x21, [sp, #16]
  410368:	ldp	x29, x30, [sp], #48
  41036c:	ret
  410370:	sub	sp, sp, #0x20
  410374:	stp	x29, x30, [sp, #16]
  410378:	add	x29, sp, #0x10
  41037c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410380:	add	x1, x1, #0x354
  410384:	sub	x2, x29, #0x4
  410388:	bl	402940 <__isoc99_sscanf@plt>
  41038c:	ldur	w8, [x29, #-4]
  410390:	ldp	x29, x30, [sp, #16]
  410394:	cmp	w0, #0x1
  410398:	csel	w0, w8, wzr, eq  // eq = none
  41039c:	add	sp, sp, #0x20
  4103a0:	ret
  4103a4:	stp	x29, x30, [sp, #-32]!
  4103a8:	str	x19, [sp, #16]
  4103ac:	mov	x29, sp
  4103b0:	bl	40ff5c <ferror@plt+0xd50c>
  4103b4:	cbz	x0, 4103d0 <ferror@plt+0xd980>
  4103b8:	mov	x19, x0
  4103bc:	bl	4103dc <ferror@plt+0xd98c>
  4103c0:	add	x0, x19, #0x10
  4103c4:	bl	4103dc <ferror@plt+0xd98c>
  4103c8:	mov	x0, x19
  4103cc:	bl	4027a0 <free@plt>
  4103d0:	ldr	x19, [sp, #16]
  4103d4:	ldp	x29, x30, [sp], #32
  4103d8:	ret
  4103dc:	ldp	x8, x9, [x0]
  4103e0:	str	x8, [x9]
  4103e4:	cbz	x8, 4103ec <ferror@plt+0xd99c>
  4103e8:	str	x9, [x8, #8]
  4103ec:	ret
  4103f0:	stp	x29, x30, [sp, #-32]!
  4103f4:	stp	x20, x19, [sp, #16]
  4103f8:	adrp	x20, 432000 <stdin@@GLIBC_2.17+0x3218>
  4103fc:	ldrb	w8, [x20, #1632]
  410400:	mov	x29, sp
  410404:	tbnz	w8, #0, 41043c <ferror@plt+0xd9ec>
  410408:	mov	w1, wzr
  41040c:	mov	x19, x0
  410410:	bl	41331c <ferror@plt+0x108cc>
  410414:	tbnz	w0, #31, 410448 <ferror@plt+0xd9f8>
  410418:	adrp	x1, 42a000 <ferror@plt+0x275b0>
  41041c:	ldr	x1, [x1, #4000]
  410420:	mov	x0, x19
  410424:	mov	x2, xzr
  410428:	mov	w3, wzr
  41042c:	bl	4137f0 <ferror@plt+0x10da0>
  410430:	tbnz	w0, #31, 41045c <ferror@plt+0xda0c>
  410434:	mov	w8, #0x1                   	// #1
  410438:	strb	w8, [x20, #1632]
  41043c:	ldp	x20, x19, [sp, #16]
  410440:	ldp	x29, x30, [sp], #32
  410444:	ret
  410448:	adrp	x0, 419000 <ferror@plt+0x165b0>
  41044c:	add	x0, x0, #0x359
  410450:	bl	402390 <perror@plt>
  410454:	mov	w0, #0x1                   	// #1
  410458:	bl	402370 <exit@plt>
  41045c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410460:	ldr	x8, [x8, #3984]
  410464:	adrp	x0, 419000 <ferror@plt+0x165b0>
  410468:	add	x0, x0, #0x372
  41046c:	mov	w1, #0x10                  	// #16
  410470:	ldr	x3, [x8]
  410474:	mov	w2, #0x1                   	// #1
  410478:	bl	402810 <fwrite@plt>
  41047c:	mov	w0, #0x1                   	// #1
  410480:	bl	402370 <exit@plt>
  410484:	stp	x29, x30, [sp, #-32]!
  410488:	stp	x20, x19, [sp, #16]
  41048c:	ldr	x20, [x0, #48]
  410490:	mov	x29, sp
  410494:	mov	x19, x0
  410498:	sub	x0, x20, #0x30
  41049c:	cmp	x0, x19
  4104a0:	b.eq	4104b4 <ferror@plt+0xda64>  // b.none
  4104a4:	ldr	x20, [x20]
  4104a8:	mov	w1, wzr
  4104ac:	bl	4104c0 <ferror@plt+0xda70>
  4104b0:	b	410498 <ferror@plt+0xda48>
  4104b4:	ldp	x20, x19, [sp, #16]
  4104b8:	ldp	x29, x30, [sp], #32
  4104bc:	ret
  4104c0:	stp	x29, x30, [sp, #-32]!
  4104c4:	stp	x20, x19, [sp, #16]
  4104c8:	mov	x19, x0
  4104cc:	add	x0, x0, #0x10
  4104d0:	mov	x29, sp
  4104d4:	mov	w20, w1
  4104d8:	bl	4103dc <ferror@plt+0xd98c>
  4104dc:	tbz	w20, #0, 4104ec <ferror@plt+0xda9c>
  4104e0:	mov	x0, x19
  4104e4:	bl	4103dc <ferror@plt+0xd98c>
  4104e8:	b	4104f4 <ferror@plt+0xdaa4>
  4104ec:	add	x0, x19, #0x30
  4104f0:	bl	410508 <ferror@plt+0xdab8>
  4104f4:	mov	x0, x19
  4104f8:	bl	4027a0 <free@plt>
  4104fc:	ldp	x20, x19, [sp, #16]
  410500:	ldp	x29, x30, [sp], #32
  410504:	ret
  410508:	stp	x29, x30, [sp, #-16]!
  41050c:	ldp	x1, x8, [x0]
  410510:	mov	x29, sp
  410514:	mov	x0, x8
  410518:	bl	410524 <ferror@plt+0xdad4>
  41051c:	ldp	x29, x30, [sp], #16
  410520:	ret
  410524:	str	x0, [x1, #8]
  410528:	str	x1, [x0]
  41052c:	ret
  410530:	stp	x29, x30, [sp, #-32]!
  410534:	stp	x20, x19, [sp, #16]
  410538:	ldr	w8, [x1, #8]
  41053c:	mov	x20, x0
  410540:	mov	x1, x2
  410544:	mov	x29, sp
  410548:	str	w8, [x0, #32]
  41054c:	add	x0, x0, #0x40
  410550:	mov	x19, x2
  410554:	bl	402720 <strcmp@plt>
  410558:	cbz	w0, 410588 <ferror@plt+0xdb38>
  41055c:	add	x20, x20, #0x10
  410560:	mov	x0, x20
  410564:	bl	4103dc <ferror@plt+0xd98c>
  410568:	mov	x0, x19
  41056c:	bl	40fe70 <ferror@plt+0xd420>
  410570:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x5218>
  410574:	and	w8, w0, #0x3ff
  410578:	add	x9, x9, #0x668
  41057c:	add	x1, x9, w8, uxtw #3
  410580:	mov	x0, x20
  410584:	bl	41067c <ferror@plt+0xdc2c>
  410588:	ldp	x20, x19, [sp, #16]
  41058c:	ldp	x29, x30, [sp], #32
  410590:	ret
  410594:	add	x0, x0, #0x4
  410598:	ret
  41059c:	stp	x29, x30, [sp, #-80]!
  4105a0:	stp	x24, x23, [sp, #32]
  4105a4:	stp	x22, x21, [sp, #48]
  4105a8:	stp	x20, x19, [sp, #64]
  4105ac:	ldr	x8, [x2, #416]
  4105b0:	mov	x21, x0
  4105b4:	str	x25, [sp, #16]
  4105b8:	mov	x29, sp
  4105bc:	cbz	x8, 41065c <ferror@plt+0xdc0c>
  4105c0:	ldrh	w9, [x8]
  4105c4:	mov	x19, x2
  4105c8:	mov	x20, x1
  4105cc:	cmp	w9, #0x8
  4105d0:	b.cc	410640 <ferror@plt+0xdbf0>  // b.lo, b.ul, b.last
  4105d4:	ldr	x10, [x21, #48]
  4105d8:	add	x22, x8, #0x4
  4105dc:	sub	w23, w9, #0x4
  4105e0:	sub	x24, x10, #0x30
  4105e4:	b	410608 <ferror@plt+0xdbb8>
  4105e8:	ldr	x8, [x24, #48]
  4105ec:	sub	x24, x8, #0x30
  4105f0:	add	w8, w25, #0x3
  4105f4:	and	x8, x8, #0x1fffc
  4105f8:	sub	w23, w23, w8
  4105fc:	cmp	w23, #0x3
  410600:	add	x22, x22, x8
  410604:	b.le	410640 <ferror@plt+0xdbf0>
  410608:	ldrh	w25, [x22]
  41060c:	cmp	w25, #0x4
  410610:	b.cc	410640 <ferror@plt+0xdbf0>  // b.lo, b.ul, b.last
  410614:	cmp	w23, w25
  410618:	b.lt	410640 <ferror@plt+0xdbf0>  // b.tstop
  41061c:	ldrh	w8, [x22, #2]
  410620:	cmp	w8, #0x35
  410624:	b.ne	4105f0 <ferror@plt+0xdba0>  // b.any
  410628:	cbz	x24, 410640 <ferror@plt+0xdbf0>
  41062c:	mov	x0, x22
  410630:	bl	410594 <ferror@plt+0xdb44>
  410634:	add	x1, x24, #0x40
  410638:	bl	402720 <strcmp@plt>
  41063c:	cbz	w0, 4105e8 <ferror@plt+0xdb98>
  410640:	mov	x0, x21
  410644:	bl	410484 <ferror@plt+0xda34>
  410648:	mov	x0, x21
  41064c:	mov	x1, x20
  410650:	mov	x2, x19
  410654:	bl	410698 <ferror@plt+0xdc48>
  410658:	b	410664 <ferror@plt+0xdc14>
  41065c:	mov	x0, x21
  410660:	bl	410484 <ferror@plt+0xda34>
  410664:	ldp	x20, x19, [sp, #64]
  410668:	ldp	x22, x21, [sp, #48]
  41066c:	ldp	x24, x23, [sp, #32]
  410670:	ldr	x25, [sp, #16]
  410674:	ldp	x29, x30, [sp], #80
  410678:	ret
  41067c:	ldr	x8, [x1]
  410680:	str	x8, [x0]
  410684:	cbz	x8, 41068c <ferror@plt+0xdc3c>
  410688:	str	x0, [x8, #8]
  41068c:	str	x0, [x1]
  410690:	str	x1, [x0, #8]
  410694:	ret
  410698:	stp	x29, x30, [sp, #-48]!
  41069c:	stp	x22, x21, [sp, #16]
  4106a0:	stp	x20, x19, [sp, #32]
  4106a4:	ldr	x8, [x2, #416]
  4106a8:	mov	x29, sp
  4106ac:	cbz	x8, 410728 <ferror@plt+0xdcd8>
  4106b0:	ldrh	w9, [x8]
  4106b4:	cmp	w9, #0x8
  4106b8:	b.cc	410728 <ferror@plt+0xdcd8>  // b.lo, b.ul, b.last
  4106bc:	mov	x19, x1
  4106c0:	mov	x20, x0
  4106c4:	add	x21, x8, #0x4
  4106c8:	sub	w22, w9, #0x4
  4106cc:	b	4106ec <ferror@plt+0xdc9c>
  4106d0:	ldrh	w8, [x21]
  4106d4:	add	w8, w8, #0x3
  4106d8:	and	x8, x8, #0x1fffc
  4106dc:	sub	w22, w22, w8
  4106e0:	cmp	w22, #0x3
  4106e4:	add	x21, x21, x8
  4106e8:	b.le	410728 <ferror@plt+0xdcd8>
  4106ec:	ldrh	w8, [x21]
  4106f0:	cmp	w8, #0x4
  4106f4:	b.cc	410728 <ferror@plt+0xdcd8>  // b.lo, b.ul, b.last
  4106f8:	cmp	w22, w8
  4106fc:	b.lt	410728 <ferror@plt+0xdcd8>  // b.tstop
  410700:	ldrh	w8, [x21, #2]
  410704:	cmp	w8, #0x35
  410708:	b.ne	4106d0 <ferror@plt+0xdc80>  // b.any
  41070c:	mov	x0, x21
  410710:	bl	410594 <ferror@plt+0xdb44>
  410714:	mov	x1, x0
  410718:	mov	x0, x19
  41071c:	mov	x2, x20
  410720:	bl	410738 <ferror@plt+0xdce8>
  410724:	b	4106d0 <ferror@plt+0xdc80>
  410728:	ldp	x20, x19, [sp, #32]
  41072c:	ldp	x22, x21, [sp, #16]
  410730:	ldp	x29, x30, [sp], #48
  410734:	ret
  410738:	stp	x29, x30, [sp, #-48]!
  41073c:	stp	x22, x21, [sp, #16]
  410740:	mov	x22, x0
  410744:	mov	x0, x1
  410748:	stp	x20, x19, [sp, #32]
  41074c:	mov	x29, sp
  410750:	mov	x21, x2
  410754:	mov	x20, x1
  410758:	bl	402360 <strlen@plt>
  41075c:	add	x0, x0, #0x41
  410760:	bl	402530 <malloc@plt>
  410764:	mov	x19, x0
  410768:	cbz	x0, 4107e8 <ferror@plt+0xdd98>
  41076c:	ldr	w8, [x22, #4]
  410770:	add	x0, x19, #0x40
  410774:	mov	x1, x20
  410778:	str	w8, [x19, #36]
  41077c:	bl	402860 <strcpy@plt>
  410780:	ldrh	w8, [x22, #2]
  410784:	strh	w8, [x19, #40]
  410788:	ldr	w8, [x22, #8]
  41078c:	str	w8, [x19, #32]
  410790:	cbz	x21, 4107a4 <ferror@plt+0xdd54>
  410794:	add	x0, x19, #0x30
  410798:	add	x1, x21, #0x30
  41079c:	bl	4107fc <ferror@plt+0xddac>
  4107a0:	b	4107c8 <ferror@plt+0xdd78>
  4107a4:	ldr	w8, [x22, #4]
  4107a8:	adrp	x9, 432000 <stdin@@GLIBC_2.17+0x3218>
  4107ac:	add	x9, x9, #0x668
  4107b0:	mov	x0, x19
  4107b4:	and	x8, x8, #0x3ff
  4107b8:	add	x1, x9, x8, lsl #3
  4107bc:	bl	41067c <ferror@plt+0xdc2c>
  4107c0:	add	x0, x19, #0x30
  4107c4:	bl	410818 <ferror@plt+0xddc8>
  4107c8:	mov	x0, x20
  4107cc:	bl	40fe70 <ferror@plt+0xd420>
  4107d0:	adrp	x9, 434000 <stdin@@GLIBC_2.17+0x5218>
  4107d4:	and	w8, w0, #0x3ff
  4107d8:	add	x9, x9, #0x668
  4107dc:	add	x0, x19, #0x10
  4107e0:	add	x1, x9, w8, uxtw #3
  4107e4:	bl	41067c <ferror@plt+0xdc2c>
  4107e8:	mov	x0, x19
  4107ec:	ldp	x20, x19, [sp, #32]
  4107f0:	ldp	x22, x21, [sp, #16]
  4107f4:	ldp	x29, x30, [sp], #48
  4107f8:	ret
  4107fc:	stp	x29, x30, [sp, #-16]!
  410800:	mov	x2, x1
  410804:	ldr	x1, [x1, #8]
  410808:	mov	x29, sp
  41080c:	bl	410820 <ferror@plt+0xddd0>
  410810:	ldp	x29, x30, [sp], #16
  410814:	ret
  410818:	stp	x0, x0, [x0]
  41081c:	ret
  410820:	str	x0, [x2, #8]
  410824:	stp	x2, x1, [x0]
  410828:	str	x0, [x1]
  41082c:	ret
  410830:	stp	x29, x30, [sp, #-32]!
  410834:	stp	x20, x19, [sp, #16]
  410838:	mov	x29, sp
  41083c:	mov	w20, w2
  410840:	mov	x19, x1
  410844:	bl	4108c0 <ferror@plt+0xde70>
  410848:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  41084c:	ldr	x9, [x9, #4008]
  410850:	ldr	w8, [x9]
  410854:	cbz	w8, 410874 <ferror@plt+0xde24>
  410858:	adrp	x2, 419000 <ferror@plt+0x165b0>
  41085c:	sxtw	x1, w20
  410860:	and	w3, w0, #0xffff
  410864:	add	x2, x2, #0x383
  410868:	mov	x0, x19
  41086c:	bl	4024c0 <snprintf@plt>
  410870:	b	4108b0 <ferror@plt+0xde60>
  410874:	ldr	w9, [x9]
  410878:	adrp	x11, 42a000 <ferror@plt+0x275b0>
  41087c:	mov	x8, xzr
  410880:	and	w10, w0, #0xffff
  410884:	add	x11, x11, #0x9f0
  410888:	ldur	w12, [x11, #-8]
  41088c:	cmp	w12, w10
  410890:	b.eq	4108ac <ferror@plt+0xde5c>  // b.none
  410894:	cmp	x8, #0x31
  410898:	b.hi	410858 <ferror@plt+0xde08>  // b.pmore
  41089c:	add	x8, x8, #0x1
  4108a0:	add	x11, x11, #0x10
  4108a4:	cbz	w9, 410888 <ferror@plt+0xde38>
  4108a8:	b	410858 <ferror@plt+0xde08>
  4108ac:	ldr	x19, [x11]
  4108b0:	mov	x0, x19
  4108b4:	ldp	x20, x19, [sp, #16]
  4108b8:	ldp	x29, x30, [sp], #32
  4108bc:	ret
  4108c0:	rev	w8, w0
  4108c4:	lsr	w0, w8, #16
  4108c8:	ret
  4108cc:	stp	x29, x30, [sp, #-48]!
  4108d0:	stp	x22, x21, [sp, #16]
  4108d4:	adrp	x22, 42a000 <ferror@plt+0x275b0>
  4108d8:	stp	x20, x19, [sp, #32]
  4108dc:	mov	x29, sp
  4108e0:	mov	x20, x1
  4108e4:	mov	x19, x0
  4108e8:	mov	x21, xzr
  4108ec:	add	x22, x22, #0x9e8
  4108f0:	add	x8, x22, x21
  4108f4:	ldr	x0, [x8, #8]
  4108f8:	mov	x1, x20
  4108fc:	bl	402610 <strcasecmp@plt>
  410900:	cbz	w0, 41092c <ferror@plt+0xdedc>
  410904:	add	x21, x21, #0x10
  410908:	cmp	x21, #0x330
  41090c:	b.ne	4108f0 <ferror@plt+0xdea0>  // b.any
  410910:	mov	x0, x19
  410914:	mov	x1, x20
  410918:	mov	w2, wzr
  41091c:	bl	40c99c <ferror@plt+0x9f4c>
  410920:	cmp	w0, #0x0
  410924:	csetm	w0, ne  // ne = any
  410928:	b	410940 <ferror@plt+0xdef0>
  41092c:	ldr	w0, [x22, x21]
  410930:	bl	4108c0 <ferror@plt+0xde70>
  410934:	mov	w8, w0
  410938:	mov	w0, wzr
  41093c:	strh	w8, [x19]
  410940:	ldp	x20, x19, [sp, #32]
  410944:	ldp	x22, x21, [sp, #16]
  410948:	ldp	x29, x30, [sp], #48
  41094c:	ret
  410950:	stp	x29, x30, [sp, #-80]!
  410954:	stp	x22, x21, [sp, #48]
  410958:	stp	x20, x19, [sp, #64]
  41095c:	mov	w20, w4
  410960:	mov	x19, x3
  410964:	mov	w22, w1
  410968:	cmp	w1, #0x10
  41096c:	mov	x21, x0
  410970:	stp	x26, x25, [sp, #16]
  410974:	stp	x24, x23, [sp, #32]
  410978:	mov	x29, sp
  41097c:	b.eq	4109b8 <ferror@plt+0xdf68>  // b.none
  410980:	cmp	w22, #0x4
  410984:	b.ne	4109fc <ferror@plt+0xdfac>  // b.any
  410988:	sub	w8, w2, #0x300
  41098c:	cmp	w8, #0xa
  410990:	b.hi	4109b0 <ferror@plt+0xdf60>  // b.pmore
  410994:	mov	w9, #0x1                   	// #1
  410998:	lsl	w8, w9, w8
  41099c:	mov	w9, #0x501                 	// #1281
  4109a0:	tst	w8, w9
  4109a4:	b.eq	4109b0 <ferror@plt+0xdf60>  // b.none
  4109a8:	mov	w0, #0x2                   	// #2
  4109ac:	b	4109cc <ferror@plt+0xdf7c>
  4109b0:	cmp	w22, #0x10
  4109b4:	b.ne	4109fc <ferror@plt+0xdfac>  // b.any
  4109b8:	cmp	w2, #0x337
  4109bc:	b.eq	4109c8 <ferror@plt+0xdf78>  // b.none
  4109c0:	cmp	w2, #0x301
  4109c4:	b.ne	4109fc <ferror@plt+0xdfac>  // b.any
  4109c8:	mov	w0, #0xa                   	// #10
  4109cc:	mov	x1, x21
  4109d0:	mov	x2, x19
  4109d4:	mov	w3, w20
  4109d8:	bl	402a30 <inet_ntop@plt>
  4109dc:	mov	x19, x0
  4109e0:	mov	x0, x19
  4109e4:	ldp	x20, x19, [sp, #64]
  4109e8:	ldp	x22, x21, [sp, #48]
  4109ec:	ldp	x24, x23, [sp, #32]
  4109f0:	ldp	x26, x25, [sp, #16]
  4109f4:	ldp	x29, x30, [sp], #80
  4109f8:	ret
  4109fc:	ldrb	w3, [x21]
  410a00:	adrp	x2, 419000 <ferror@plt+0x165b0>
  410a04:	sxtw	x1, w20
  410a08:	add	x2, x2, #0x483
  410a0c:	mov	x0, x19
  410a10:	bl	4024c0 <snprintf@plt>
  410a14:	cmp	w22, #0x2
  410a18:	b.lt	4109e0 <ferror@plt+0xdf90>  // b.tstop
  410a1c:	cmp	w20, #0x3
  410a20:	b.lt	4109e0 <ferror@plt+0xdf90>  // b.tstop
  410a24:	sxtw	x23, w22
  410a28:	adrp	x22, 419000 <ferror@plt+0x165b0>
  410a2c:	sub	w24, w20, #0x2
  410a30:	mov	w25, #0x2                   	// #2
  410a34:	mov	w26, #0x1                   	// #1
  410a38:	add	x22, x22, #0x482
  410a3c:	ldrb	w3, [x21, x26]
  410a40:	add	x0, x19, x25
  410a44:	sxtw	x1, w24
  410a48:	mov	x2, x22
  410a4c:	bl	4024c0 <snprintf@plt>
  410a50:	add	x26, x26, #0x1
  410a54:	cmp	x26, x23
  410a58:	b.ge	4109e0 <ferror@plt+0xdf90>  // b.tcont
  410a5c:	add	x25, x25, #0x3
  410a60:	cmp	w25, w20
  410a64:	sub	w24, w24, #0x3
  410a68:	b.lt	410a3c <ferror@plt+0xdfec>  // b.tstop
  410a6c:	b	4109e0 <ferror@plt+0xdf90>
  410a70:	sub	sp, sp, #0x170
  410a74:	stp	x22, x21, [sp, #336]
  410a78:	stp	x20, x19, [sp, #352]
  410a7c:	mov	w21, w1
  410a80:	mov	x20, x0
  410a84:	mov	w1, #0x2e                  	// #46
  410a88:	mov	x0, x2
  410a8c:	stp	x29, x30, [sp, #272]
  410a90:	str	x28, [sp, #288]
  410a94:	stp	x26, x25, [sp, #304]
  410a98:	stp	x24, x23, [sp, #320]
  410a9c:	add	x29, sp, #0x110
  410aa0:	mov	x19, x2
  410aa4:	bl	4027f0 <strchr@plt>
  410aa8:	cbz	x0, 410ad0 <ferror@plt+0xe080>
  410aac:	add	x0, sp, #0x8
  410ab0:	mov	w2, #0x2                   	// #2
  410ab4:	mov	x1, x19
  410ab8:	bl	40cabc <ferror@plt+0xa06c>
  410abc:	cbnz	w0, 410bbc <ferror@plt+0xe16c>
  410ac0:	cmp	w21, #0x4
  410ac4:	b.ge	410b84 <ferror@plt+0xe134>  // b.tcont
  410ac8:	mov	w0, #0xffffffff            	// #-1
  410acc:	b	410b9c <ferror@plt+0xe14c>
  410ad0:	cmp	w21, #0x1
  410ad4:	b.lt	410b94 <ferror@plt+0xe144>  // b.tstop
  410ad8:	adrp	x26, 42a000 <ferror@plt+0x275b0>
  410adc:	ldr	x26, [x26, #3984]
  410ae0:	mov	w24, w21
  410ae4:	adrp	x21, 417000 <ferror@plt+0x145b0>
  410ae8:	adrp	x22, 419000 <ferror@plt+0x165b0>
  410aec:	mov	x25, xzr
  410af0:	add	x21, x21, #0xe2e
  410af4:	add	x22, x22, #0x488
  410af8:	mov	w1, #0x3a                  	// #58
  410afc:	mov	x0, x19
  410b00:	bl	4027f0 <strchr@plt>
  410b04:	mov	x23, x0
  410b08:	cbz	x0, 410b10 <ferror@plt+0xe0c0>
  410b0c:	strb	wzr, [x23], #1
  410b10:	add	x2, sp, #0x8
  410b14:	mov	x0, x19
  410b18:	mov	x1, x21
  410b1c:	bl	402940 <__isoc99_sscanf@plt>
  410b20:	cmp	w0, #0x1
  410b24:	b.ne	410b5c <ferror@plt+0xe10c>  // b.any
  410b28:	ldr	w8, [sp, #8]
  410b2c:	cmp	w8, #0x100
  410b30:	b.cs	410b5c <ferror@plt+0xe10c>  // b.hs, b.nlast
  410b34:	cmp	x23, #0x0
  410b38:	strb	w8, [x20, x25]
  410b3c:	cset	w8, eq  // eq = none
  410b40:	csel	x19, x19, x23, eq  // eq = none
  410b44:	lsl	w8, w8, #1
  410b48:	cbnz	w8, 410b74 <ferror@plt+0xe124>
  410b4c:	add	x25, x25, #0x1
  410b50:	cmp	x24, x25
  410b54:	b.ne	410af8 <ferror@plt+0xe0a8>  // b.any
  410b58:	b	410b98 <ferror@plt+0xe148>
  410b5c:	ldr	x0, [x26]
  410b60:	mov	x1, x22
  410b64:	mov	x2, x19
  410b68:	bl	402a10 <fprintf@plt>
  410b6c:	mov	w8, #0x1                   	// #1
  410b70:	cbz	w8, 410b4c <ferror@plt+0xe0fc>
  410b74:	cmp	w8, #0x2
  410b78:	b.ne	410ac8 <ferror@plt+0xe078>  // b.any
  410b7c:	mov	w24, w25
  410b80:	b	410b98 <ferror@plt+0xe148>
  410b84:	ldr	w8, [sp, #16]
  410b88:	mov	w0, #0x4                   	// #4
  410b8c:	str	w8, [x20]
  410b90:	b	410b9c <ferror@plt+0xe14c>
  410b94:	mov	w24, wzr
  410b98:	add	w0, w24, #0x1
  410b9c:	ldp	x20, x19, [sp, #352]
  410ba0:	ldp	x22, x21, [sp, #336]
  410ba4:	ldp	x24, x23, [sp, #320]
  410ba8:	ldp	x26, x25, [sp, #304]
  410bac:	ldr	x28, [sp, #288]
  410bb0:	ldp	x29, x30, [sp, #272]
  410bb4:	add	sp, sp, #0x170
  410bb8:	ret
  410bbc:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410bc0:	ldr	x8, [x8, #3984]
  410bc4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410bc8:	add	x1, x1, #0x488
  410bcc:	mov	x2, x19
  410bd0:	ldr	x0, [x8]
  410bd4:	bl	402a10 <fprintf@plt>
  410bd8:	b	410ac8 <ferror@plt+0xe078>
  410bdc:	stp	x29, x30, [sp, #-64]!
  410be0:	stp	x24, x23, [sp, #16]
  410be4:	adrp	x23, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  410be8:	ldr	w8, [x23, #3512]
  410bec:	stp	x22, x21, [sp, #32]
  410bf0:	stp	x20, x19, [sp, #48]
  410bf4:	mov	x29, sp
  410bf8:	cmp	w8, w0
  410bfc:	b.ne	410c0c <ferror@plt+0xe1bc>  // b.any
  410c00:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  410c04:	ldr	x19, [x8, #1640]
  410c08:	b	410c88 <ferror@plt+0xe238>
  410c0c:	mov	w20, w2
  410c10:	mov	w21, w0
  410c14:	mov	x19, x1
  410c18:	bl	402870 <getprotobynumber@plt>
  410c1c:	cbz	x0, 410c70 <ferror@plt+0xe220>
  410c20:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410c24:	ldr	x8, [x8, #4008]
  410c28:	ldr	w8, [x8]
  410c2c:	cbnz	w8, 410c70 <ferror@plt+0xe220>
  410c30:	ldr	w8, [x23, #3512]
  410c34:	mov	x22, x0
  410c38:	adrp	x24, 436000 <stdin@@GLIBC_2.17+0x7218>
  410c3c:	cmn	w8, #0x1
  410c40:	b.eq	410c4c <ferror@plt+0xe1fc>  // b.none
  410c44:	ldr	x0, [x24, #1640]
  410c48:	bl	4027a0 <free@plt>
  410c4c:	str	w21, [x23, #3512]
  410c50:	ldr	x0, [x22]
  410c54:	bl	402640 <strdup@plt>
  410c58:	str	x0, [x24, #1640]
  410c5c:	ldr	x1, [x22]
  410c60:	sxtw	x2, w20
  410c64:	mov	x0, x19
  410c68:	bl	40e660 <ferror@plt+0xbc10>
  410c6c:	b	410c88 <ferror@plt+0xe238>
  410c70:	adrp	x2, 419000 <ferror@plt+0x165b0>
  410c74:	sxtw	x1, w20
  410c78:	add	x2, x2, #0x4a1
  410c7c:	mov	x0, x19
  410c80:	mov	w3, w21
  410c84:	bl	4024c0 <snprintf@plt>
  410c88:	mov	x0, x19
  410c8c:	ldp	x20, x19, [sp, #48]
  410c90:	ldp	x22, x21, [sp, #32]
  410c94:	ldp	x24, x23, [sp, #16]
  410c98:	ldp	x29, x30, [sp], #64
  410c9c:	ret
  410ca0:	stp	x29, x30, [sp, #-48]!
  410ca4:	str	x21, [sp, #16]
  410ca8:	adrp	x21, 42e000 <in6addr_any@@GLIBC_2.17+0x3628>
  410cac:	stp	x20, x19, [sp, #32]
  410cb0:	ldr	w19, [x21, #3516]
  410cb4:	mov	x20, x0
  410cb8:	mov	x29, sp
  410cbc:	cmn	w19, #0x1
  410cc0:	b.eq	410cd8 <ferror@plt+0xe288>  // b.none
  410cc4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  410cc8:	ldr	x0, [x8, #1648]
  410ccc:	mov	x1, x20
  410cd0:	bl	402720 <strcmp@plt>
  410cd4:	cbz	w0, 410d40 <ferror@plt+0xe2f0>
  410cd8:	add	x0, x29, #0x1c
  410cdc:	mov	w2, #0xa                   	// #10
  410ce0:	mov	x1, x20
  410ce4:	bl	40c710 <ferror@plt+0x9cc0>
  410ce8:	cbz	w0, 410d34 <ferror@plt+0xe2e4>
  410cec:	mov	x0, x20
  410cf0:	bl	4024a0 <getprotobyname@plt>
  410cf4:	cbz	x0, 410d3c <ferror@plt+0xe2ec>
  410cf8:	ldr	w8, [x21, #3516]
  410cfc:	mov	x19, x0
  410d00:	cmn	w8, #0x1
  410d04:	b.eq	410d14 <ferror@plt+0xe2c4>  // b.none
  410d08:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  410d0c:	ldr	x0, [x8, #1648]
  410d10:	bl	4027a0 <free@plt>
  410d14:	ldr	w8, [x19, #16]
  410d18:	str	w8, [x21, #3516]
  410d1c:	ldr	x0, [x19]
  410d20:	bl	402640 <strdup@plt>
  410d24:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  410d28:	str	x0, [x8, #1648]
  410d2c:	ldr	w19, [x19, #16]
  410d30:	b	410d40 <ferror@plt+0xe2f0>
  410d34:	ldrb	w19, [x29, #28]
  410d38:	b	410d40 <ferror@plt+0xe2f0>
  410d3c:	mov	w19, #0xffffffff            	// #-1
  410d40:	mov	w0, w19
  410d44:	ldp	x20, x19, [sp, #32]
  410d48:	ldr	x21, [sp, #16]
  410d4c:	ldp	x29, x30, [sp], #48
  410d50:	ret
  410d54:	stp	x29, x30, [sp, #-48]!
  410d58:	stp	x28, x21, [sp, #16]
  410d5c:	stp	x20, x19, [sp, #32]
  410d60:	mov	x29, sp
  410d64:	sub	sp, sp, #0x1, lsl #12
  410d68:	sub	sp, sp, #0x70
  410d6c:	mov	x19, x0
  410d70:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410d74:	adrp	x3, 419000 <ferror@plt+0x165b0>
  410d78:	add	x2, x2, #0xc92
  410d7c:	add	x3, x3, #0x4ac
  410d80:	add	x0, sp, #0x70
  410d84:	mov	w1, #0x1000                	// #4096
  410d88:	mov	x4, x19
  410d8c:	bl	4024c0 <snprintf@plt>
  410d90:	add	x0, sp, #0x70
  410d94:	mov	w1, #0x80000               	// #524288
  410d98:	bl	4028d0 <open64@plt>
  410d9c:	tbnz	w0, #31, 410e6c <ferror@plt+0xe41c>
  410da0:	mov	w1, #0x40000000            	// #1073741824
  410da4:	mov	w20, w0
  410da8:	bl	402890 <setns@plt>
  410dac:	tbnz	w0, #31, 410ea4 <ferror@plt+0xe454>
  410db0:	mov	w0, w20
  410db4:	bl	402670 <close@plt>
  410db8:	mov	w0, #0x20000               	// #131072
  410dbc:	bl	4024b0 <unshare@plt>
  410dc0:	tbnz	w0, #31, 410ee4 <ferror@plt+0xe494>
  410dc4:	adrp	x0, 417000 <ferror@plt+0x145b0>
  410dc8:	adrp	x1, 416000 <ferror@plt+0x135b0>
  410dcc:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410dd0:	mov	w3, #0x4000                	// #16384
  410dd4:	add	x0, x0, #0xbc3
  410dd8:	add	x1, x1, #0xc84
  410ddc:	add	x2, x2, #0x2fc
  410de0:	movk	w3, #0x8, lsl #16
  410de4:	mov	x4, xzr
  410de8:	bl	402380 <mount@plt>
  410dec:	cbnz	w0, 410f0c <ferror@plt+0xe4bc>
  410df0:	adrp	x0, 419000 <ferror@plt+0x165b0>
  410df4:	add	x0, x0, #0x54a
  410df8:	mov	w1, #0x2                   	// #2
  410dfc:	bl	4024d0 <umount2@plt>
  410e00:	tbz	w0, #31, 410e18 <ferror@plt+0xe3c8>
  410e04:	adrp	x0, 419000 <ferror@plt+0x165b0>
  410e08:	add	x0, x0, #0x54a
  410e0c:	mov	x1, sp
  410e10:	bl	402790 <statvfs64@plt>
  410e14:	cbz	w0, 410e60 <ferror@plt+0xe410>
  410e18:	mov	x3, xzr
  410e1c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410e20:	adrp	x2, 419000 <ferror@plt+0x165b0>
  410e24:	add	x1, x1, #0x54a
  410e28:	add	x2, x2, #0x54f
  410e2c:	mov	x0, x19
  410e30:	mov	x4, xzr
  410e34:	bl	402380 <mount@plt>
  410e38:	tbnz	w0, #31, 410f34 <ferror@plt+0xe4e4>
  410e3c:	mov	x0, x19
  410e40:	bl	410f68 <ferror@plt+0xe518>
  410e44:	mov	w0, wzr
  410e48:	add	sp, sp, #0x1, lsl #12
  410e4c:	add	sp, sp, #0x70
  410e50:	ldp	x20, x19, [sp, #32]
  410e54:	ldp	x28, x21, [sp, #16]
  410e58:	ldp	x29, x30, [sp], #48
  410e5c:	ret
  410e60:	ldr	x8, [sp, #72]
  410e64:	and	x3, x8, #0x1
  410e68:	b	410e1c <ferror@plt+0xe3cc>
  410e6c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410e70:	ldr	x8, [x8, #3984]
  410e74:	ldr	x20, [x8]
  410e78:	bl	4029c0 <__errno_location@plt>
  410e7c:	ldr	w0, [x0]
  410e80:	bl	402660 <strerror@plt>
  410e84:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410e88:	mov	x3, x0
  410e8c:	add	x1, x1, #0x4bb
  410e90:	mov	x0, x20
  410e94:	mov	x2, x19
  410e98:	bl	402a10 <fprintf@plt>
  410e9c:	mov	w0, #0xffffffff            	// #-1
  410ea0:	b	410e48 <ferror@plt+0xe3f8>
  410ea4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410ea8:	ldr	x8, [x8, #3984]
  410eac:	ldr	x21, [x8]
  410eb0:	bl	4029c0 <__errno_location@plt>
  410eb4:	ldr	w0, [x0]
  410eb8:	bl	402660 <strerror@plt>
  410ebc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410ec0:	mov	x3, x0
  410ec4:	add	x1, x1, #0x4e3
  410ec8:	mov	x0, x21
  410ecc:	mov	x2, x19
  410ed0:	bl	402a10 <fprintf@plt>
  410ed4:	mov	w0, w20
  410ed8:	bl	402670 <close@plt>
  410edc:	mov	w0, #0xffffffff            	// #-1
  410ee0:	b	410e48 <ferror@plt+0xe3f8>
  410ee4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410ee8:	ldr	x8, [x8, #3984]
  410eec:	ldr	x19, [x8]
  410ef0:	bl	4029c0 <__errno_location@plt>
  410ef4:	ldr	w0, [x0]
  410ef8:	bl	402660 <strerror@plt>
  410efc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410f00:	mov	x2, x0
  410f04:	add	x1, x1, #0x512
  410f08:	b	410f58 <ferror@plt+0xe508>
  410f0c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410f10:	ldr	x8, [x8, #3984]
  410f14:	ldr	x19, [x8]
  410f18:	bl	4029c0 <__errno_location@plt>
  410f1c:	ldr	w0, [x0]
  410f20:	bl	402660 <strerror@plt>
  410f24:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410f28:	mov	x2, x0
  410f2c:	add	x1, x1, #0x526
  410f30:	b	410f58 <ferror@plt+0xe508>
  410f34:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  410f38:	ldr	x8, [x8, #3984]
  410f3c:	ldr	x19, [x8]
  410f40:	bl	4029c0 <__errno_location@plt>
  410f44:	ldr	w0, [x0]
  410f48:	bl	402660 <strerror@plt>
  410f4c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  410f50:	mov	x2, x0
  410f54:	add	x1, x1, #0x555
  410f58:	mov	x0, x19
  410f5c:	bl	402a10 <fprintf@plt>
  410f60:	mov	w0, #0xffffffff            	// #-1
  410f64:	b	410e48 <ferror@plt+0xe3f8>
  410f68:	stp	x29, x30, [sp, #-96]!
  410f6c:	stp	x28, x27, [sp, #16]
  410f70:	stp	x26, x25, [sp, #32]
  410f74:	stp	x24, x23, [sp, #48]
  410f78:	stp	x22, x21, [sp, #64]
  410f7c:	stp	x20, x19, [sp, #80]
  410f80:	mov	x29, sp
  410f84:	sub	sp, sp, #0x2, lsl #12
  410f88:	sub	sp, sp, #0x110
  410f8c:	mov	x19, x0
  410f90:	bl	402360 <strlen@plt>
  410f94:	cmp	x0, #0xfe
  410f98:	b.hi	4110d4 <ferror@plt+0xe684>  // b.pmore
  410f9c:	adrp	x2, 418000 <ferror@plt+0x155b0>
  410fa0:	adrp	x3, 419000 <ferror@plt+0x165b0>
  410fa4:	add	x0, sp, #0x2, lsl #12
  410fa8:	add	x2, x2, #0xc92
  410fac:	add	x3, x3, #0x572
  410fb0:	add	x0, x0, #0x4
  410fb4:	mov	w1, #0x10a                 	// #266
  410fb8:	mov	x4, x19
  410fbc:	bl	4024c0 <snprintf@plt>
  410fc0:	add	x0, sp, #0x2, lsl #12
  410fc4:	add	x0, x0, #0x4
  410fc8:	bl	402470 <opendir@plt>
  410fcc:	cbz	x0, 4110d4 <ferror@plt+0xe684>
  410fd0:	mov	x19, x0
  410fd4:	bl	4027c0 <readdir64@plt>
  410fd8:	cbz	x0, 4110cc <ferror@plt+0xe67c>
  410fdc:	adrp	x27, 42a000 <ferror@plt+0x275b0>
  410fe0:	ldr	x27, [x27, #3984]
  410fe4:	adrp	x20, 419000 <ferror@plt+0x165b0>
  410fe8:	adrp	x21, 419000 <ferror@plt+0x165b0>
  410fec:	adrp	x22, 418000 <ferror@plt+0x155b0>
  410ff0:	adrp	x23, 419000 <ferror@plt+0x165b0>
  410ff4:	adrp	x24, 418000 <ferror@plt+0x155b0>
  410ff8:	adrp	x25, 419000 <ferror@plt+0x165b0>
  410ffc:	add	x20, x20, #0x570
  411000:	add	x21, x21, #0x56f
  411004:	add	x22, x22, #0xc92
  411008:	add	x23, x23, #0x57d
  41100c:	add	x24, x24, #0x2fc
  411010:	add	x25, x25, #0x585
  411014:	b	411024 <ferror@plt+0xe5d4>
  411018:	mov	x0, x19
  41101c:	bl	4027c0 <readdir64@plt>
  411020:	cbz	x0, 4110cc <ferror@plt+0xe67c>
  411024:	add	x26, x0, #0x13
  411028:	mov	x0, x26
  41102c:	mov	x1, x20
  411030:	bl	402720 <strcmp@plt>
  411034:	cbz	w0, 411018 <ferror@plt+0xe5c8>
  411038:	mov	x0, x26
  41103c:	mov	x1, x21
  411040:	bl	402720 <strcmp@plt>
  411044:	cbz	w0, 411018 <ferror@plt+0xe5c8>
  411048:	add	x0, sp, #0x1, lsl #12
  41104c:	add	x3, sp, #0x2, lsl #12
  411050:	add	x0, x0, #0x4
  411054:	add	x3, x3, #0x4
  411058:	mov	w1, #0x1000                	// #4096
  41105c:	mov	x2, x22
  411060:	mov	x4, x26
  411064:	bl	4024c0 <snprintf@plt>
  411068:	add	x0, sp, #0x4
  41106c:	mov	w1, #0x1000                	// #4096
  411070:	mov	x2, x23
  411074:	mov	x3, x26
  411078:	bl	4024c0 <snprintf@plt>
  41107c:	add	x0, sp, #0x1, lsl #12
  411080:	add	x0, x0, #0x4
  411084:	add	x1, sp, #0x4
  411088:	mov	w3, #0x1000                	// #4096
  41108c:	mov	x2, x24
  411090:	mov	x4, xzr
  411094:	bl	402380 <mount@plt>
  411098:	tbz	w0, #31, 411018 <ferror@plt+0xe5c8>
  41109c:	ldr	x26, [x27]
  4110a0:	bl	4029c0 <__errno_location@plt>
  4110a4:	ldr	w0, [x0]
  4110a8:	bl	402660 <strerror@plt>
  4110ac:	add	x2, sp, #0x1, lsl #12
  4110b0:	mov	x4, x0
  4110b4:	add	x2, x2, #0x4
  4110b8:	add	x3, sp, #0x4
  4110bc:	mov	x0, x26
  4110c0:	mov	x1, x25
  4110c4:	bl	402a10 <fprintf@plt>
  4110c8:	b	411018 <ferror@plt+0xe5c8>
  4110cc:	mov	x0, x19
  4110d0:	bl	402650 <closedir@plt>
  4110d4:	add	sp, sp, #0x2, lsl #12
  4110d8:	add	sp, sp, #0x110
  4110dc:	ldp	x20, x19, [sp, #80]
  4110e0:	ldp	x22, x21, [sp, #64]
  4110e4:	ldp	x24, x23, [sp, #48]
  4110e8:	ldp	x26, x25, [sp, #32]
  4110ec:	ldp	x28, x27, [sp, #16]
  4110f0:	ldp	x29, x30, [sp], #96
  4110f4:	ret
  4110f8:	stp	x29, x30, [sp, #-32]!
  4110fc:	stp	x28, x19, [sp, #16]
  411100:	mov	x29, sp
  411104:	sub	sp, sp, #0x1, lsl #12
  411108:	mov	w1, #0x2f                  	// #47
  41110c:	mov	x19, x0
  411110:	bl	4027f0 <strchr@plt>
  411114:	cbnz	x0, 41113c <ferror@plt+0xe6ec>
  411118:	adrp	x2, 418000 <ferror@plt+0x155b0>
  41111c:	adrp	x3, 419000 <ferror@plt+0x165b0>
  411120:	add	x2, x2, #0xc92
  411124:	add	x3, x3, #0x4ac
  411128:	mov	x0, sp
  41112c:	mov	w1, #0x1000                	// #4096
  411130:	mov	x4, x19
  411134:	bl	4024c0 <snprintf@plt>
  411138:	mov	x19, sp
  41113c:	mov	x0, x19
  411140:	mov	w1, wzr
  411144:	bl	4028d0 <open64@plt>
  411148:	add	sp, sp, #0x1, lsl #12
  41114c:	ldp	x28, x19, [sp, #16]
  411150:	ldp	x29, x30, [sp], #32
  411154:	ret
  411158:	stp	x29, x30, [sp, #-64]!
  41115c:	stp	x20, x19, [sp, #48]
  411160:	mov	x20, x0
  411164:	adrp	x0, 419000 <ferror@plt+0x165b0>
  411168:	add	x0, x0, #0x4ac
  41116c:	stp	x24, x23, [sp, #16]
  411170:	stp	x22, x21, [sp, #32]
  411174:	mov	x29, sp
  411178:	mov	x19, x1
  41117c:	bl	402470 <opendir@plt>
  411180:	cbz	x0, 4111f4 <ferror@plt+0xe7a4>
  411184:	mov	x21, x0
  411188:	bl	4027c0 <readdir64@plt>
  41118c:	cbz	x0, 4111e4 <ferror@plt+0xe794>
  411190:	adrp	x22, 419000 <ferror@plt+0x165b0>
  411194:	adrp	x23, 419000 <ferror@plt+0x165b0>
  411198:	add	x22, x22, #0x570
  41119c:	add	x23, x23, #0x56f
  4111a0:	b	4111b0 <ferror@plt+0xe760>
  4111a4:	mov	x0, x21
  4111a8:	bl	4027c0 <readdir64@plt>
  4111ac:	cbz	x0, 4111e4 <ferror@plt+0xe794>
  4111b0:	add	x24, x0, #0x13
  4111b4:	mov	x0, x24
  4111b8:	mov	x1, x22
  4111bc:	bl	402720 <strcmp@plt>
  4111c0:	cbz	w0, 4111a4 <ferror@plt+0xe754>
  4111c4:	mov	x0, x24
  4111c8:	mov	x1, x23
  4111cc:	bl	402720 <strcmp@plt>
  4111d0:	cbz	w0, 4111a4 <ferror@plt+0xe754>
  4111d4:	mov	x0, x24
  4111d8:	mov	x1, x19
  4111dc:	blr	x20
  4111e0:	cbz	w0, 4111a4 <ferror@plt+0xe754>
  4111e4:	mov	x0, x21
  4111e8:	bl	402650 <closedir@plt>
  4111ec:	mov	w0, wzr
  4111f0:	b	4111f8 <ferror@plt+0xe7a8>
  4111f4:	mov	w0, #0xffffffff            	// #-1
  4111f8:	ldp	x20, x19, [sp, #48]
  4111fc:	ldp	x22, x21, [sp, #32]
  411200:	ldp	x24, x23, [sp, #16]
  411204:	ldp	x29, x30, [sp], #64
  411208:	ret
  41120c:	stp	x29, x30, [sp, #-16]!
  411210:	mov	w1, #0x1                   	// #1
  411214:	mov	x29, sp
  411218:	bl	411224 <ferror@plt+0xe7d4>
  41121c:	ldp	x29, x30, [sp], #16
  411220:	ret
  411224:	stp	x29, x30, [sp, #-32]!
  411228:	stp	x20, x19, [sp, #16]
  41122c:	mov	x29, sp
  411230:	cbz	w0, 411278 <ferror@plt+0xe828>
  411234:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411238:	ldr	x8, [x8, #4016]
  41123c:	mov	w19, w1
  411240:	ldr	x0, [x8]
  411244:	bl	412278 <ferror@plt+0xf828>
  411248:	adrp	x20, 436000 <stdin@@GLIBC_2.17+0x7218>
  41124c:	str	x0, [x20, #1656]
  411250:	cbz	x0, 411284 <ferror@plt+0xe834>
  411254:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411258:	ldr	x8, [x8, #4056]
  41125c:	ldr	w8, [x8]
  411260:	cbz	w8, 41126c <ferror@plt+0xe81c>
  411264:	mov	w1, #0x1                   	// #1
  411268:	bl	412314 <ferror@plt+0xf8c4>
  41126c:	tbz	w19, #0, 411278 <ferror@plt+0xe828>
  411270:	ldr	x0, [x20, #1656]
  411274:	bl	412710 <ferror@plt+0xfcc0>
  411278:	ldp	x20, x19, [sp, #16]
  41127c:	ldp	x29, x30, [sp], #32
  411280:	ret
  411284:	adrp	x0, 419000 <ferror@plt+0x165b0>
  411288:	add	x0, x0, #0x5be
  41128c:	bl	402390 <perror@plt>
  411290:	mov	w0, #0x1                   	// #1
  411294:	bl	402370 <exit@plt>
  411298:	stp	x29, x30, [sp, #-16]!
  41129c:	mov	w0, #0x1                   	// #1
  4112a0:	mov	x29, sp
  4112a4:	bl	4112b0 <ferror@plt+0xe860>
  4112a8:	ldp	x29, x30, [sp], #16
  4112ac:	ret
  4112b0:	stp	x29, x30, [sp, #-16]!
  4112b4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  4112b8:	ldr	x8, [x8, #1656]
  4112bc:	mov	x29, sp
  4112c0:	cbz	x8, 4112dc <ferror@plt+0xe88c>
  4112c4:	tbz	w0, #0, 4112d0 <ferror@plt+0xe880>
  4112c8:	mov	x0, x8
  4112cc:	bl	412748 <ferror@plt+0xfcf8>
  4112d0:	adrp	x0, 436000 <stdin@@GLIBC_2.17+0x7218>
  4112d4:	add	x0, x0, #0x678
  4112d8:	bl	4122ac <ferror@plt+0xf85c>
  4112dc:	ldp	x29, x30, [sp], #16
  4112e0:	ret
  4112e4:	stp	x29, x30, [sp, #-16]!
  4112e8:	mov	w1, wzr
  4112ec:	mov	x29, sp
  4112f0:	bl	411224 <ferror@plt+0xe7d4>
  4112f4:	ldp	x29, x30, [sp], #16
  4112f8:	ret
  4112fc:	stp	x29, x30, [sp, #-16]!
  411300:	mov	w0, wzr
  411304:	mov	x29, sp
  411308:	bl	4112b0 <ferror@plt+0xe860>
  41130c:	ldp	x29, x30, [sp], #16
  411310:	ret
  411314:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411318:	ldr	x8, [x8, #1656]
  41131c:	cmp	x8, #0x0
  411320:	cset	w0, ne  // ne = any
  411324:	ret
  411328:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  41132c:	ldr	x0, [x8, #1656]
  411330:	ret
  411334:	stp	x29, x30, [sp, #-32]!
  411338:	str	x19, [sp, #16]
  41133c:	adrp	x19, 436000 <stdin@@GLIBC_2.17+0x7218>
  411340:	ldr	x8, [x19, #1656]
  411344:	mov	x29, sp
  411348:	cbz	x8, 411364 <ferror@plt+0xe914>
  41134c:	mov	x1, x0
  411350:	cbz	x0, 41135c <ferror@plt+0xe90c>
  411354:	mov	x0, x8
  411358:	bl	412320 <ferror@plt+0xf8d0>
  41135c:	ldr	x0, [x19, #1656]
  411360:	bl	41262c <ferror@plt+0xfbdc>
  411364:	ldr	x19, [sp, #16]
  411368:	ldp	x29, x30, [sp], #32
  41136c:	ret
  411370:	stp	x29, x30, [sp, #-16]!
  411374:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411378:	ldr	x0, [x8, #1656]
  41137c:	mov	x29, sp
  411380:	cbz	x0, 411388 <ferror@plt+0xe938>
  411384:	bl	412684 <ferror@plt+0xfc34>
  411388:	ldp	x29, x30, [sp], #16
  41138c:	ret
  411390:	stp	x29, x30, [sp, #-32]!
  411394:	str	x19, [sp, #16]
  411398:	tst	w0, #0x6
  41139c:	adrp	x19, 436000 <stdin@@GLIBC_2.17+0x7218>
  4113a0:	mov	x29, sp
  4113a4:	b.eq	4113c8 <ferror@plt+0xe978>  // b.none
  4113a8:	ldr	x8, [x19, #1656]
  4113ac:	cbz	x8, 4113c8 <ferror@plt+0xe978>
  4113b0:	cbz	x1, 4113bc <ferror@plt+0xe96c>
  4113b4:	mov	x0, x8
  4113b8:	bl	412320 <ferror@plt+0xf8d0>
  4113bc:	ldr	x0, [x19, #1656]
  4113c0:	bl	412710 <ferror@plt+0xfcc0>
  4113c4:	b	4113e8 <ferror@plt+0xe998>
  4113c8:	mov	w8, #0x5                   	// #5
  4113cc:	tst	w0, w8
  4113d0:	b.eq	4113e8 <ferror@plt+0xe998>  // b.none
  4113d4:	ldr	x8, [x19, #1656]
  4113d8:	cbnz	x8, 4113e8 <ferror@plt+0xe998>
  4113dc:	adrp	x0, 417000 <ferror@plt+0x145b0>
  4113e0:	add	x0, x0, #0xc31
  4113e4:	bl	4029a0 <printf@plt>
  4113e8:	ldr	x19, [sp, #16]
  4113ec:	ldp	x29, x30, [sp], #32
  4113f0:	ret
  4113f4:	stp	x29, x30, [sp, #-16]!
  4113f8:	tst	w0, #0x6
  4113fc:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411400:	mov	x29, sp
  411404:	b.eq	411420 <ferror@plt+0xe9d0>  // b.none
  411408:	ldr	x8, [x9, #1656]
  41140c:	cbz	x8, 411420 <ferror@plt+0xe9d0>
  411410:	mov	x0, x8
  411414:	bl	412748 <ferror@plt+0xfcf8>
  411418:	ldp	x29, x30, [sp], #16
  41141c:	ret
  411420:	mov	w8, #0x5                   	// #5
  411424:	tst	w0, w8
  411428:	b.eq	411440 <ferror@plt+0xe9f0>  // b.none
  41142c:	ldr	x8, [x9, #1656]
  411430:	cbnz	x8, 411440 <ferror@plt+0xe9f0>
  411434:	adrp	x0, 417000 <ferror@plt+0x145b0>
  411438:	add	x0, x0, #0xc31
  41143c:	bl	4029a0 <printf@plt>
  411440:	ldp	x29, x30, [sp], #16
  411444:	ret
  411448:	stp	x29, x30, [sp, #-16]!
  41144c:	mov	w8, w0
  411450:	tst	w0, #0x6
  411454:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411458:	mov	x29, sp
  41145c:	b.eq	411480 <ferror@plt+0xea30>  // b.none
  411460:	ldr	x0, [x9, #1656]
  411464:	cbz	x0, 411480 <ferror@plt+0xea30>
  411468:	cbz	x2, 4114b4 <ferror@plt+0xea64>
  41146c:	mov	x1, x2
  411470:	mov	w2, w4
  411474:	bl	412b34 <ferror@plt+0x100e4>
  411478:	ldp	x29, x30, [sp], #16
  41147c:	ret
  411480:	mov	w10, #0x5                   	// #5
  411484:	tst	w8, w10
  411488:	b.eq	4114ac <ferror@plt+0xea5c>  // b.none
  41148c:	ldr	x8, [x9, #1656]
  411490:	cbnz	x8, 4114ac <ferror@plt+0xea5c>
  411494:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411498:	ldr	x8, [x8, #4016]
  41149c:	mov	x2, x3
  4114a0:	mov	w3, w4
  4114a4:	ldr	x0, [x8]
  4114a8:	bl	411df8 <ferror@plt+0xf3a8>
  4114ac:	ldp	x29, x30, [sp], #16
  4114b0:	ret
  4114b4:	mov	w1, w4
  4114b8:	bl	41290c <ferror@plt+0xfebc>
  4114bc:	ldp	x29, x30, [sp], #16
  4114c0:	ret
  4114c4:	stp	x29, x30, [sp, #-16]!
  4114c8:	mov	w8, w0
  4114cc:	tst	w0, #0x6
  4114d0:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  4114d4:	mov	x29, sp
  4114d8:	b.eq	4114fc <ferror@plt+0xeaac>  // b.none
  4114dc:	ldr	x0, [x9, #1656]
  4114e0:	cbz	x0, 4114fc <ferror@plt+0xeaac>
  4114e4:	cbz	x2, 411530 <ferror@plt+0xeae0>
  4114e8:	mov	x1, x2
  4114ec:	mov	x2, x4
  4114f0:	bl	412b64 <ferror@plt+0x10114>
  4114f4:	ldp	x29, x30, [sp], #16
  4114f8:	ret
  4114fc:	mov	w10, #0x5                   	// #5
  411500:	tst	w8, w10
  411504:	b.eq	411528 <ferror@plt+0xead8>  // b.none
  411508:	ldr	x8, [x9, #1656]
  41150c:	cbnz	x8, 411528 <ferror@plt+0xead8>
  411510:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411514:	ldr	x8, [x8, #4016]
  411518:	mov	x2, x3
  41151c:	mov	x3, x4
  411520:	ldr	x0, [x8]
  411524:	bl	411df8 <ferror@plt+0xf3a8>
  411528:	ldp	x29, x30, [sp], #16
  41152c:	ret
  411530:	mov	x1, x4
  411534:	bl	41292c <ferror@plt+0xfedc>
  411538:	ldp	x29, x30, [sp], #16
  41153c:	ret
  411540:	stp	x29, x30, [sp, #-16]!
  411544:	mov	w8, w0
  411548:	tst	w0, #0x6
  41154c:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411550:	mov	x29, sp
  411554:	b.eq	411578 <ferror@plt+0xeb28>  // b.none
  411558:	ldr	x0, [x9, #1656]
  41155c:	cbz	x0, 411578 <ferror@plt+0xeb28>
  411560:	cbz	x2, 4115b0 <ferror@plt+0xeb60>
  411564:	mov	x1, x2
  411568:	mov	w2, w4
  41156c:	bl	412a74 <ferror@plt+0x10024>
  411570:	ldp	x29, x30, [sp], #16
  411574:	ret
  411578:	mov	w10, #0x5                   	// #5
  41157c:	tst	w8, w10
  411580:	b.eq	4115a8 <ferror@plt+0xeb58>  // b.none
  411584:	ldr	x8, [x9, #1656]
  411588:	cbnz	x8, 4115a8 <ferror@plt+0xeb58>
  41158c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411590:	ldr	x8, [x8, #4016]
  411594:	mov	x2, x3
  411598:	ldr	x0, [x8]
  41159c:	and	w8, w4, #0xff
  4115a0:	mov	w3, w8
  4115a4:	bl	411df8 <ferror@plt+0xf3a8>
  4115a8:	ldp	x29, x30, [sp], #16
  4115ac:	ret
  4115b0:	mov	w1, w4
  4115b4:	bl	41282c <ferror@plt+0xfddc>
  4115b8:	ldp	x29, x30, [sp], #16
  4115bc:	ret
  4115c0:	stp	x29, x30, [sp, #-16]!
  4115c4:	mov	w8, w0
  4115c8:	tst	w0, #0x6
  4115cc:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  4115d0:	mov	x29, sp
  4115d4:	b.eq	4115f8 <ferror@plt+0xeba8>  // b.none
  4115d8:	ldr	x0, [x9, #1656]
  4115dc:	cbz	x0, 4115f8 <ferror@plt+0xeba8>
  4115e0:	cbz	x2, 411630 <ferror@plt+0xebe0>
  4115e4:	mov	x1, x2
  4115e8:	mov	w2, w4
  4115ec:	bl	412aa4 <ferror@plt+0x10054>
  4115f0:	ldp	x29, x30, [sp], #16
  4115f4:	ret
  4115f8:	mov	w10, #0x5                   	// #5
  4115fc:	tst	w8, w10
  411600:	b.eq	411628 <ferror@plt+0xebd8>  // b.none
  411604:	ldr	x8, [x9, #1656]
  411608:	cbnz	x8, 411628 <ferror@plt+0xebd8>
  41160c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411610:	ldr	x8, [x8, #4016]
  411614:	mov	x2, x3
  411618:	ldr	x0, [x8]
  41161c:	and	w8, w4, #0xffff
  411620:	mov	w3, w8
  411624:	bl	411df8 <ferror@plt+0xf3a8>
  411628:	ldp	x29, x30, [sp], #16
  41162c:	ret
  411630:	mov	w1, w4
  411634:	bl	41284c <ferror@plt+0xfdfc>
  411638:	ldp	x29, x30, [sp], #16
  41163c:	ret
  411640:	stp	x29, x30, [sp, #-16]!
  411644:	mov	w8, w0
  411648:	tst	w0, #0x6
  41164c:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411650:	mov	x29, sp
  411654:	b.eq	411678 <ferror@plt+0xec28>  // b.none
  411658:	ldr	x0, [x9, #1656]
  41165c:	cbz	x0, 411678 <ferror@plt+0xec28>
  411660:	cbz	x2, 4116ac <ferror@plt+0xec5c>
  411664:	mov	x1, x2
  411668:	mov	w2, w4
  41166c:	bl	4129e4 <ferror@plt+0xff94>
  411670:	ldp	x29, x30, [sp], #16
  411674:	ret
  411678:	mov	w10, #0x5                   	// #5
  41167c:	tst	w8, w10
  411680:	b.eq	4116a4 <ferror@plt+0xec54>  // b.none
  411684:	ldr	x8, [x9, #1656]
  411688:	cbnz	x8, 4116a4 <ferror@plt+0xec54>
  41168c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411690:	ldr	x8, [x8, #4016]
  411694:	mov	x2, x3
  411698:	mov	w3, w4
  41169c:	ldr	x0, [x8]
  4116a0:	bl	411df8 <ferror@plt+0xf3a8>
  4116a4:	ldp	x29, x30, [sp], #16
  4116a8:	ret
  4116ac:	mov	w1, w4
  4116b0:	bl	41286c <ferror@plt+0xfe1c>
  4116b4:	ldp	x29, x30, [sp], #16
  4116b8:	ret
  4116bc:	stp	x29, x30, [sp, #-16]!
  4116c0:	mov	w8, w0
  4116c4:	tst	w0, #0x6
  4116c8:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  4116cc:	mov	x29, sp
  4116d0:	b.eq	4116f4 <ferror@plt+0xeca4>  // b.none
  4116d4:	ldr	x0, [x9, #1656]
  4116d8:	cbz	x0, 4116f4 <ferror@plt+0xeca4>
  4116dc:	cbz	x2, 411728 <ferror@plt+0xecd8>
  4116e0:	mov	x1, x2
  4116e4:	mov	x2, x4
  4116e8:	bl	412a14 <ferror@plt+0xffc4>
  4116ec:	ldp	x29, x30, [sp], #16
  4116f0:	ret
  4116f4:	mov	w10, #0x5                   	// #5
  4116f8:	tst	w8, w10
  4116fc:	b.eq	411720 <ferror@plt+0xecd0>  // b.none
  411700:	ldr	x8, [x9, #1656]
  411704:	cbnz	x8, 411720 <ferror@plt+0xecd0>
  411708:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  41170c:	ldr	x8, [x8, #4016]
  411710:	mov	x2, x3
  411714:	mov	x3, x4
  411718:	ldr	x0, [x8]
  41171c:	bl	411df8 <ferror@plt+0xf3a8>
  411720:	ldp	x29, x30, [sp], #16
  411724:	ret
  411728:	mov	x1, x4
  41172c:	bl	41288c <ferror@plt+0xfe3c>
  411730:	ldp	x29, x30, [sp], #16
  411734:	ret
  411738:	stp	x29, x30, [sp, #-16]!
  41173c:	mov	w8, w0
  411740:	tst	w0, #0x6
  411744:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411748:	mov	x29, sp
  41174c:	b.eq	411770 <ferror@plt+0xed20>  // b.none
  411750:	ldr	x0, [x9, #1656]
  411754:	cbz	x0, 411770 <ferror@plt+0xed20>
  411758:	cbz	x2, 4117a4 <ferror@plt+0xed54>
  41175c:	mov	x1, x2
  411760:	mov	x2, x4
  411764:	bl	412ad4 <ferror@plt+0x10084>
  411768:	ldp	x29, x30, [sp], #16
  41176c:	ret
  411770:	mov	w10, #0x5                   	// #5
  411774:	tst	w8, w10
  411778:	b.eq	41179c <ferror@plt+0xed4c>  // b.none
  41177c:	ldr	x8, [x9, #1656]
  411780:	cbnz	x8, 41179c <ferror@plt+0xed4c>
  411784:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411788:	ldr	x8, [x8, #4016]
  41178c:	mov	x2, x3
  411790:	mov	x3, x4
  411794:	ldr	x0, [x8]
  411798:	bl	411df8 <ferror@plt+0xf3a8>
  41179c:	ldp	x29, x30, [sp], #16
  4117a0:	ret
  4117a4:	mov	x1, x4
  4117a8:	bl	4128cc <ferror@plt+0xfe7c>
  4117ac:	ldp	x29, x30, [sp], #16
  4117b0:	ret
  4117b4:	stp	x29, x30, [sp, #-16]!
  4117b8:	mov	w8, w0
  4117bc:	tst	w0, #0x6
  4117c0:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  4117c4:	mov	x29, sp
  4117c8:	b.eq	4117ec <ferror@plt+0xed9c>  // b.none
  4117cc:	ldr	x0, [x9, #1656]
  4117d0:	cbz	x0, 4117ec <ferror@plt+0xed9c>
  4117d4:	cbz	x2, 411820 <ferror@plt+0xedd0>
  4117d8:	mov	x1, x2
  4117dc:	mov	x2, x4
  4117e0:	bl	412b04 <ferror@plt+0x100b4>
  4117e4:	ldp	x29, x30, [sp], #16
  4117e8:	ret
  4117ec:	mov	w10, #0x5                   	// #5
  4117f0:	tst	w8, w10
  4117f4:	b.eq	411818 <ferror@plt+0xedc8>  // b.none
  4117f8:	ldr	x8, [x9, #1656]
  4117fc:	cbnz	x8, 411818 <ferror@plt+0xedc8>
  411800:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411804:	ldr	x8, [x8, #4016]
  411808:	mov	x2, x3
  41180c:	mov	x3, x4
  411810:	ldr	x0, [x8]
  411814:	bl	411df8 <ferror@plt+0xf3a8>
  411818:	ldp	x29, x30, [sp], #16
  41181c:	ret
  411820:	mov	x1, x4
  411824:	bl	4128ec <ferror@plt+0xfe9c>
  411828:	ldp	x29, x30, [sp], #16
  41182c:	ret
  411830:	stp	x29, x30, [sp, #-16]!
  411834:	mov	w8, w0
  411838:	tst	w0, #0x6
  41183c:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411840:	mov	x29, sp
  411844:	b.eq	411864 <ferror@plt+0xee14>  // b.none
  411848:	ldr	x0, [x9, #1656]
  41184c:	cbz	x0, 411864 <ferror@plt+0xee14>
  411850:	cbz	x2, 411894 <ferror@plt+0xee44>
  411854:	mov	x1, x2
  411858:	bl	4129ac <ferror@plt+0xff5c>
  41185c:	ldp	x29, x30, [sp], #16
  411860:	ret
  411864:	mov	w10, #0x5                   	// #5
  411868:	tst	w8, w10
  41186c:	b.eq	41188c <ferror@plt+0xee3c>  // b.none
  411870:	ldr	x8, [x9, #1656]
  411874:	cbnz	x8, 41188c <ferror@plt+0xee3c>
  411878:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  41187c:	ldr	x8, [x8, #4016]
  411880:	mov	x2, x3
  411884:	ldr	x0, [x8]
  411888:	bl	411df8 <ferror@plt+0xf3a8>
  41188c:	ldp	x29, x30, [sp], #16
  411890:	ret
  411894:	bl	412810 <ferror@plt+0xfdc0>
  411898:	ldp	x29, x30, [sp], #16
  41189c:	ret
  4118a0:	sub	sp, sp, #0x60
  4118a4:	stp	x20, x19, [sp, #80]
  4118a8:	mov	x20, x0
  4118ac:	adrp	x2, 419000 <ferror@plt+0x165b0>
  4118b0:	mov	w19, w1
  4118b4:	add	x2, x2, #0x59f
  4118b8:	mov	x0, sp
  4118bc:	mov	w1, #0x40                  	// #64
  4118c0:	mov	x3, x20
  4118c4:	stp	x29, x30, [sp, #64]
  4118c8:	add	x29, sp, #0x40
  4118cc:	bl	4024c0 <snprintf@plt>
  4118d0:	mov	x1, sp
  4118d4:	mov	x0, x20
  4118d8:	mov	w2, w19
  4118dc:	bl	4118f0 <ferror@plt+0xeea0>
  4118e0:	ldp	x20, x19, [sp, #80]
  4118e4:	ldp	x29, x30, [sp, #64]
  4118e8:	add	sp, sp, #0x60
  4118ec:	ret
  4118f0:	stp	x29, x30, [sp, #-16]!
  4118f4:	mov	w4, w2
  4118f8:	mov	x3, x1
  4118fc:	mov	x2, x0
  411900:	mov	w0, #0x4                   	// #4
  411904:	mov	w1, #0x6                   	// #6
  411908:	mov	x29, sp
  41190c:	bl	411640 <ferror@plt+0xebf0>
  411910:	ldp	x29, x30, [sp], #16
  411914:	ret
  411918:	sub	sp, sp, #0x60
  41191c:	stp	x20, x19, [sp, #80]
  411920:	mov	x20, x0
  411924:	adrp	x2, 419000 <ferror@plt+0x165b0>
  411928:	mov	x19, x1
  41192c:	add	x2, x2, #0x5a6
  411930:	mov	x0, sp
  411934:	mov	w1, #0x40                  	// #64
  411938:	mov	x3, x20
  41193c:	stp	x29, x30, [sp, #64]
  411940:	add	x29, sp, #0x40
  411944:	bl	4024c0 <snprintf@plt>
  411948:	mov	x2, sp
  41194c:	mov	w0, #0x4                   	// #4
  411950:	mov	x1, x20
  411954:	mov	x3, x19
  411958:	bl	41196c <ferror@plt+0xef1c>
  41195c:	ldp	x20, x19, [sp, #80]
  411960:	ldp	x29, x30, [sp, #64]
  411964:	add	sp, sp, #0x60
  411968:	ret
  41196c:	stp	x29, x30, [sp, #-16]!
  411970:	mov	x4, x3
  411974:	mov	x3, x2
  411978:	mov	x2, x1
  41197c:	mov	w1, #0x6                   	// #6
  411980:	mov	x29, sp
  411984:	bl	411990 <ferror@plt+0xef40>
  411988:	ldp	x29, x30, [sp], #16
  41198c:	ret
  411990:	stp	x29, x30, [sp, #-16]!
  411994:	mov	w8, w0
  411998:	tst	w0, #0x6
  41199c:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  4119a0:	mov	x29, sp
  4119a4:	b.eq	4119c8 <ferror@plt+0xef78>  // b.none
  4119a8:	ldr	x0, [x9, #1656]
  4119ac:	cbz	x0, 4119c8 <ferror@plt+0xef78>
  4119b0:	cbz	x2, 4119fc <ferror@plt+0xefac>
  4119b4:	cbnz	x4, 4119fc <ferror@plt+0xefac>
  4119b8:	mov	x1, x2
  4119bc:	bl	412320 <ferror@plt+0xf8d0>
  4119c0:	ldp	x29, x30, [sp], #16
  4119c4:	ret
  4119c8:	mov	w10, #0x5                   	// #5
  4119cc:	tst	w8, w10
  4119d0:	b.eq	4119f4 <ferror@plt+0xefa4>  // b.none
  4119d4:	ldr	x8, [x9, #1656]
  4119d8:	cbnz	x8, 4119f4 <ferror@plt+0xefa4>
  4119dc:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  4119e0:	ldr	x8, [x8, #4016]
  4119e4:	mov	x2, x3
  4119e8:	mov	x3, x4
  4119ec:	ldr	x0, [x8]
  4119f0:	bl	411df8 <ferror@plt+0xf3a8>
  4119f4:	ldp	x29, x30, [sp], #16
  4119f8:	ret
  4119fc:	cbnz	x2, 411a14 <ferror@plt+0xefc4>
  411a00:	cbz	x4, 411a14 <ferror@plt+0xefc4>
  411a04:	mov	x1, x4
  411a08:	bl	412790 <ferror@plt+0xfd40>
  411a0c:	ldp	x29, x30, [sp], #16
  411a10:	ret
  411a14:	mov	x1, x2
  411a18:	mov	x2, x4
  411a1c:	bl	41294c <ferror@plt+0xfefc>
  411a20:	ldp	x29, x30, [sp], #16
  411a24:	ret
  411a28:	stp	x29, x30, [sp, #-16]!
  411a2c:	mov	w8, w0
  411a30:	tst	w0, #0x6
  411a34:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411a38:	mov	x29, sp
  411a3c:	b.eq	411a64 <ferror@plt+0xf014>  // b.none
  411a40:	ldr	x0, [x9, #1656]
  411a44:	cbz	x0, 411a64 <ferror@plt+0xf014>
  411a48:	cbz	x2, 411ab0 <ferror@plt+0xf060>
  411a4c:	and	w8, w4, #0x1
  411a50:	mov	x1, x2
  411a54:	mov	w2, w8
  411a58:	bl	41297c <ferror@plt+0xff2c>
  411a5c:	ldp	x29, x30, [sp], #16
  411a60:	ret
  411a64:	mov	w10, #0x5                   	// #5
  411a68:	tst	w8, w10
  411a6c:	b.eq	411aa8 <ferror@plt+0xf058>  // b.none
  411a70:	ldr	x8, [x9, #1656]
  411a74:	cbnz	x8, 411aa8 <ferror@plt+0xf058>
  411a78:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411a7c:	ldr	x8, [x8, #4016]
  411a80:	adrp	x9, 419000 <ferror@plt+0x165b0>
  411a84:	add	x9, x9, #0x5ad
  411a88:	tst	w4, #0x1
  411a8c:	ldr	x0, [x8]
  411a90:	adrp	x8, 419000 <ferror@plt+0x165b0>
  411a94:	add	x8, x8, #0x5b2
  411a98:	csel	x8, x9, x8, ne  // ne = any
  411a9c:	mov	x2, x3
  411aa0:	mov	x3, x8
  411aa4:	bl	411df8 <ferror@plt+0xf3a8>
  411aa8:	ldp	x29, x30, [sp], #16
  411aac:	ret
  411ab0:	and	w1, w4, #0x1
  411ab4:	bl	4127c0 <ferror@plt+0xfd70>
  411ab8:	ldp	x29, x30, [sp], #16
  411abc:	ret
  411ac0:	sub	sp, sp, #0x60
  411ac4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411ac8:	ldr	x8, [x8, #1656]
  411acc:	tst	w0, #0x6
  411ad0:	stp	x29, x30, [sp, #64]
  411ad4:	str	x19, [sp, #80]
  411ad8:	add	x29, sp, #0x40
  411adc:	b.eq	411b18 <ferror@plt+0xf0c8>  // b.none
  411ae0:	cbz	x8, 411b18 <ferror@plt+0xf0c8>
  411ae4:	mov	x19, x2
  411ae8:	adrp	x2, 419000 <ferror@plt+0x165b0>
  411aec:	add	x2, x2, #0x5b8
  411af0:	mov	x0, sp
  411af4:	mov	w1, #0x40                  	// #64
  411af8:	mov	x3, x4
  411afc:	bl	4024c0 <snprintf@plt>
  411b00:	mov	x3, sp
  411b04:	mov	w0, #0x2                   	// #2
  411b08:	mov	x1, x19
  411b0c:	mov	x2, xzr
  411b10:	bl	41196c <ferror@plt+0xef1c>
  411b14:	b	411b40 <ferror@plt+0xf0f0>
  411b18:	mov	w9, #0x5                   	// #5
  411b1c:	tst	w0, w9
  411b20:	b.eq	411b40 <ferror@plt+0xf0f0>  // b.none
  411b24:	cbnz	x8, 411b40 <ferror@plt+0xf0f0>
  411b28:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411b2c:	ldr	x8, [x8, #4016]
  411b30:	mov	x2, x3
  411b34:	mov	x3, x4
  411b38:	ldr	x0, [x8]
  411b3c:	bl	411df8 <ferror@plt+0xf3a8>
  411b40:	ldr	x19, [sp, #80]
  411b44:	ldp	x29, x30, [sp, #64]
  411b48:	add	sp, sp, #0x60
  411b4c:	ret
  411b50:	sub	sp, sp, #0x60
  411b54:	stp	x20, x19, [sp, #80]
  411b58:	adrp	x20, 436000 <stdin@@GLIBC_2.17+0x7218>
  411b5c:	ldr	x8, [x20, #1656]
  411b60:	tst	w0, #0x6
  411b64:	stp	x29, x30, [sp, #64]
  411b68:	add	x29, sp, #0x40
  411b6c:	b.eq	411ba8 <ferror@plt+0xf158>  // b.none
  411b70:	cbz	x8, 411ba8 <ferror@plt+0xf158>
  411b74:	mov	x19, x2
  411b78:	adrp	x2, 417000 <ferror@plt+0x145b0>
  411b7c:	add	x2, x2, #0xe2e
  411b80:	mov	x0, sp
  411b84:	mov	w1, #0x40                  	// #64
  411b88:	mov	w3, w4
  411b8c:	bl	4024c0 <snprintf@plt>
  411b90:	ldr	x0, [x20, #1656]
  411b94:	cbz	x19, 411bd4 <ferror@plt+0xf184>
  411b98:	mov	x2, sp
  411b9c:	mov	x1, x19
  411ba0:	bl	41294c <ferror@plt+0xfefc>
  411ba4:	b	411bdc <ferror@plt+0xf18c>
  411ba8:	mov	w9, #0x5                   	// #5
  411bac:	tst	w0, w9
  411bb0:	b.eq	411bdc <ferror@plt+0xf18c>  // b.none
  411bb4:	cbnz	x8, 411bdc <ferror@plt+0xf18c>
  411bb8:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411bbc:	ldr	x8, [x8, #4016]
  411bc0:	mov	x2, x3
  411bc4:	mov	w3, w4
  411bc8:	ldr	x0, [x8]
  411bcc:	bl	411df8 <ferror@plt+0xf3a8>
  411bd0:	b	411bdc <ferror@plt+0xf18c>
  411bd4:	mov	x1, sp
  411bd8:	bl	412790 <ferror@plt+0xfd40>
  411bdc:	ldp	x20, x19, [sp, #80]
  411be0:	ldp	x29, x30, [sp, #64]
  411be4:	add	sp, sp, #0x60
  411be8:	ret
  411bec:	stp	x29, x30, [sp, #-16]!
  411bf0:	mov	w8, w0
  411bf4:	tst	w0, #0x6
  411bf8:	adrp	x9, 436000 <stdin@@GLIBC_2.17+0x7218>
  411bfc:	mov	x29, sp
  411c00:	b.eq	411c20 <ferror@plt+0xf1d0>  // b.none
  411c04:	ldr	x0, [x9, #1656]
  411c08:	cbz	x0, 411c20 <ferror@plt+0xf1d0>
  411c0c:	cbz	x2, 411c54 <ferror@plt+0xf204>
  411c10:	mov	x1, x2
  411c14:	bl	412b94 <ferror@plt+0x10144>
  411c18:	ldp	x29, x30, [sp], #16
  411c1c:	ret
  411c20:	mov	w10, #0x5                   	// #5
  411c24:	tst	w8, w10
  411c28:	b.eq	411c4c <ferror@plt+0xf1fc>  // b.none
  411c2c:	ldr	x8, [x9, #1656]
  411c30:	cbnz	x8, 411c4c <ferror@plt+0xf1fc>
  411c34:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411c38:	ldr	x8, [x8, #4016]
  411c3c:	mov	x2, x3
  411c40:	mov	x3, x4
  411c44:	ldr	x0, [x8]
  411c48:	bl	411df8 <ferror@plt+0xf3a8>
  411c4c:	ldp	x29, x30, [sp], #16
  411c50:	ret
  411c54:	bl	4127f4 <ferror@plt+0xfda4>
  411c58:	ldp	x29, x30, [sp], #16
  411c5c:	ret
  411c60:	stp	x29, x30, [sp, #-16]!
  411c64:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411c68:	ldr	x8, [x8, #1656]
  411c6c:	mov	x29, sp
  411c70:	cbz	x8, 411c7c <ferror@plt+0xf22c>
  411c74:	ldp	x29, x30, [sp], #16
  411c78:	ret
  411c7c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411c80:	ldr	x8, [x8, #4048]
  411c84:	adrp	x0, 417000 <ferror@plt+0x145b0>
  411c88:	add	x0, x0, #0xc31
  411c8c:	ldr	x1, [x8]
  411c90:	bl	4029a0 <printf@plt>
  411c94:	ldp	x29, x30, [sp], #16
  411c98:	ret
  411c9c:	stp	x29, x30, [sp, #-16]!
  411ca0:	mov	w8, w0
  411ca4:	mov	w0, wzr
  411ca8:	mov	x29, sp
  411cac:	cbz	w8, 411cdc <ferror@plt+0xf28c>
  411cb0:	cbnz	w1, 411cdc <ferror@plt+0xf28c>
  411cb4:	cmp	w8, #0x2
  411cb8:	b.eq	411cd4 <ferror@plt+0xf284>  // b.none
  411cbc:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  411cc0:	ldr	x8, [x8, #4016]
  411cc4:	ldr	x0, [x8]
  411cc8:	bl	4024e0 <fileno@plt>
  411ccc:	bl	4028b0 <isatty@plt>
  411cd0:	cbz	w0, 411cdc <ferror@plt+0xf28c>
  411cd4:	bl	411ce4 <ferror@plt+0xf294>
  411cd8:	mov	w0, #0x1                   	// #1
  411cdc:	ldp	x29, x30, [sp], #16
  411ce0:	ret
  411ce4:	stp	x29, x30, [sp, #-16]!
  411ce8:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411cec:	mov	w9, #0x1                   	// #1
  411cf0:	mov	x29, sp
  411cf4:	strb	w9, [x8, #1664]
  411cf8:	bl	411f60 <ferror@plt+0xf510>
  411cfc:	ldp	x29, x30, [sp], #16
  411d00:	ret
  411d04:	stp	x29, x30, [sp, #-48]!
  411d08:	str	x21, [sp, #16]
  411d0c:	stp	x20, x19, [sp, #32]
  411d10:	mov	x29, sp
  411d14:	cbz	x1, 411d78 <ferror@plt+0xf328>
  411d18:	mov	x19, x1
  411d1c:	mov	x20, x0
  411d20:	bl	402360 <strlen@plt>
  411d24:	add	x9, x0, #0x10
  411d28:	mov	x8, sp
  411d2c:	and	x9, x9, #0xfffffffffffffff0
  411d30:	sub	x21, x8, x9
  411d34:	add	x2, x0, #0x1
  411d38:	mov	sp, x21
  411d3c:	mov	x0, x21
  411d40:	mov	x1, x20
  411d44:	bl	402330 <memcpy@plt>
  411d48:	mov	w1, #0x3d                  	// #61
  411d4c:	mov	x0, x21
  411d50:	bl	402920 <strchrnul@plt>
  411d54:	ldrb	w8, [x0]
  411d58:	mov	x20, x0
  411d5c:	cbz	w8, 411d64 <ferror@plt+0xf314>
  411d60:	strb	wzr, [x20], #1
  411d64:	adrp	x1, 419000 <ferror@plt+0x165b0>
  411d68:	add	x1, x1, #0x5ca
  411d6c:	mov	x0, x21
  411d70:	bl	40d43c <ferror@plt+0xa9ec>
  411d74:	tbz	w0, #0, 411d80 <ferror@plt+0xf330>
  411d78:	mov	w0, wzr
  411d7c:	b	411dd8 <ferror@plt+0xf388>
  411d80:	ldrb	w8, [x20]
  411d84:	cbz	w8, 411dcc <ferror@plt+0xf37c>
  411d88:	adrp	x1, 419000 <ferror@plt+0x165b0>
  411d8c:	add	x1, x1, #0x5d1
  411d90:	mov	x0, x20
  411d94:	bl	402720 <strcmp@plt>
  411d98:	cbz	w0, 411dcc <ferror@plt+0xf37c>
  411d9c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  411da0:	add	x1, x1, #0x5d8
  411da4:	mov	x0, x20
  411da8:	bl	402720 <strcmp@plt>
  411dac:	cbz	w0, 411dec <ferror@plt+0xf39c>
  411db0:	adrp	x1, 419000 <ferror@plt+0x165b0>
  411db4:	add	x1, x1, #0x5dd
  411db8:	mov	x0, x20
  411dbc:	bl	402720 <strcmp@plt>
  411dc0:	cbnz	w0, 411d78 <ferror@plt+0xf328>
  411dc4:	str	wzr, [x19]
  411dc8:	b	411dd4 <ferror@plt+0xf384>
  411dcc:	mov	w8, #0x2                   	// #2
  411dd0:	str	w8, [x19]
  411dd4:	mov	w0, #0x1                   	// #1
  411dd8:	mov	sp, x29
  411ddc:	ldp	x20, x19, [sp, #32]
  411de0:	ldr	x21, [sp, #16]
  411de4:	ldp	x29, x30, [sp], #48
  411de8:	ret
  411dec:	mov	w0, #0x1                   	// #1
  411df0:	str	w0, [x19]
  411df4:	b	411dd8 <ferror@plt+0xf388>
  411df8:	sub	sp, sp, #0x130
  411dfc:	stp	x29, x30, [sp, #240]
  411e00:	add	x29, sp, #0xf0
  411e04:	mov	x8, #0xffffffffffffffd8    	// #-40
  411e08:	mov	x9, sp
  411e0c:	sub	x10, x29, #0x68
  411e10:	stp	x20, x19, [sp, #288]
  411e14:	mov	x20, x2
  411e18:	mov	x19, x0
  411e1c:	movk	x8, #0xff80, lsl #32
  411e20:	add	x11, x29, #0x40
  411e24:	cmp	w1, #0x6
  411e28:	add	x9, x9, #0x80
  411e2c:	add	x10, x10, #0x28
  411e30:	str	x28, [sp, #256]
  411e34:	stp	x22, x21, [sp, #272]
  411e38:	stp	x3, x4, [x29, #-104]
  411e3c:	stp	x5, x6, [x29, #-88]
  411e40:	stur	x7, [x29, #-72]
  411e44:	stp	q1, q2, [sp, #16]
  411e48:	stp	q3, q4, [sp, #48]
  411e4c:	str	q0, [sp]
  411e50:	stp	q5, q6, [sp, #80]
  411e54:	str	q7, [sp, #112]
  411e58:	stp	x9, x8, [x29, #-16]
  411e5c:	stp	x11, x10, [x29, #-32]
  411e60:	b.eq	411ef0 <ferror@plt+0xf4a0>  // b.none
  411e64:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411e68:	ldrb	w8, [x8, #1664]
  411e6c:	cbz	w8, 411ef0 <ferror@plt+0xf4a0>
  411e70:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411e74:	ldrb	w8, [x8, #1668]
  411e78:	adrp	x9, 419000 <ferror@plt+0x165b0>
  411e7c:	adrp	x10, 419000 <ferror@plt+0x165b0>
  411e80:	add	x9, x9, #0x670
  411e84:	add	x10, x10, #0x654
  411e88:	cmp	w8, #0x0
  411e8c:	csel	x8, x10, x9, ne  // ne = any
  411e90:	ldr	w8, [x8, w1, uxtw #2]
  411e94:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  411e98:	add	x9, x9, #0xd18
  411e9c:	adrp	x21, 417000 <ferror@plt+0x145b0>
  411ea0:	ldr	x2, [x9, x8, lsl #3]
  411ea4:	add	x21, x21, #0xc31
  411ea8:	mov	x0, x19
  411eac:	mov	x1, x21
  411eb0:	bl	402a10 <fprintf@plt>
  411eb4:	ldp	q0, q1, [x29, #-32]
  411eb8:	mov	w22, w0
  411ebc:	sub	x2, x29, #0x40
  411ec0:	mov	x0, x19
  411ec4:	mov	x1, x20
  411ec8:	stp	q0, q1, [x29, #-64]
  411ecc:	bl	402990 <vfprintf@plt>
  411ed0:	adrp	x2, 419000 <ferror@plt+0x165b0>
  411ed4:	add	w20, w0, w22
  411ed8:	add	x2, x2, #0x64f
  411edc:	mov	x0, x19
  411ee0:	mov	x1, x21
  411ee4:	bl	402a10 <fprintf@plt>
  411ee8:	add	w0, w20, w0
  411eec:	b	411f08 <ferror@plt+0xf4b8>
  411ef0:	ldp	q0, q1, [x29, #-32]
  411ef4:	sub	x2, x29, #0x40
  411ef8:	mov	x0, x19
  411efc:	mov	x1, x20
  411f00:	stp	q0, q1, [x29, #-64]
  411f04:	bl	402990 <vfprintf@plt>
  411f08:	ldp	x20, x19, [sp, #288]
  411f0c:	ldp	x22, x21, [sp, #272]
  411f10:	ldr	x28, [sp, #256]
  411f14:	ldp	x29, x30, [sp, #240]
  411f18:	add	sp, sp, #0x130
  411f1c:	ret
  411f20:	and	w8, w0, #0xff
  411f24:	mov	w9, #0x6                   	// #6
  411f28:	mov	w10, #0x3                   	// #3
  411f2c:	cmp	w8, #0xa
  411f30:	csel	w9, w10, w9, eq  // eq = none
  411f34:	cmp	w8, #0x2
  411f38:	csel	w0, w8, w9, eq  // eq = none
  411f3c:	ret
  411f40:	and	w8, w0, #0xff
  411f44:	mov	w9, #0x5                   	// #5
  411f48:	cmp	w8, #0x2
  411f4c:	cinc	w9, w9, ne  // ne = any
  411f50:	cmp	w8, #0x6
  411f54:	mov	w8, #0x4                   	// #4
  411f58:	csel	w0, w8, w9, eq  // eq = none
  411f5c:	ret
  411f60:	stp	x29, x30, [sp, #-16]!
  411f64:	adrp	x0, 419000 <ferror@plt+0x165b0>
  411f68:	add	x0, x0, #0x5e3
  411f6c:	mov	x29, sp
  411f70:	bl	4029d0 <getenv@plt>
  411f74:	cbz	x0, 411f9c <ferror@plt+0xf54c>
  411f78:	mov	w1, #0x3b                  	// #59
  411f7c:	bl	402680 <strrchr@plt>
  411f80:	cbz	x0, 411f9c <ferror@plt+0xf54c>
  411f84:	ldrb	w8, [x0, #1]
  411f88:	sub	w9, w8, #0x30
  411f8c:	cmp	w9, #0x7
  411f90:	b.cs	411fb8 <ferror@plt+0xf568>  // b.hs, b.nlast
  411f94:	ldrb	w8, [x0, #2]
  411f98:	cbz	w8, 411fa4 <ferror@plt+0xf554>
  411f9c:	ldp	x29, x30, [sp], #16
  411fa0:	ret
  411fa4:	adrp	x8, 436000 <stdin@@GLIBC_2.17+0x7218>
  411fa8:	mov	w9, #0x1                   	// #1
  411fac:	strb	w9, [x8, #1668]
  411fb0:	ldp	x29, x30, [sp], #16
  411fb4:	ret
  411fb8:	cmp	w8, #0x38
  411fbc:	b.eq	411f94 <ferror@plt+0xf544>  // b.none
  411fc0:	b	411f9c <ferror@plt+0xf54c>
  411fc4:	stp	x29, x30, [sp, #-48]!
  411fc8:	stp	x22, x21, [sp, #16]
  411fcc:	stp	x20, x19, [sp, #32]
  411fd0:	mov	x29, sp
  411fd4:	mov	x19, x3
  411fd8:	mov	x20, x2
  411fdc:	mov	x21, x1
  411fe0:	mov	w22, w0
  411fe4:	bl	4029c0 <__errno_location@plt>
  411fe8:	cmp	w22, #0x1c
  411fec:	mov	x8, x0
  411ff0:	b.ne	41200c <ferror@plt+0xf5bc>  // b.any
  411ff4:	mov	x0, x21
  411ff8:	mov	x1, x20
  411ffc:	mov	x2, x19
  412000:	str	wzr, [x8]
  412004:	bl	412028 <ferror@plt+0xf5d8>
  412008:	b	412018 <ferror@plt+0xf5c8>
  41200c:	mov	x0, xzr
  412010:	mov	w9, #0x61                  	// #97
  412014:	str	w9, [x8]
  412018:	ldp	x20, x19, [sp, #32]
  41201c:	ldp	x22, x21, [sp, #16]
  412020:	ldp	x29, x30, [sp], #48
  412024:	ret
  412028:	stp	x29, x30, [sp, #-80]!
  41202c:	stp	x22, x21, [sp, #48]
  412030:	adrp	x21, 418000 <ferror@plt+0x155b0>
  412034:	str	x25, [sp, #16]
  412038:	stp	x24, x23, [sp, #32]
  41203c:	stp	x20, x19, [sp, #64]
  412040:	mov	x23, x2
  412044:	mov	x19, x1
  412048:	mov	x20, x0
  41204c:	add	x21, x21, #0x5ea
  412050:	mov	w25, #0x2f                  	// #47
  412054:	mov	x22, x1
  412058:	mov	x29, sp
  41205c:	b	41206c <ferror@plt+0xf61c>
  412060:	mov	w8, #0x3                   	// #3
  412064:	add	x20, x20, #0x4
  412068:	cbnz	w8, 4120cc <ferror@plt+0xf67c>
  41206c:	ldr	w0, [x20]
  412070:	bl	412100 <ferror@plt+0xf6b0>
  412074:	mov	w24, w0
  412078:	lsr	w3, w0, #12
  41207c:	mov	x0, x22
  412080:	mov	x1, x23
  412084:	mov	x2, x21
  412088:	bl	4024c0 <snprintf@plt>
  41208c:	sxtw	x8, w0
  412090:	cmp	x23, x8
  412094:	b.ls	412060 <ferror@plt+0xf610>  // b.plast
  412098:	tbnz	w24, #8, 4120b8 <ferror@plt+0xf668>
  41209c:	subs	x9, x23, x8
  4120a0:	add	x22, x22, x8
  4120a4:	b.eq	4120c0 <ferror@plt+0xf670>  // b.none
  4120a8:	mov	w8, wzr
  4120ac:	strb	w25, [x22], #1
  4120b0:	sub	x23, x9, #0x1
  4120b4:	b	412064 <ferror@plt+0xf614>
  4120b8:	mov	w8, #0x1                   	// #1
  4120bc:	b	412064 <ferror@plt+0xf614>
  4120c0:	mov	x23, xzr
  4120c4:	mov	w8, wzr
  4120c8:	b	412064 <ferror@plt+0xf614>
  4120cc:	cmp	w8, #0x3
  4120d0:	b.ne	4120e4 <ferror@plt+0xf694>  // b.any
  4120d4:	bl	4029c0 <__errno_location@plt>
  4120d8:	mov	x19, xzr
  4120dc:	mov	w8, #0xfffffff9            	// #-7
  4120e0:	str	w8, [x0]
  4120e4:	mov	x0, x19
  4120e8:	ldp	x20, x19, [sp, #64]
  4120ec:	ldp	x22, x21, [sp, #48]
  4120f0:	ldp	x24, x23, [sp, #32]
  4120f4:	ldr	x25, [sp, #16]
  4120f8:	ldp	x29, x30, [sp], #80
  4120fc:	ret
  412100:	rev	w0, w0
  412104:	ret
  412108:	stp	x29, x30, [sp, #-48]!
  41210c:	stp	x22, x21, [sp, #16]
  412110:	stp	x20, x19, [sp, #32]
  412114:	mov	x29, sp
  412118:	mov	x21, x3
  41211c:	mov	x19, x2
  412120:	mov	x20, x1
  412124:	mov	w22, w0
  412128:	bl	4029c0 <__errno_location@plt>
  41212c:	cmp	w22, #0x1c
  412130:	b.ne	41214c <ferror@plt+0xf6fc>  // b.any
  412134:	lsr	x2, x21, #2
  412138:	str	wzr, [x0]
  41213c:	mov	x0, x20
  412140:	mov	x1, x19
  412144:	bl	412168 <ferror@plt+0xf718>
  412148:	b	412158 <ferror@plt+0xf708>
  41214c:	mov	w8, #0x61                  	// #97
  412150:	str	w8, [x0]
  412154:	mov	w0, #0xffffffff            	// #-1
  412158:	ldp	x20, x19, [sp, #32]
  41215c:	ldp	x22, x21, [sp, #16]
  412160:	ldp	x29, x30, [sp], #48
  412164:	ret
  412168:	sub	sp, sp, #0x50
  41216c:	stp	x29, x30, [sp, #16]
  412170:	stp	x24, x23, [sp, #32]
  412174:	stp	x22, x21, [sp, #48]
  412178:	stp	x20, x19, [sp, #64]
  41217c:	add	x29, sp, #0x10
  412180:	cbz	w2, 412230 <ferror@plt+0xf7e0>
  412184:	mov	w19, w2
  412188:	mov	x20, x1
  41218c:	mov	x21, x0
  412190:	b	4121a4 <ferror@plt+0xf754>
  412194:	mov	w22, w8
  412198:	tbz	w8, #0, 412254 <ferror@plt+0xf804>
  41219c:	subs	w19, w19, #0x1
  4121a0:	b.eq	412230 <ferror@plt+0xf7e0>  // b.none
  4121a4:	add	x1, sp, #0x8
  4121a8:	mov	x0, x21
  4121ac:	mov	w2, wzr
  4121b0:	bl	402350 <strtoul@plt>
  4121b4:	lsr	x9, x0, #20
  4121b8:	mov	w8, wzr
  4121bc:	cbnz	x9, 412194 <ferror@plt+0xf744>
  4121c0:	ldr	x24, [sp, #8]
  4121c4:	cmp	x24, x21
  4121c8:	b.eq	412194 <ferror@plt+0xf744>  // b.none
  4121cc:	lsl	w0, w0, #12
  4121d0:	bl	412270 <ferror@plt+0xf820>
  4121d4:	str	w0, [x20]
  4121d8:	ldrb	w8, [x24]
  4121dc:	cmp	w8, #0x2f
  4121e0:	b.eq	41220c <ferror@plt+0xf7bc>  // b.none
  4121e4:	cbnz	w8, 412220 <ferror@plt+0xf7d0>
  4121e8:	mov	w23, w0
  4121ec:	mov	w0, #0x100                 	// #256
  4121f0:	bl	412270 <ferror@plt+0xf820>
  4121f4:	orr	w9, w0, w23
  4121f8:	mov	w22, #0x1                   	// #1
  4121fc:	mov	w8, wzr
  412200:	str	w9, [x20]
  412204:	tbnz	wzr, #0, 41219c <ferror@plt+0xf74c>
  412208:	b	412254 <ferror@plt+0xf804>
  41220c:	add	x21, x24, #0x1
  412210:	add	x20, x20, #0x4
  412214:	mov	w8, #0x1                   	// #1
  412218:	tbnz	w8, #0, 41219c <ferror@plt+0xf74c>
  41221c:	b	412254 <ferror@plt+0xf804>
  412220:	mov	w22, wzr
  412224:	mov	w8, wzr
  412228:	tbnz	wzr, #0, 41219c <ferror@plt+0xf74c>
  41222c:	b	412254 <ferror@plt+0xf804>
  412230:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  412234:	ldr	x8, [x8, #3984]
  412238:	adrp	x0, 419000 <ferror@plt+0x165b0>
  41223c:	add	x0, x0, #0x68c
  412240:	mov	w1, #0x18                  	// #24
  412244:	ldr	x3, [x8]
  412248:	mov	w2, #0x1                   	// #1
  41224c:	bl	402810 <fwrite@plt>
  412250:	mov	w22, wzr
  412254:	mov	w0, w22
  412258:	ldp	x20, x19, [sp, #64]
  41225c:	ldp	x22, x21, [sp, #48]
  412260:	ldp	x24, x23, [sp, #32]
  412264:	ldp	x29, x30, [sp, #16]
  412268:	add	sp, sp, #0x50
  41226c:	ret
  412270:	rev	w0, w0
  412274:	ret
  412278:	stp	x29, x30, [sp, #-32]!
  41227c:	str	x19, [sp, #16]
  412280:	mov	x19, x0
  412284:	mov	w0, #0x10                  	// #16
  412288:	mov	x29, sp
  41228c:	bl	402530 <malloc@plt>
  412290:	cbz	x0, 4122a0 <ferror@plt+0xf850>
  412294:	str	x19, [x0]
  412298:	str	wzr, [x0, #8]
  41229c:	strh	wzr, [x0, #12]
  4122a0:	ldr	x19, [sp, #16]
  4122a4:	ldp	x29, x30, [sp], #32
  4122a8:	ret
  4122ac:	stp	x29, x30, [sp, #-32]!
  4122b0:	stp	x20, x19, [sp, #16]
  4122b4:	ldr	x20, [x0]
  4122b8:	mov	x29, sp
  4122bc:	ldr	w8, [x20, #8]
  4122c0:	cbnz	w8, 4122f4 <ferror@plt+0xf8a4>
  4122c4:	ldr	x1, [x20]
  4122c8:	mov	x19, x0
  4122cc:	mov	w0, #0xa                   	// #10
  4122d0:	bl	402490 <fputc@plt>
  4122d4:	ldr	x0, [x20]
  4122d8:	bl	402840 <fflush@plt>
  4122dc:	mov	x0, x20
  4122e0:	bl	4027a0 <free@plt>
  4122e4:	str	xzr, [x19]
  4122e8:	ldp	x20, x19, [sp, #16]
  4122ec:	ldp	x29, x30, [sp], #32
  4122f0:	ret
  4122f4:	adrp	x0, 419000 <ferror@plt+0x165b0>
  4122f8:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4122fc:	adrp	x3, 419000 <ferror@plt+0x165b0>
  412300:	add	x0, x0, #0x6cd
  412304:	add	x1, x1, #0x6de
  412308:	add	x3, x3, #0x6ec
  41230c:	mov	w2, #0x6e                  	// #110
  412310:	bl	4029b0 <__assert_fail@plt>
  412314:	and	w8, w1, #0x1
  412318:	strb	w8, [x0, #12]
  41231c:	ret
  412320:	stp	x29, x30, [sp, #-32]!
  412324:	stp	x20, x19, [sp, #16]
  412328:	mov	x29, sp
  41232c:	mov	x20, x1
  412330:	mov	x19, x0
  412334:	bl	41237c <ferror@plt+0xf92c>
  412338:	mov	x0, x19
  41233c:	bl	4123b0 <ferror@plt+0xf960>
  412340:	mov	x0, x19
  412344:	mov	x1, x20
  412348:	strb	wzr, [x19, #13]
  41234c:	bl	4123e8 <ferror@plt+0xf998>
  412350:	ldr	x1, [x19]
  412354:	mov	w0, #0x3a                  	// #58
  412358:	bl	402460 <putc@plt>
  41235c:	ldrb	w8, [x19, #12]
  412360:	cbz	w8, 412370 <ferror@plt+0xf920>
  412364:	ldr	x1, [x19]
  412368:	mov	w0, #0x20                  	// #32
  41236c:	bl	402460 <putc@plt>
  412370:	ldp	x20, x19, [sp, #16]
  412374:	ldp	x29, x30, [sp], #32
  412378:	ret
  41237c:	stp	x29, x30, [sp, #-32]!
  412380:	str	x19, [sp, #16]
  412384:	mov	x19, x0
  412388:	ldrb	w0, [x0, #13]
  41238c:	mov	x29, sp
  412390:	cbz	w0, 41239c <ferror@plt+0xf94c>
  412394:	ldr	x1, [x19]
  412398:	bl	402460 <putc@plt>
  41239c:	mov	w8, #0x2c                  	// #44
  4123a0:	strb	w8, [x19, #13]
  4123a4:	ldr	x19, [sp, #16]
  4123a8:	ldp	x29, x30, [sp], #32
  4123ac:	ret
  4123b0:	stp	x29, x30, [sp, #-32]!
  4123b4:	ldrb	w8, [x0, #12]
  4123b8:	str	x19, [sp, #16]
  4123bc:	mov	x29, sp
  4123c0:	cbz	w8, 4123dc <ferror@plt+0xf98c>
  4123c4:	ldr	x1, [x0]
  4123c8:	mov	x19, x0
  4123cc:	mov	w0, #0xa                   	// #10
  4123d0:	bl	402460 <putc@plt>
  4123d4:	mov	x0, x19
  4123d8:	bl	412bbc <ferror@plt+0x1016c>
  4123dc:	ldr	x19, [sp, #16]
  4123e0:	ldp	x29, x30, [sp], #32
  4123e4:	ret
  4123e8:	stp	x29, x30, [sp, #-96]!
  4123ec:	stp	x28, x27, [sp, #16]
  4123f0:	stp	x26, x25, [sp, #32]
  4123f4:	stp	x24, x23, [sp, #48]
  4123f8:	stp	x22, x21, [sp, #64]
  4123fc:	stp	x20, x19, [sp, #80]
  412400:	ldr	x8, [x0]
  412404:	mov	x19, x0
  412408:	mov	x20, x1
  41240c:	mov	w0, #0x22                  	// #34
  412410:	mov	x1, x8
  412414:	mov	x29, sp
  412418:	bl	402460 <putc@plt>
  41241c:	adrp	x21, 419000 <ferror@plt+0x165b0>
  412420:	adrp	x22, 419000 <ferror@plt+0x165b0>
  412424:	adrp	x23, 419000 <ferror@plt+0x165b0>
  412428:	adrp	x24, 419000 <ferror@plt+0x165b0>
  41242c:	adrp	x25, 419000 <ferror@plt+0x165b0>
  412430:	adrp	x26, 419000 <ferror@plt+0x165b0>
  412434:	adrp	x27, 419000 <ferror@plt+0x165b0>
  412438:	adrp	x28, 419000 <ferror@plt+0x165b0>
  41243c:	add	x21, x21, #0x6a5
  412440:	add	x22, x22, #0x737
  412444:	add	x23, x23, #0x72b
  412448:	add	x24, x24, #0x72e
  41244c:	add	x25, x25, #0x734
  412450:	add	x26, x26, #0x731
  412454:	add	x27, x27, #0x73d
  412458:	add	x28, x28, #0x740
  41245c:	b	41246c <ferror@plt+0xfa1c>
  412460:	ldr	x1, [x19]
  412464:	bl	402460 <putc@plt>
  412468:	add	x20, x20, #0x1
  41246c:	ldrb	w0, [x20]
  412470:	cmp	w0, #0x27
  412474:	b.hi	4124a4 <ferror@plt+0xfa54>  // b.pmore
  412478:	adr	x8, 412460 <ferror@plt+0xfa10>
  41247c:	ldrb	w9, [x21, x0]
  412480:	add	x8, x8, x9, lsl #2
  412484:	br	x8
  412488:	ldr	x3, [x19]
  41248c:	mov	w1, #0x2                   	// #2
  412490:	mov	w2, #0x1                   	// #1
  412494:	mov	x0, x22
  412498:	bl	402810 <fwrite@plt>
  41249c:	add	x20, x20, #0x1
  4124a0:	b	41246c <ferror@plt+0xfa1c>
  4124a4:	cmp	w0, #0x5c
  4124a8:	b.ne	412460 <ferror@plt+0xfa10>  // b.any
  4124ac:	ldr	x3, [x19]
  4124b0:	adrp	x0, 419000 <ferror@plt+0x165b0>
  4124b4:	mov	w1, #0x2                   	// #2
  4124b8:	mov	w2, #0x1                   	// #1
  4124bc:	add	x0, x0, #0x73a
  4124c0:	bl	402810 <fwrite@plt>
  4124c4:	add	x20, x20, #0x1
  4124c8:	b	41246c <ferror@plt+0xfa1c>
  4124cc:	ldr	x3, [x19]
  4124d0:	mov	w1, #0x2                   	// #2
  4124d4:	mov	w2, #0x1                   	// #1
  4124d8:	mov	x0, x23
  4124dc:	bl	402810 <fwrite@plt>
  4124e0:	add	x20, x20, #0x1
  4124e4:	b	41246c <ferror@plt+0xfa1c>
  4124e8:	ldr	x3, [x19]
  4124ec:	mov	w1, #0x2                   	// #2
  4124f0:	mov	w2, #0x1                   	// #1
  4124f4:	mov	x0, x24
  4124f8:	bl	402810 <fwrite@plt>
  4124fc:	add	x20, x20, #0x1
  412500:	b	41246c <ferror@plt+0xfa1c>
  412504:	ldr	x3, [x19]
  412508:	mov	w1, #0x2                   	// #2
  41250c:	mov	w2, #0x1                   	// #1
  412510:	mov	x0, x25
  412514:	bl	402810 <fwrite@plt>
  412518:	add	x20, x20, #0x1
  41251c:	b	41246c <ferror@plt+0xfa1c>
  412520:	ldr	x3, [x19]
  412524:	mov	w1, #0x2                   	// #2
  412528:	mov	w2, #0x1                   	// #1
  41252c:	mov	x0, x26
  412530:	bl	402810 <fwrite@plt>
  412534:	add	x20, x20, #0x1
  412538:	b	41246c <ferror@plt+0xfa1c>
  41253c:	ldr	x3, [x19]
  412540:	mov	w1, #0x2                   	// #2
  412544:	mov	w2, #0x1                   	// #1
  412548:	mov	x0, x27
  41254c:	bl	402810 <fwrite@plt>
  412550:	add	x20, x20, #0x1
  412554:	b	41246c <ferror@plt+0xfa1c>
  412558:	ldr	x3, [x19]
  41255c:	mov	w1, #0x2                   	// #2
  412560:	mov	w2, #0x1                   	// #1
  412564:	mov	x0, x28
  412568:	bl	402810 <fwrite@plt>
  41256c:	add	x20, x20, #0x1
  412570:	b	41246c <ferror@plt+0xfa1c>
  412574:	ldr	x1, [x19]
  412578:	mov	w0, #0x22                  	// #34
  41257c:	bl	402460 <putc@plt>
  412580:	ldp	x20, x19, [sp, #80]
  412584:	ldp	x22, x21, [sp, #64]
  412588:	ldp	x24, x23, [sp, #48]
  41258c:	ldp	x26, x25, [sp, #32]
  412590:	ldp	x28, x27, [sp, #16]
  412594:	ldp	x29, x30, [sp], #96
  412598:	ret
  41259c:	sub	sp, sp, #0x120
  4125a0:	stp	x29, x30, [sp, #240]
  4125a4:	add	x29, sp, #0xf0
  4125a8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4125ac:	mov	x9, sp
  4125b0:	sub	x10, x29, #0x70
  4125b4:	movk	x8, #0xff80, lsl #32
  4125b8:	add	x11, x29, #0x30
  4125bc:	add	x9, x9, #0x80
  4125c0:	add	x10, x10, #0x30
  4125c4:	str	x28, [sp, #256]
  4125c8:	stp	x20, x19, [sp, #272]
  4125cc:	mov	x19, x1
  4125d0:	mov	x20, x0
  4125d4:	stp	x2, x3, [x29, #-112]
  4125d8:	stp	x4, x5, [x29, #-96]
  4125dc:	stp	x6, x7, [x29, #-80]
  4125e0:	stp	q1, q2, [sp, #16]
  4125e4:	stp	q3, q4, [sp, #48]
  4125e8:	str	q0, [sp]
  4125ec:	stp	q5, q6, [sp, #80]
  4125f0:	str	q7, [sp, #112]
  4125f4:	stp	x9, x8, [x29, #-16]
  4125f8:	stp	x11, x10, [x29, #-32]
  4125fc:	bl	41237c <ferror@plt+0xf92c>
  412600:	ldp	q0, q1, [x29, #-32]
  412604:	ldr	x0, [x20]
  412608:	sub	x2, x29, #0x40
  41260c:	mov	x1, x19
  412610:	stp	q0, q1, [x29, #-64]
  412614:	bl	402990 <vfprintf@plt>
  412618:	ldp	x20, x19, [sp, #272]
  41261c:	ldr	x28, [sp, #256]
  412620:	ldp	x29, x30, [sp, #240]
  412624:	add	sp, sp, #0x120
  412628:	ret
  41262c:	stp	x29, x30, [sp, #-16]!
  412630:	mov	w1, #0x7b                  	// #123
  412634:	mov	x29, sp
  412638:	bl	412644 <ferror@plt+0xfbf4>
  41263c:	ldp	x29, x30, [sp], #16
  412640:	ret
  412644:	stp	x29, x30, [sp, #-32]!
  412648:	stp	x20, x19, [sp, #16]
  41264c:	mov	x29, sp
  412650:	mov	w19, w1
  412654:	mov	x20, x0
  412658:	bl	41237c <ferror@plt+0xf92c>
  41265c:	ldr	x1, [x20]
  412660:	mov	w0, w19
  412664:	bl	402460 <putc@plt>
  412668:	ldr	w8, [x20, #8]
  41266c:	strb	wzr, [x20, #13]
  412670:	add	w8, w8, #0x1
  412674:	str	w8, [x20, #8]
  412678:	ldp	x20, x19, [sp, #16]
  41267c:	ldp	x29, x30, [sp], #32
  412680:	ret
  412684:	stp	x29, x30, [sp, #-16]!
  412688:	mov	w1, #0x7d                  	// #125
  41268c:	mov	x29, sp
  412690:	bl	41269c <ferror@plt+0xfc4c>
  412694:	ldp	x29, x30, [sp], #16
  412698:	ret
  41269c:	stp	x29, x30, [sp, #-32]!
  4126a0:	stp	x20, x19, [sp, #16]
  4126a4:	ldr	w8, [x0, #8]
  4126a8:	mov	x29, sp
  4126ac:	cbz	w8, 4126f0 <ferror@plt+0xfca0>
  4126b0:	ldrb	w9, [x0, #13]
  4126b4:	mov	x19, x0
  4126b8:	mov	w20, w1
  4126bc:	sub	w8, w8, #0x1
  4126c0:	str	w8, [x0, #8]
  4126c4:	cbz	w9, 4126d0 <ferror@plt+0xfc80>
  4126c8:	mov	x0, x19
  4126cc:	bl	4123b0 <ferror@plt+0xf960>
  4126d0:	ldr	x1, [x19]
  4126d4:	mov	w0, w20
  4126d8:	bl	402460 <putc@plt>
  4126dc:	mov	w8, #0x2c                  	// #44
  4126e0:	strb	w8, [x19, #13]
  4126e4:	ldp	x20, x19, [sp, #16]
  4126e8:	ldp	x29, x30, [sp], #32
  4126ec:	ret
  4126f0:	adrp	x0, 419000 <ferror@plt+0x165b0>
  4126f4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4126f8:	adrp	x3, 419000 <ferror@plt+0x165b0>
  4126fc:	add	x0, x0, #0x743
  412700:	add	x1, x1, #0x6de
  412704:	add	x3, x3, #0x753
  412708:	mov	w2, #0x85                  	// #133
  41270c:	bl	4029b0 <__assert_fail@plt>
  412710:	stp	x29, x30, [sp, #-32]!
  412714:	mov	w1, #0x5b                  	// #91
  412718:	str	x19, [sp, #16]
  41271c:	mov	x29, sp
  412720:	mov	x19, x0
  412724:	bl	412644 <ferror@plt+0xfbf4>
  412728:	ldrb	w8, [x19, #12]
  41272c:	cbz	w8, 41273c <ferror@plt+0xfcec>
  412730:	ldr	x1, [x19]
  412734:	mov	w0, #0x20                  	// #32
  412738:	bl	402460 <putc@plt>
  41273c:	ldr	x19, [sp, #16]
  412740:	ldp	x29, x30, [sp], #32
  412744:	ret
  412748:	stp	x29, x30, [sp, #-32]!
  41274c:	ldrb	w8, [x0, #12]
  412750:	str	x19, [sp, #16]
  412754:	mov	x19, x0
  412758:	mov	x29, sp
  41275c:	cbz	w8, 412774 <ferror@plt+0xfd24>
  412760:	ldrb	w8, [x19, #13]
  412764:	cbz	w8, 412774 <ferror@plt+0xfd24>
  412768:	ldr	x1, [x19]
  41276c:	mov	w0, #0x20                  	// #32
  412770:	bl	402460 <putc@plt>
  412774:	mov	w1, #0x5d                  	// #93
  412778:	mov	x0, x19
  41277c:	strb	wzr, [x19, #13]
  412780:	bl	41269c <ferror@plt+0xfc4c>
  412784:	ldr	x19, [sp, #16]
  412788:	ldp	x29, x30, [sp], #32
  41278c:	ret
  412790:	stp	x29, x30, [sp, #-32]!
  412794:	stp	x20, x19, [sp, #16]
  412798:	mov	x29, sp
  41279c:	mov	x19, x1
  4127a0:	mov	x20, x0
  4127a4:	bl	41237c <ferror@plt+0xf92c>
  4127a8:	mov	x0, x20
  4127ac:	mov	x1, x19
  4127b0:	bl	4123e8 <ferror@plt+0xf998>
  4127b4:	ldp	x20, x19, [sp, #16]
  4127b8:	ldp	x29, x30, [sp], #32
  4127bc:	ret
  4127c0:	stp	x29, x30, [sp, #-16]!
  4127c4:	adrp	x8, 419000 <ferror@plt+0x165b0>
  4127c8:	adrp	x9, 419000 <ferror@plt+0x165b0>
  4127cc:	add	x8, x8, #0x5b2
  4127d0:	add	x9, x9, #0x5ad
  4127d4:	tst	w1, #0x1
  4127d8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4127dc:	csel	x2, x9, x8, ne  // ne = any
  4127e0:	add	x1, x1, #0xc31
  4127e4:	mov	x29, sp
  4127e8:	bl	41259c <ferror@plt+0xfb4c>
  4127ec:	ldp	x29, x30, [sp], #16
  4127f0:	ret
  4127f4:	stp	x29, x30, [sp, #-16]!
  4127f8:	adrp	x1, 417000 <ferror@plt+0x145b0>
  4127fc:	add	x1, x1, #0xb11
  412800:	mov	x29, sp
  412804:	bl	41259c <ferror@plt+0xfb4c>
  412808:	ldp	x29, x30, [sp], #16
  41280c:	ret
  412810:	stp	x29, x30, [sp, #-16]!
  412814:	adrp	x1, 417000 <ferror@plt+0x145b0>
  412818:	add	x1, x1, #0xfa5
  41281c:	mov	x29, sp
  412820:	bl	41259c <ferror@plt+0xfb4c>
  412824:	ldp	x29, x30, [sp], #16
  412828:	ret
  41282c:	stp	x29, x30, [sp, #-16]!
  412830:	and	w2, w1, #0xff
  412834:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412838:	add	x1, x1, #0x711
  41283c:	mov	x29, sp
  412840:	bl	41259c <ferror@plt+0xfb4c>
  412844:	ldp	x29, x30, [sp], #16
  412848:	ret
  41284c:	stp	x29, x30, [sp, #-16]!
  412850:	and	w2, w1, #0xffff
  412854:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412858:	add	x1, x1, #0x716
  41285c:	mov	x29, sp
  412860:	bl	41259c <ferror@plt+0xfb4c>
  412864:	ldp	x29, x30, [sp], #16
  412868:	ret
  41286c:	stp	x29, x30, [sp, #-16]!
  412870:	mov	w2, w1
  412874:	adrp	x1, 418000 <ferror@plt+0x155b0>
  412878:	add	x1, x1, #0x5ea
  41287c:	mov	x29, sp
  412880:	bl	41259c <ferror@plt+0xfb4c>
  412884:	ldp	x29, x30, [sp], #16
  412888:	ret
  41288c:	stp	x29, x30, [sp, #-16]!
  412890:	mov	x2, x1
  412894:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412898:	add	x1, x1, #0x71a
  41289c:	mov	x29, sp
  4128a0:	bl	41259c <ferror@plt+0xfb4c>
  4128a4:	ldp	x29, x30, [sp], #16
  4128a8:	ret
  4128ac:	stp	x29, x30, [sp, #-16]!
  4128b0:	mov	x2, x1
  4128b4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4128b8:	add	x1, x1, #0x71e
  4128bc:	mov	x29, sp
  4128c0:	bl	41259c <ferror@plt+0xfb4c>
  4128c4:	ldp	x29, x30, [sp], #16
  4128c8:	ret
  4128cc:	stp	x29, x30, [sp, #-16]!
  4128d0:	mov	x2, x1
  4128d4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4128d8:	add	x1, x1, #0x71a
  4128dc:	mov	x29, sp
  4128e0:	bl	41259c <ferror@plt+0xfb4c>
  4128e4:	ldp	x29, x30, [sp], #16
  4128e8:	ret
  4128ec:	stp	x29, x30, [sp, #-16]!
  4128f0:	mov	x2, x1
  4128f4:	adrp	x1, 418000 <ferror@plt+0x155b0>
  4128f8:	add	x1, x1, #0x2f
  4128fc:	mov	x29, sp
  412900:	bl	41259c <ferror@plt+0xfb4c>
  412904:	ldp	x29, x30, [sp], #16
  412908:	ret
  41290c:	stp	x29, x30, [sp, #-16]!
  412910:	mov	w2, w1
  412914:	adrp	x1, 417000 <ferror@plt+0x145b0>
  412918:	add	x1, x1, #0xb89
  41291c:	mov	x29, sp
  412920:	bl	41259c <ferror@plt+0xfb4c>
  412924:	ldp	x29, x30, [sp], #16
  412928:	ret
  41292c:	stp	x29, x30, [sp, #-16]!
  412930:	mov	x2, x1
  412934:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412938:	add	x1, x1, #0x722
  41293c:	mov	x29, sp
  412940:	bl	41259c <ferror@plt+0xfb4c>
  412944:	ldp	x29, x30, [sp], #16
  412948:	ret
  41294c:	stp	x29, x30, [sp, #-32]!
  412950:	stp	x20, x19, [sp, #16]
  412954:	mov	x29, sp
  412958:	mov	x19, x2
  41295c:	mov	x20, x0
  412960:	bl	412320 <ferror@plt+0xf8d0>
  412964:	mov	x0, x20
  412968:	mov	x1, x19
  41296c:	bl	412790 <ferror@plt+0xfd40>
  412970:	ldp	x20, x19, [sp, #16]
  412974:	ldp	x29, x30, [sp], #32
  412978:	ret
  41297c:	stp	x29, x30, [sp, #-32]!
  412980:	stp	x20, x19, [sp, #16]
  412984:	mov	x29, sp
  412988:	mov	w19, w2
  41298c:	mov	x20, x0
  412990:	bl	412320 <ferror@plt+0xf8d0>
  412994:	and	w1, w19, #0x1
  412998:	mov	x0, x20
  41299c:	bl	4127c0 <ferror@plt+0xfd70>
  4129a0:	ldp	x20, x19, [sp, #16]
  4129a4:	ldp	x29, x30, [sp], #32
  4129a8:	ret
  4129ac:	str	d8, [sp, #-32]!
  4129b0:	stp	x29, x30, [sp, #8]
  4129b4:	str	x19, [sp, #24]
  4129b8:	mov	x29, sp
  4129bc:	mov	v8.16b, v0.16b
  4129c0:	mov	x19, x0
  4129c4:	bl	412320 <ferror@plt+0xf8d0>
  4129c8:	mov	x0, x19
  4129cc:	mov	v0.16b, v8.16b
  4129d0:	bl	412810 <ferror@plt+0xfdc0>
  4129d4:	ldr	x19, [sp, #24]
  4129d8:	ldp	x29, x30, [sp, #8]
  4129dc:	ldr	d8, [sp], #32
  4129e0:	ret
  4129e4:	stp	x29, x30, [sp, #-32]!
  4129e8:	stp	x20, x19, [sp, #16]
  4129ec:	mov	x29, sp
  4129f0:	mov	w19, w2
  4129f4:	mov	x20, x0
  4129f8:	bl	412320 <ferror@plt+0xf8d0>
  4129fc:	mov	x0, x20
  412a00:	mov	w1, w19
  412a04:	bl	41286c <ferror@plt+0xfe1c>
  412a08:	ldp	x20, x19, [sp, #16]
  412a0c:	ldp	x29, x30, [sp], #32
  412a10:	ret
  412a14:	stp	x29, x30, [sp, #-32]!
  412a18:	stp	x20, x19, [sp, #16]
  412a1c:	mov	x29, sp
  412a20:	mov	x19, x2
  412a24:	mov	x20, x0
  412a28:	bl	412320 <ferror@plt+0xf8d0>
  412a2c:	mov	x0, x20
  412a30:	mov	x1, x19
  412a34:	bl	41288c <ferror@plt+0xfe3c>
  412a38:	ldp	x20, x19, [sp, #16]
  412a3c:	ldp	x29, x30, [sp], #32
  412a40:	ret
  412a44:	stp	x29, x30, [sp, #-32]!
  412a48:	stp	x20, x19, [sp, #16]
  412a4c:	mov	x29, sp
  412a50:	mov	x19, x2
  412a54:	mov	x20, x0
  412a58:	bl	412320 <ferror@plt+0xf8d0>
  412a5c:	mov	x0, x20
  412a60:	mov	x1, x19
  412a64:	bl	4128ac <ferror@plt+0xfe5c>
  412a68:	ldp	x20, x19, [sp, #16]
  412a6c:	ldp	x29, x30, [sp], #32
  412a70:	ret
  412a74:	stp	x29, x30, [sp, #-32]!
  412a78:	stp	x20, x19, [sp, #16]
  412a7c:	mov	x29, sp
  412a80:	mov	w19, w2
  412a84:	mov	x20, x0
  412a88:	bl	412320 <ferror@plt+0xf8d0>
  412a8c:	mov	x0, x20
  412a90:	mov	w1, w19
  412a94:	bl	41282c <ferror@plt+0xfddc>
  412a98:	ldp	x20, x19, [sp, #16]
  412a9c:	ldp	x29, x30, [sp], #32
  412aa0:	ret
  412aa4:	stp	x29, x30, [sp, #-32]!
  412aa8:	stp	x20, x19, [sp, #16]
  412aac:	mov	x29, sp
  412ab0:	mov	w19, w2
  412ab4:	mov	x20, x0
  412ab8:	bl	412320 <ferror@plt+0xf8d0>
  412abc:	mov	x0, x20
  412ac0:	mov	w1, w19
  412ac4:	bl	41284c <ferror@plt+0xfdfc>
  412ac8:	ldp	x20, x19, [sp, #16]
  412acc:	ldp	x29, x30, [sp], #32
  412ad0:	ret
  412ad4:	stp	x29, x30, [sp, #-32]!
  412ad8:	stp	x20, x19, [sp, #16]
  412adc:	mov	x29, sp
  412ae0:	mov	x19, x2
  412ae4:	mov	x20, x0
  412ae8:	bl	412320 <ferror@plt+0xf8d0>
  412aec:	mov	x0, x20
  412af0:	mov	x1, x19
  412af4:	bl	4128cc <ferror@plt+0xfe7c>
  412af8:	ldp	x20, x19, [sp, #16]
  412afc:	ldp	x29, x30, [sp], #32
  412b00:	ret
  412b04:	stp	x29, x30, [sp, #-32]!
  412b08:	stp	x20, x19, [sp, #16]
  412b0c:	mov	x29, sp
  412b10:	mov	x19, x2
  412b14:	mov	x20, x0
  412b18:	bl	412320 <ferror@plt+0xf8d0>
  412b1c:	mov	x0, x20
  412b20:	mov	x1, x19
  412b24:	bl	4128ec <ferror@plt+0xfe9c>
  412b28:	ldp	x20, x19, [sp, #16]
  412b2c:	ldp	x29, x30, [sp], #32
  412b30:	ret
  412b34:	stp	x29, x30, [sp, #-32]!
  412b38:	stp	x20, x19, [sp, #16]
  412b3c:	mov	x29, sp
  412b40:	mov	w19, w2
  412b44:	mov	x20, x0
  412b48:	bl	412320 <ferror@plt+0xf8d0>
  412b4c:	mov	x0, x20
  412b50:	mov	w1, w19
  412b54:	bl	41290c <ferror@plt+0xfebc>
  412b58:	ldp	x20, x19, [sp, #16]
  412b5c:	ldp	x29, x30, [sp], #32
  412b60:	ret
  412b64:	stp	x29, x30, [sp, #-32]!
  412b68:	stp	x20, x19, [sp, #16]
  412b6c:	mov	x29, sp
  412b70:	mov	x19, x2
  412b74:	mov	x20, x0
  412b78:	bl	412320 <ferror@plt+0xf8d0>
  412b7c:	mov	x0, x20
  412b80:	mov	x1, x19
  412b84:	bl	41292c <ferror@plt+0xfedc>
  412b88:	ldp	x20, x19, [sp, #16]
  412b8c:	ldp	x29, x30, [sp], #32
  412b90:	ret
  412b94:	stp	x29, x30, [sp, #-32]!
  412b98:	str	x19, [sp, #16]
  412b9c:	mov	x29, sp
  412ba0:	mov	x19, x0
  412ba4:	bl	412320 <ferror@plt+0xf8d0>
  412ba8:	mov	x0, x19
  412bac:	bl	4127f4 <ferror@plt+0xfda4>
  412bb0:	ldr	x19, [sp, #16]
  412bb4:	ldp	x29, x30, [sp], #32
  412bb8:	ret
  412bbc:	stp	x29, x30, [sp, #-48]!
  412bc0:	stp	x20, x19, [sp, #32]
  412bc4:	ldr	w8, [x0, #8]
  412bc8:	str	x21, [sp, #16]
  412bcc:	mov	x29, sp
  412bd0:	cbz	w8, 412c08 <ferror@plt+0x101b8>
  412bd4:	adrp	x20, 419000 <ferror@plt+0x165b0>
  412bd8:	mov	x19, x0
  412bdc:	mov	w21, wzr
  412be0:	add	x20, x20, #0x726
  412be4:	ldr	x3, [x19]
  412be8:	mov	w1, #0x4                   	// #4
  412bec:	mov	w2, #0x1                   	// #1
  412bf0:	mov	x0, x20
  412bf4:	bl	402810 <fwrite@plt>
  412bf8:	ldr	w8, [x19, #8]
  412bfc:	add	w21, w21, #0x1
  412c00:	cmp	w21, w8
  412c04:	b.cc	412be4 <ferror@plt+0x10194>  // b.lo, b.ul, b.last
  412c08:	ldp	x20, x19, [sp, #32]
  412c0c:	ldr	x21, [sp, #16]
  412c10:	ldp	x29, x30, [sp], #48
  412c14:	ret
  412c18:	mov	w0, wzr
  412c1c:	ret
  412c20:	mov	w0, wzr
  412c24:	ret
  412c28:	stp	x29, x30, [sp, #-32]!
  412c2c:	mov	x29, sp
  412c30:	mov	w8, #0x1                   	// #1
  412c34:	str	w8, [x29, #28]
  412c38:	str	x19, [sp, #16]
  412c3c:	mov	x19, x0
  412c40:	ldr	w0, [x0]
  412c44:	add	x3, x29, #0x1c
  412c48:	mov	w1, #0x10e                 	// #270
  412c4c:	mov	w2, #0xc                   	// #12
  412c50:	mov	w4, #0x4                   	// #4
  412c54:	bl	402540 <setsockopt@plt>
  412c58:	tbnz	w0, #31, 412c68 <ferror@plt+0x10218>
  412c5c:	ldr	w8, [x19, #48]
  412c60:	orr	w8, w8, #0x4
  412c64:	str	w8, [x19, #48]
  412c68:	ldr	x19, [sp, #16]
  412c6c:	ldp	x29, x30, [sp], #32
  412c70:	ret
  412c74:	sub	sp, sp, #0x20
  412c78:	stp	x29, x30, [sp, #16]
  412c7c:	add	x29, sp, #0x10
  412c80:	stur	w1, [x29, #-4]
  412c84:	ldr	w0, [x0]
  412c88:	sub	x3, x29, #0x4
  412c8c:	mov	w1, #0x10e                 	// #270
  412c90:	mov	w2, #0x1                   	// #1
  412c94:	mov	w4, #0x4                   	// #4
  412c98:	bl	402540 <setsockopt@plt>
  412c9c:	ldp	x29, x30, [sp, #16]
  412ca0:	add	sp, sp, #0x20
  412ca4:	ret
  412ca8:	stp	x29, x30, [sp, #-32]!
  412cac:	str	x19, [sp, #16]
  412cb0:	mov	x19, x0
  412cb4:	ldr	w0, [x0]
  412cb8:	mov	x29, sp
  412cbc:	tbnz	w0, #31, 412ccc <ferror@plt+0x1027c>
  412cc0:	bl	402670 <close@plt>
  412cc4:	mov	w8, #0xffffffff            	// #-1
  412cc8:	str	w8, [x19]
  412ccc:	ldr	x19, [sp, #16]
  412cd0:	ldp	x29, x30, [sp], #32
  412cd4:	ret
  412cd8:	sub	sp, sp, #0x40
  412cdc:	stp	x29, x30, [sp, #16]
  412ce0:	stp	x20, x19, [sp, #48]
  412ce4:	add	x29, sp, #0x10
  412ce8:	mov	w20, w1
  412cec:	mov	w8, #0x8000                	// #32768
  412cf0:	mov	w9, #0x1                   	// #1
  412cf4:	movi	v0.2d, #0x0
  412cf8:	mov	w1, #0x3                   	// #3
  412cfc:	str	x21, [sp, #32]
  412d00:	mov	x19, x0
  412d04:	str	w8, [x29, #24]
  412d08:	stur	w9, [x29, #-4]
  412d0c:	stp	q0, q0, [x0, #16]
  412d10:	str	xzr, [x0, #48]
  412d14:	str	q0, [x0]
  412d18:	str	w2, [x0, #36]
  412d1c:	mov	w0, #0x10                  	// #16
  412d20:	movk	w1, #0x8, lsl #16
  412d24:	bl	402830 <socket@plt>
  412d28:	str	w0, [x19]
  412d2c:	tbnz	w0, #31, 412df4 <ferror@plt+0x103a4>
  412d30:	add	x3, x29, #0x18
  412d34:	mov	w1, #0x1                   	// #1
  412d38:	mov	w2, #0x7                   	// #7
  412d3c:	mov	w4, #0x4                   	// #4
  412d40:	bl	402540 <setsockopt@plt>
  412d44:	tbnz	w0, #31, 412e00 <ferror@plt+0x103b0>
  412d48:	adrp	x3, 42a000 <ferror@plt+0x275b0>
  412d4c:	ldr	w0, [x19]
  412d50:	ldr	x3, [x3, #4024]
  412d54:	mov	w1, #0x1                   	// #1
  412d58:	mov	w2, #0x8                   	// #8
  412d5c:	mov	w4, #0x4                   	// #4
  412d60:	bl	402540 <setsockopt@plt>
  412d64:	tbnz	w0, #31, 412e0c <ferror@plt+0x103bc>
  412d68:	ldr	w0, [x19]
  412d6c:	sub	x3, x29, #0x4
  412d70:	mov	w1, #0x10e                 	// #270
  412d74:	mov	w2, #0xb                   	// #11
  412d78:	mov	w4, #0x4                   	// #4
  412d7c:	bl	402540 <setsockopt@plt>
  412d80:	mov	x21, x19
  412d84:	str	xzr, [x21, #4]!
  412d88:	mov	w8, #0x10                  	// #16
  412d8c:	strh	w8, [x21]
  412d90:	ldr	w0, [x19]
  412d94:	mov	w2, #0xc                   	// #12
  412d98:	mov	x1, x21
  412d9c:	str	w20, [x19, #12]
  412da0:	mov	w20, #0xc                   	// #12
  412da4:	bl	402400 <bind@plt>
  412da8:	tbnz	w0, #31, 412e18 <ferror@plt+0x103c8>
  412dac:	str	w20, [x29, #28]
  412db0:	ldr	w0, [x19]
  412db4:	add	x2, x29, #0x1c
  412db8:	mov	x1, x21
  412dbc:	bl	4029f0 <getsockname@plt>
  412dc0:	tbnz	w0, #31, 412e24 <ferror@plt+0x103d4>
  412dc4:	ldr	w2, [x29, #28]
  412dc8:	cmp	w2, #0xc
  412dcc:	b.ne	412e34 <ferror@plt+0x103e4>  // b.any
  412dd0:	ldrh	w2, [x21]
  412dd4:	cmp	w2, #0x10
  412dd8:	b.ne	412e48 <ferror@plt+0x103f8>  // b.any
  412ddc:	mov	x0, xzr
  412de0:	bl	402520 <time@plt>
  412de4:	mov	x8, x0
  412de8:	mov	w0, wzr
  412dec:	str	w8, [x19, #28]
  412df0:	b	412e64 <ferror@plt+0x10414>
  412df4:	adrp	x0, 419000 <ferror@plt+0x165b0>
  412df8:	add	x0, x0, #0x778
  412dfc:	b	412e2c <ferror@plt+0x103dc>
  412e00:	adrp	x0, 419000 <ferror@plt+0x165b0>
  412e04:	add	x0, x0, #0x793
  412e08:	b	412e2c <ferror@plt+0x103dc>
  412e0c:	adrp	x0, 419000 <ferror@plt+0x165b0>
  412e10:	add	x0, x0, #0x79d
  412e14:	b	412e2c <ferror@plt+0x103dc>
  412e18:	adrp	x0, 419000 <ferror@plt+0x165b0>
  412e1c:	add	x0, x0, #0x7a7
  412e20:	b	412e2c <ferror@plt+0x103dc>
  412e24:	adrp	x0, 419000 <ferror@plt+0x165b0>
  412e28:	add	x0, x0, #0x7c2
  412e2c:	bl	402390 <perror@plt>
  412e30:	b	412e60 <ferror@plt+0x10410>
  412e34:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  412e38:	ldr	x8, [x8, #3984]
  412e3c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412e40:	add	x1, x1, #0x7d5
  412e44:	b	412e58 <ferror@plt+0x10408>
  412e48:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  412e4c:	ldr	x8, [x8, #3984]
  412e50:	adrp	x1, 419000 <ferror@plt+0x165b0>
  412e54:	add	x1, x1, #0x7ee
  412e58:	ldr	x0, [x8]
  412e5c:	bl	402a10 <fprintf@plt>
  412e60:	mov	w0, #0xffffffff            	// #-1
  412e64:	ldp	x20, x19, [sp, #48]
  412e68:	ldr	x21, [sp, #32]
  412e6c:	ldp	x29, x30, [sp, #16]
  412e70:	add	sp, sp, #0x40
  412e74:	ret
  412e78:	stp	x29, x30, [sp, #-16]!
  412e7c:	mov	w2, wzr
  412e80:	mov	x29, sp
  412e84:	bl	412cd8 <ferror@plt+0x10288>
  412e88:	ldp	x29, x30, [sp], #16
  412e8c:	ret
  412e90:	sub	sp, sp, #0xc0
  412e94:	mov	x8, #0x18                  	// #24
  412e98:	movk	x8, #0x6a, lsl #32
  412e9c:	movi	v0.2d, #0x0
  412ea0:	movk	x8, #0x301, lsl #48
  412ea4:	stp	x29, x30, [sp, #160]
  412ea8:	str	xzr, [sp, #144]
  412eac:	stp	q0, q0, [sp, #112]
  412eb0:	stp	q0, q0, [sp, #80]
  412eb4:	stp	q0, q0, [sp, #48]
  412eb8:	stp	q0, q0, [sp, #16]
  412ebc:	str	q0, [sp]
  412ec0:	str	x8, [sp]
  412ec4:	ldr	w8, [x0, #28]
  412ec8:	str	x19, [sp, #176]
  412ecc:	mov	x19, x0
  412ed0:	add	x29, sp, #0xa0
  412ed4:	add	w8, w8, #0x1
  412ed8:	stp	w8, w8, [x0, #28]
  412edc:	str	w8, [sp, #8]
  412ee0:	strb	w1, [sp, #16]
  412ee4:	cbz	x2, 412ef8 <ferror@plt+0x104a8>
  412ee8:	mov	x0, sp
  412eec:	mov	w1, #0x98                  	// #152
  412ef0:	blr	x2
  412ef4:	cbnz	w0, 412f0c <ferror@plt+0x104bc>
  412ef8:	ldr	w0, [x19]
  412efc:	mov	x1, sp
  412f00:	mov	w2, #0x98                  	// #152
  412f04:	mov	w3, wzr
  412f08:	bl	4027d0 <send@plt>
  412f0c:	ldr	x19, [sp, #176]
  412f10:	ldp	x29, x30, [sp, #160]
  412f14:	add	sp, sp, #0xc0
  412f18:	ret
  412f1c:	sub	sp, sp, #0xc0
  412f20:	mov	x8, #0x18                  	// #24
  412f24:	movk	x8, #0x16, lsl #32
  412f28:	movi	v0.2d, #0x0
  412f2c:	movk	x8, #0x301, lsl #48
  412f30:	stp	x29, x30, [sp, #160]
  412f34:	str	xzr, [sp, #144]
  412f38:	stp	q0, q0, [sp, #112]
  412f3c:	stp	q0, q0, [sp, #80]
  412f40:	stp	q0, q0, [sp, #48]
  412f44:	stp	q0, q0, [sp, #16]
  412f48:	str	q0, [sp]
  412f4c:	str	x8, [sp]
  412f50:	ldr	w8, [x0, #28]
  412f54:	str	x19, [sp, #176]
  412f58:	mov	x19, x0
  412f5c:	add	x29, sp, #0xa0
  412f60:	add	w8, w8, #0x1
  412f64:	stp	w8, w8, [x0, #28]
  412f68:	str	w8, [sp, #8]
  412f6c:	strb	w1, [sp, #16]
  412f70:	cbz	x2, 412f84 <ferror@plt+0x10534>
  412f74:	mov	x0, sp
  412f78:	mov	w1, #0x98                  	// #152
  412f7c:	blr	x2
  412f80:	cbnz	w0, 412f98 <ferror@plt+0x10548>
  412f84:	ldr	w0, [x19]
  412f88:	mov	x1, sp
  412f8c:	mov	w2, #0x98                  	// #152
  412f90:	mov	w3, wzr
  412f94:	bl	4027d0 <send@plt>
  412f98:	ldr	x19, [sp, #176]
  412f9c:	ldp	x29, x30, [sp, #160]
  412fa0:	add	sp, sp, #0xc0
  412fa4:	ret
  412fa8:	sub	sp, sp, #0x30
  412fac:	mov	x8, #0x1c                  	// #28
  412fb0:	movk	x8, #0x4a, lsl #32
  412fb4:	movk	x8, #0x301, lsl #48
  412fb8:	stp	x29, x30, [sp, #32]
  412fbc:	str	x8, [sp]
  412fc0:	ldr	w8, [x0, #28]
  412fc4:	mov	w2, #0x1c                  	// #28
  412fc8:	mov	w3, wzr
  412fcc:	add	x29, sp, #0x20
  412fd0:	add	w8, w8, #0x1
  412fd4:	stp	w8, w8, [x0, #28]
  412fd8:	stp	w8, wzr, [sp, #8]
  412fdc:	strb	w1, [sp, #16]
  412fe0:	stur	xzr, [sp, #17]
  412fe4:	str	wzr, [sp, #24]
  412fe8:	ldr	w0, [x0]
  412fec:	mov	x1, sp
  412ff0:	bl	4027d0 <send@plt>
  412ff4:	ldp	x29, x30, [sp, #32]
  412ff8:	add	sp, sp, #0x30
  412ffc:	ret
  413000:	sub	sp, sp, #0xc0
  413004:	mov	x8, #0x1c                  	// #28
  413008:	movk	x8, #0x1a, lsl #32
  41300c:	movi	v0.2d, #0x0
  413010:	movk	x8, #0x301, lsl #48
  413014:	stp	x29, x30, [sp, #160]
  413018:	stur	q0, [sp, #140]
  41301c:	stp	q0, q0, [sp, #112]
  413020:	stp	q0, q0, [sp, #80]
  413024:	stp	q0, q0, [sp, #48]
  413028:	stp	q0, q0, [sp, #16]
  41302c:	str	q0, [sp]
  413030:	str	x8, [sp]
  413034:	ldr	w8, [x0, #28]
  413038:	str	x19, [sp, #176]
  41303c:	mov	x19, x0
  413040:	add	x29, sp, #0xa0
  413044:	add	w8, w8, #0x1
  413048:	stp	w8, w8, [x0, #28]
  41304c:	str	w8, [sp, #8]
  413050:	strb	w1, [sp, #16]
  413054:	cbz	x2, 413068 <ferror@plt+0x10618>
  413058:	mov	x0, sp
  41305c:	mov	w1, #0x9c                  	// #156
  413060:	blr	x2
  413064:	cbnz	w0, 41307c <ferror@plt+0x1062c>
  413068:	ldr	w0, [x19]
  41306c:	mov	x1, sp
  413070:	mov	w2, #0x9c                  	// #156
  413074:	mov	w3, wzr
  413078:	bl	4027d0 <send@plt>
  41307c:	ldr	x19, [sp, #176]
  413080:	ldp	x29, x30, [sp, #160]
  413084:	add	sp, sp, #0xc0
  413088:	ret
  41308c:	sub	sp, sp, #0x30
  413090:	mov	x8, #0x1c                  	// #28
  413094:	movk	x8, #0x22, lsl #32
  413098:	movk	x8, #0x301, lsl #48
  41309c:	stp	x29, x30, [sp, #32]
  4130a0:	str	x8, [sp]
  4130a4:	ldr	w8, [x0, #28]
  4130a8:	mov	w2, #0x1c                  	// #28
  4130ac:	mov	w3, wzr
  4130b0:	add	x29, sp, #0x20
  4130b4:	add	w8, w8, #0x1
  4130b8:	stp	w8, w8, [x0, #28]
  4130bc:	stp	w8, wzr, [sp, #8]
  4130c0:	strb	w1, [sp, #16]
  4130c4:	stur	xzr, [sp, #17]
  4130c8:	str	wzr, [sp, #24]
  4130cc:	ldr	w0, [x0]
  4130d0:	mov	x1, sp
  4130d4:	bl	4027d0 <send@plt>
  4130d8:	ldp	x29, x30, [sp, #32]
  4130dc:	add	sp, sp, #0x30
  4130e0:	ret
  4130e4:	sub	sp, sp, #0x140
  4130e8:	mov	x8, sp
  4130ec:	movi	v0.2d, #0x0
  4130f0:	add	x8, x8, #0x10c
  4130f4:	str	q0, [x8]
  4130f8:	mov	x8, #0x1c                  	// #28
  4130fc:	movk	x8, #0x1e, lsl #32
  413100:	movk	x8, #0x301, lsl #48
  413104:	stp	x29, x30, [sp, #288]
  413108:	stp	x28, x19, [sp, #304]
  41310c:	stp	q0, q0, [sp, #224]
  413110:	stp	q0, q0, [sp, #192]
  413114:	stp	q0, q0, [sp, #160]
  413118:	stp	q0, q0, [sp, #128]
  41311c:	stp	q0, q0, [sp, #96]
  413120:	stp	q0, q0, [sp, #64]
  413124:	stp	q0, q0, [sp, #32]
  413128:	stp	q0, q0, [sp]
  41312c:	str	q0, [sp, #256]
  413130:	str	x8, [sp]
  413134:	ldr	w8, [x0, #28]
  413138:	mov	x19, x0
  41313c:	add	x29, sp, #0x120
  413140:	add	w8, w8, #0x1
  413144:	stp	w8, w8, [x0, #28]
  413148:	str	w8, [sp, #8]
  41314c:	strb	w1, [sp, #16]
  413150:	cbz	x2, 413164 <ferror@plt+0x10714>
  413154:	mov	x0, sp
  413158:	mov	w1, #0x11c                 	// #284
  41315c:	blr	x2
  413160:	cbnz	w0, 413178 <ferror@plt+0x10728>
  413164:	ldr	w0, [x19]
  413168:	mov	x1, sp
  41316c:	mov	w2, #0x11c                 	// #284
  413170:	mov	w3, wzr
  413174:	bl	4027d0 <send@plt>
  413178:	ldp	x28, x19, [sp, #304]
  41317c:	ldp	x29, x30, [sp, #288]
  413180:	add	sp, sp, #0x140
  413184:	ret
  413188:	sub	sp, sp, #0x30
  41318c:	mov	x8, #0x14                  	// #20
  413190:	movk	x8, #0x42, lsl #32
  413194:	movk	x8, #0x301, lsl #48
  413198:	stp	x29, x30, [sp, #32]
  41319c:	str	x8, [sp, #8]
  4131a0:	ldr	w8, [x0, #28]
  4131a4:	mov	w2, #0x14                  	// #20
  4131a8:	mov	w3, wzr
  4131ac:	add	x29, sp, #0x20
  4131b0:	add	w8, w8, #0x1
  4131b4:	stp	w8, w8, [x0, #28]
  4131b8:	stp	w8, wzr, [sp, #16]
  4131bc:	strb	w1, [sp, #24]
  4131c0:	strb	wzr, [sp, #25]
  4131c4:	strh	wzr, [sp, #26]
  4131c8:	ldr	w0, [x0]
  4131cc:	add	x1, sp, #0x8
  4131d0:	bl	4027d0 <send@plt>
  4131d4:	ldp	x29, x30, [sp, #32]
  4131d8:	add	sp, sp, #0x30
  4131dc:	ret
  4131e0:	sub	sp, sp, #0x30
  4131e4:	mov	x8, #0x18                  	// #24
  4131e8:	movk	x8, #0x56, lsl #32
  4131ec:	movk	x8, #0x301, lsl #48
  4131f0:	stp	x29, x30, [sp, #32]
  4131f4:	str	x8, [sp, #8]
  4131f8:	ldr	w8, [x0, #28]
  4131fc:	mov	w2, #0x18                  	// #24
  413200:	mov	w3, wzr
  413204:	add	x29, sp, #0x20
  413208:	add	w8, w8, #0x1
  41320c:	stp	w8, w8, [x0, #28]
  413210:	stp	w8, wzr, [sp, #16]
  413214:	strb	w1, [sp, #24]
  413218:	str	wzr, [sp, #28]
  41321c:	ldr	w0, [x0]
  413220:	add	x1, sp, #0x8
  413224:	bl	4027d0 <send@plt>
  413228:	ldp	x29, x30, [sp, #32]
  41322c:	add	sp, sp, #0x30
  413230:	ret
  413234:	sub	sp, sp, #0x30
  413238:	mov	x8, #0x14                  	// #20
  41323c:	movk	x8, #0x52, lsl #32
  413240:	movk	x8, #0x301, lsl #48
  413244:	stp	x29, x30, [sp, #32]
  413248:	str	x8, [sp, #8]
  41324c:	ldr	w8, [x0, #28]
  413250:	mov	w2, #0x14                  	// #20
  413254:	mov	w3, wzr
  413258:	add	x29, sp, #0x20
  41325c:	add	w8, w8, #0x1
  413260:	stp	w8, w8, [x0, #28]
  413264:	stp	w8, wzr, [sp, #16]
  413268:	strb	w1, [sp, #24]
  41326c:	ldr	w0, [x0]
  413270:	add	x1, sp, #0x8
  413274:	bl	4027d0 <send@plt>
  413278:	ldp	x29, x30, [sp, #32]
  41327c:	add	sp, sp, #0x30
  413280:	ret
  413284:	stp	x29, x30, [sp, #-48]!
  413288:	stp	x28, x21, [sp, #16]
  41328c:	stp	x20, x19, [sp, #32]
  413290:	mov	x29, sp
  413294:	sub	sp, sp, #0x420
  413298:	mov	x20, x2
  41329c:	mov	w21, w1
  4132a0:	mov	x19, x0
  4132a4:	add	x0, sp, #0x8
  4132a8:	mov	w2, #0x414                 	// #1044
  4132ac:	mov	w1, wzr
  4132b0:	bl	4025b0 <memset@plt>
  4132b4:	mov	x8, #0x14                  	// #20
  4132b8:	movk	x8, #0x5a, lsl #32
  4132bc:	movk	x8, #0x301, lsl #48
  4132c0:	str	x8, [sp, #8]
  4132c4:	ldr	w8, [x19, #28]
  4132c8:	add	w8, w8, #0x1
  4132cc:	stp	w8, w8, [x19, #28]
  4132d0:	str	w8, [sp, #16]
  4132d4:	strb	w21, [sp, #24]
  4132d8:	cbz	x20, 413304 <ferror@plt+0x108b4>
  4132dc:	add	x0, sp, #0x8
  4132e0:	mov	w1, #0x414                 	// #1044
  4132e4:	blr	x20
  4132e8:	cbnz	w0, 413308 <ferror@plt+0x108b8>
  4132ec:	ldr	w0, [x19]
  4132f0:	ldr	w2, [sp, #8]
  4132f4:	add	x1, sp, #0x8
  4132f8:	mov	w3, wzr
  4132fc:	bl	4027d0 <send@plt>
  413300:	b	413308 <ferror@plt+0x108b8>
  413304:	mov	w0, #0xffffffea            	// #-22
  413308:	add	sp, sp, #0x420
  41330c:	ldp	x20, x19, [sp, #32]
  413310:	ldp	x28, x21, [sp, #16]
  413314:	ldp	x29, x30, [sp], #48
  413318:	ret
  41331c:	stp	x29, x30, [sp, #-16]!
  413320:	mov	x29, sp
  413324:	cbz	w1, 413334 <ferror@plt+0x108e4>
  413328:	bl	4133bc <ferror@plt+0x1096c>
  41332c:	ldp	x29, x30, [sp], #16
  413330:	ret
  413334:	mov	w2, #0x1                   	// #1
  413338:	bl	413344 <ferror@plt+0x108f4>
  41333c:	ldp	x29, x30, [sp], #16
  413340:	ret
  413344:	sub	sp, sp, #0x40
  413348:	cmp	w1, #0x7
  41334c:	stp	x29, x30, [sp, #48]
  413350:	add	x29, sp, #0x30
  413354:	b.eq	41335c <ferror@plt+0x1090c>  // b.none
  413358:	cbnz	w1, 4133ac <ferror@plt+0x1095c>
  41335c:	mov	x8, #0x28                  	// #40
  413360:	movk	x8, #0x12, lsl #32
  413364:	movk	x8, #0x301, lsl #48
  413368:	str	x8, [sp, #8]
  41336c:	ldr	w8, [x0, #28]
  413370:	mov	w9, #0x8                   	// #8
  413374:	movk	w9, #0x1d, lsl #16
  413378:	mov	w3, wzr
  41337c:	add	w8, w8, #0x1
  413380:	stp	w8, w8, [x0, #28]
  413384:	stp	w8, wzr, [sp, #16]
  413388:	strb	w1, [sp, #24]
  41338c:	stur	xzr, [sp, #25]
  413390:	str	xzr, [sp, #32]
  413394:	stp	w9, w2, [sp, #40]
  413398:	ldr	w0, [x0]
  41339c:	add	x1, sp, #0x8
  4133a0:	mov	w2, #0x28                  	// #40
  4133a4:	bl	4027d0 <send@plt>
  4133a8:	b	4133b0 <ferror@plt+0x10960>
  4133ac:	bl	4133bc <ferror@plt+0x1096c>
  4133b0:	ldp	x29, x30, [sp, #48]
  4133b4:	add	sp, sp, #0x40
  4133b8:	ret
  4133bc:	sub	sp, sp, #0x30
  4133c0:	mov	x8, #0x20                  	// #32
  4133c4:	movk	x8, #0x12, lsl #32
  4133c8:	movk	x8, #0x301, lsl #48
  4133cc:	stp	x29, x30, [sp, #32]
  4133d0:	str	x8, [sp]
  4133d4:	ldr	w8, [x0, #28]
  4133d8:	mov	w2, #0x20                  	// #32
  4133dc:	mov	w3, wzr
  4133e0:	add	x29, sp, #0x20
  4133e4:	add	w8, w8, #0x1
  4133e8:	stp	w8, w8, [x0, #28]
  4133ec:	stp	w8, wzr, [sp, #8]
  4133f0:	strb	w1, [sp, #16]
  4133f4:	stur	xzr, [sp, #17]
  4133f8:	str	xzr, [sp, #24]
  4133fc:	ldr	w0, [x0]
  413400:	mov	x1, sp
  413404:	bl	4027d0 <send@plt>
  413408:	ldp	x29, x30, [sp, #32]
  41340c:	add	sp, sp, #0x30
  413410:	ret
  413414:	stp	x29, x30, [sp, #-48]!
  413418:	stp	x28, x21, [sp, #16]
  41341c:	stp	x20, x19, [sp, #32]
  413420:	mov	x29, sp
  413424:	sub	sp, sp, #0x420
  413428:	mov	x20, x2
  41342c:	mov	w21, w1
  413430:	cmp	w1, #0x11
  413434:	mov	x19, x0
  413438:	b.eq	413440 <ferror@plt+0x109f0>  // b.none
  41343c:	cbnz	w21, 4134a0 <ferror@plt+0x10a50>
  413440:	mov	x0, sp
  413444:	mov	w2, #0x420                 	// #1056
  413448:	mov	w1, wzr
  41344c:	bl	4025b0 <memset@plt>
  413450:	mov	x8, #0x20                  	// #32
  413454:	movk	x8, #0x12, lsl #32
  413458:	movk	x8, #0x301, lsl #48
  41345c:	str	x8, [sp]
  413460:	ldr	w8, [x19, #28]
  413464:	add	w8, w8, #0x1
  413468:	stp	w8, w8, [x19, #28]
  41346c:	str	w8, [sp, #8]
  413470:	strb	w21, [sp, #16]
  413474:	cbz	x20, 4134b0 <ferror@plt+0x10a60>
  413478:	mov	x0, sp
  41347c:	mov	w1, #0x420                 	// #1056
  413480:	blr	x20
  413484:	cbnz	w0, 4134b4 <ferror@plt+0x10a64>
  413488:	ldr	w0, [x19]
  41348c:	ldr	w2, [sp]
  413490:	mov	x1, sp
  413494:	mov	w3, wzr
  413498:	bl	4027d0 <send@plt>
  41349c:	b	4134b4 <ferror@plt+0x10a64>
  4134a0:	mov	x0, x19
  4134a4:	mov	w1, w21
  4134a8:	bl	4133bc <ferror@plt+0x1096c>
  4134ac:	b	4134b4 <ferror@plt+0x10a64>
  4134b0:	mov	w0, #0xffffffea            	// #-22
  4134b4:	add	sp, sp, #0x420
  4134b8:	ldp	x20, x19, [sp, #32]
  4134bc:	ldp	x28, x21, [sp, #16]
  4134c0:	ldp	x29, x30, [sp], #48
  4134c4:	ret
  4134c8:	sub	sp, sp, #0xc0
  4134cc:	mov	x9, #0x20                  	// #32
  4134d0:	movk	x9, #0x1e, lsl #32
  4134d4:	movi	v0.2d, #0x0
  4134d8:	movk	x9, #0x301, lsl #48
  4134dc:	stp	x29, x30, [sp, #160]
  4134e0:	stp	q0, q0, [sp, #128]
  4134e4:	stp	q0, q0, [sp, #96]
  4134e8:	stp	q0, q0, [sp, #64]
  4134ec:	stp	q0, q0, [sp, #32]
  4134f0:	stp	q0, q0, [sp]
  4134f4:	str	x9, [sp]
  4134f8:	ldr	w9, [x0, #28]
  4134fc:	str	x19, [sp, #176]
  413500:	mov	x8, x1
  413504:	mov	x19, x0
  413508:	add	w9, w9, #0x1
  41350c:	stp	w9, w9, [x0, #28]
  413510:	str	w9, [sp, #8]
  413514:	mov	w9, #0x7                   	// #7
  413518:	mov	x0, sp
  41351c:	mov	w1, #0xa0                  	// #160
  413520:	add	x29, sp, #0xa0
  413524:	strb	w9, [sp, #16]
  413528:	blr	x8
  41352c:	cbnz	w0, 413544 <ferror@plt+0x10af4>
  413530:	ldr	w0, [x19]
  413534:	mov	x1, sp
  413538:	mov	w2, #0xa0                  	// #160
  41353c:	mov	w3, wzr
  413540:	bl	4027d0 <send@plt>
  413544:	ldr	x19, [sp, #176]
  413548:	ldp	x29, x30, [sp, #160]
  41354c:	add	sp, sp, #0xc0
  413550:	ret
  413554:	sub	sp, sp, #0x30
  413558:	mov	x8, #0x1c                  	// #28
  41355c:	movk	x8, #0x5e, lsl #32
  413560:	movk	x8, #0x301, lsl #48
  413564:	stp	x29, x30, [sp, #32]
  413568:	stp	xzr, xzr, [sp, #8]
  41356c:	str	wzr, [sp, #24]
  413570:	str	x8, [sp]
  413574:	ldr	w8, [x0, #28]
  413578:	mov	w3, wzr
  41357c:	add	x29, sp, #0x20
  413580:	add	w8, w8, #0x1
  413584:	stp	w8, w8, [x0, #28]
  413588:	stp	w8, wzr, [sp, #8]
  41358c:	strb	w1, [sp, #16]
  413590:	str	w2, [sp, #24]
  413594:	ldr	w0, [x0]
  413598:	mov	x1, sp
  41359c:	mov	w2, #0x1c                  	// #28
  4135a0:	bl	4027d0 <send@plt>
  4135a4:	ldp	x29, x30, [sp, #32]
  4135a8:	add	sp, sp, #0x30
  4135ac:	ret
  4135b0:	stp	x29, x30, [sp, #-16]!
  4135b4:	ldr	w0, [x0]
  4135b8:	mov	w3, wzr
  4135bc:	sxtw	x2, w2
  4135c0:	mov	x29, sp
  4135c4:	bl	4027d0 <send@plt>
  4135c8:	ldp	x29, x30, [sp], #16
  4135cc:	ret
  4135d0:	stp	x29, x30, [sp, #-32]!
  4135d4:	stp	x28, x19, [sp, #16]
  4135d8:	mov	x29, sp
  4135dc:	sub	sp, sp, #0x400
  4135e0:	mov	x19, x0
  4135e4:	ldr	w0, [x0]
  4135e8:	mov	w3, wzr
  4135ec:	sxtw	x2, w2
  4135f0:	bl	4027d0 <send@plt>
  4135f4:	mov	x8, x0
  4135f8:	tbnz	w8, #31, 413694 <ferror@plt+0x10c44>
  4135fc:	ldr	w0, [x19]
  413600:	mov	x1, sp
  413604:	mov	w2, #0x400                 	// #1024
  413608:	mov	w3, #0x42                  	// #66
  41360c:	bl	402690 <recv@plt>
  413610:	tbnz	w0, #31, 413664 <ferror@plt+0x10c14>
  413614:	cmp	w0, #0x10
  413618:	b.lt	41365c <ferror@plt+0x10c0c>  // b.tstop
  41361c:	mov	x9, sp
  413620:	ldr	w10, [x9]
  413624:	mov	w8, wzr
  413628:	cmp	w10, #0x10
  41362c:	b.cc	413694 <ferror@plt+0x10c44>  // b.lo, b.ul, b.last
  413630:	cmp	w10, w0
  413634:	b.hi	413694 <ferror@plt+0x10c44>  // b.pmore
  413638:	ldrh	w8, [x9, #4]
  41363c:	cmp	w8, #0x2
  413640:	b.eq	413678 <ferror@plt+0x10c28>  // b.none
  413644:	add	w8, w10, #0x3
  413648:	and	w8, w8, #0xfffffffc
  41364c:	sub	w0, w0, w8
  413650:	cmp	w0, #0xf
  413654:	add	x9, x9, x8
  413658:	b.gt	413620 <ferror@plt+0x10bd0>
  41365c:	mov	w8, wzr
  413660:	b	413694 <ferror@plt+0x10c44>
  413664:	bl	4029c0 <__errno_location@plt>
  413668:	ldr	w8, [x0]
  41366c:	cmp	w8, #0xb
  413670:	csetm	w8, ne  // ne = any
  413674:	b	413694 <ferror@plt+0x10c44>
  413678:	cmp	w10, #0x23
  41367c:	b.ls	4136a8 <ferror@plt+0x10c58>  // b.plast
  413680:	ldr	w8, [x9, #16]
  413684:	neg	w19, w8
  413688:	bl	4029c0 <__errno_location@plt>
  41368c:	str	w19, [x0]
  413690:	mov	w8, #0xffffffff            	// #-1
  413694:	mov	w0, w8
  413698:	add	sp, sp, #0x400
  41369c:	ldp	x28, x19, [sp, #16]
  4136a0:	ldp	x29, x30, [sp], #32
  4136a4:	ret
  4136a8:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  4136ac:	ldr	x8, [x8, #3984]
  4136b0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  4136b4:	add	x0, x0, #0x76a
  4136b8:	mov	w1, #0x10                  	// #16
  4136bc:	ldr	x3, [x8]
  4136c0:	mov	w2, #0x1                   	// #1
  4136c4:	bl	402810 <fwrite@plt>
  4136c8:	b	413690 <ferror@plt+0x10c40>
  4136cc:	sub	sp, sp, #0x90
  4136d0:	stp	x29, x30, [sp, #128]
  4136d4:	add	x29, sp, #0x80
  4136d8:	add	w8, w3, #0x10
  4136dc:	mov	w9, #0x301                 	// #769
  4136e0:	sturh	w1, [x29, #-12]
  4136e4:	adrp	x10, 419000 <ferror@plt+0x165b0>
  4136e8:	stur	w8, [x29, #-16]
  4136ec:	sturh	w9, [x29, #-10]
  4136f0:	add	x10, x10, #0xb00
  4136f4:	ldr	w8, [x0, #28]
  4136f8:	ldr	x13, [x10]
  4136fc:	ldr	w10, [x10, #8]
  413700:	sub	x11, x29, #0x10
  413704:	mov	w12, #0x10                  	// #16
  413708:	sxtw	x9, w3
  41370c:	add	w8, w8, #0x1
  413710:	stp	w8, w8, [x0, #28]
  413714:	stur	x13, [x29, #-32]
  413718:	sub	x13, x29, #0x20
  41371c:	stur	w10, [x29, #-24]
  413720:	mov	w10, #0xc                   	// #12
  413724:	stp	x11, x12, [sp, #64]
  413728:	add	x11, sp, #0x40
  41372c:	stp	x2, x9, [sp, #80]
  413730:	mov	w9, #0x2                   	// #2
  413734:	stp	w8, wzr, [x29, #-8]
  413738:	str	x13, [sp, #8]
  41373c:	str	w10, [sp, #16]
  413740:	stp	x11, x9, [sp, #24]
  413744:	stp	xzr, xzr, [sp, #40]
  413748:	str	wzr, [sp, #56]
  41374c:	ldr	w0, [x0]
  413750:	add	x1, sp, #0x8
  413754:	mov	w2, wzr
  413758:	bl	4025d0 <sendmsg@plt>
  41375c:	ldp	x29, x30, [sp, #128]
  413760:	add	sp, sp, #0x90
  413764:	ret
  413768:	sub	sp, sp, #0x70
  41376c:	adrp	x8, 419000 <ferror@plt+0x165b0>
  413770:	add	x8, x8, #0xb0c
  413774:	ldr	x9, [x8]
  413778:	ldr	w8, [x8, #8]
  41377c:	stp	x29, x30, [sp, #96]
  413780:	add	x29, sp, #0x60
  413784:	stur	x9, [x29, #-16]
  413788:	stur	w8, [x29, #-8]
  41378c:	ldr	w8, [x1]
  413790:	sub	x10, x29, #0x10
  413794:	mov	w9, #0xc                   	// #12
  413798:	str	x10, [sp, #8]
  41379c:	sub	x10, x29, #0x20
  4137a0:	str	w9, [sp, #16]
  4137a4:	mov	w9, #0x1                   	// #1
  4137a8:	stp	x10, x9, [sp, #24]
  4137ac:	mov	w9, #0x301                 	// #769
  4137b0:	stp	xzr, xzr, [sp, #40]
  4137b4:	str	wzr, [sp, #56]
  4137b8:	stp	x1, x8, [x29, #-32]
  4137bc:	strh	w9, [x1, #6]
  4137c0:	str	wzr, [x1, #12]
  4137c4:	ldr	w8, [x0, #28]
  4137c8:	mov	w2, wzr
  4137cc:	add	w8, w8, #0x1
  4137d0:	stp	w8, w8, [x0, #28]
  4137d4:	str	w8, [x1, #8]
  4137d8:	ldr	w0, [x0]
  4137dc:	add	x1, sp, #0x8
  4137e0:	bl	4025d0 <sendmsg@plt>
  4137e4:	ldp	x29, x30, [sp, #96]
  4137e8:	add	sp, sp, #0x70
  4137ec:	ret
  4137f0:	sub	sp, sp, #0x40
  4137f4:	stp	x1, x2, [sp]
  4137f8:	mov	x1, sp
  4137fc:	stp	x29, x30, [sp, #48]
  413800:	add	x29, sp, #0x30
  413804:	strh	w3, [sp, #16]
  413808:	stp	xzr, xzr, [sp, #32]
  41380c:	str	xzr, [sp, #24]
  413810:	bl	413820 <ferror@plt+0x10dd0>
  413814:	ldp	x29, x30, [sp, #48]
  413818:	add	sp, sp, #0x40
  41381c:	ret
  413820:	sub	sp, sp, #0xd0
  413824:	stp	x29, x30, [sp, #112]
  413828:	add	x29, sp, #0x70
  41382c:	stp	x28, x27, [sp, #128]
  413830:	stp	x20, x19, [sp, #192]
  413834:	mov	x19, x1
  413838:	mov	x20, x0
  41383c:	mov	w28, wzr
  413840:	sub	x8, x29, #0x10
  413844:	mov	w9, #0xc                   	// #12
  413848:	sub	x10, x29, #0x20
  41384c:	mov	w11, #0x1                   	// #1
  413850:	stp	x26, x25, [sp, #144]
  413854:	stp	x24, x23, [sp, #160]
  413858:	stp	x22, x21, [sp, #176]
  41385c:	stp	xzr, xzr, [sp, #56]
  413860:	str	wzr, [sp, #72]
  413864:	str	x8, [sp, #24]
  413868:	str	w9, [sp, #32]
  41386c:	stp	x10, x11, [sp, #40]
  413870:	str	x1, [sp, #8]
  413874:	b	41388c <ferror@plt+0x10e3c>
  413878:	mov	w21, #0x1                   	// #1
  41387c:	mov	w23, w24
  413880:	orr	w8, w21, #0x2
  413884:	cmp	w8, #0x2
  413888:	b.ne	413a80 <ferror@plt+0x11030>  // b.any
  41388c:	ldr	w0, [x20]
  413890:	add	x1, sp, #0x18
  413894:	add	x2, sp, #0x10
  413898:	bl	414b7c <ferror@plt+0x1212c>
  41389c:	mov	w24, w0
  4138a0:	tbnz	w0, #31, 413878 <ferror@plt+0x10e28>
  4138a4:	ldr	x3, [x20, #40]
  4138a8:	cbz	x3, 4138c0 <ferror@plt+0x10e70>
  4138ac:	ldr	x0, [sp, #16]
  4138b0:	add	w8, w24, #0x3
  4138b4:	and	w2, w8, #0xfffffffc
  4138b8:	mov	w1, #0x1                   	// #1
  4138bc:	bl	402810 <fwrite@plt>
  4138c0:	ldr	x8, [x19]
  4138c4:	cbz	x8, 4139f0 <ferror@plt+0x10fa0>
  4138c8:	mov	w22, wzr
  4138cc:	ldr	x26, [sp, #16]
  4138d0:	mov	w25, w24
  4138d4:	cmp	w25, #0x10
  4138d8:	b.lt	4139dc <ferror@plt+0x10f8c>  // b.tstop
  4138dc:	ldr	w8, [x26]
  4138e0:	cmp	w8, #0x10
  4138e4:	b.cc	4139dc <ferror@plt+0x10f8c>  // b.lo, b.ul, b.last
  4138e8:	cmp	w8, w25
  4138ec:	b.hi	4139dc <ferror@plt+0x10f8c>  // b.pmore
  4138f0:	ldrh	w8, [x19, #16]
  4138f4:	ldrh	w9, [x26, #6]
  4138f8:	bic	w8, w9, w8
  4138fc:	strh	w8, [x26, #6]
  413900:	ldur	w9, [x29, #-12]
  413904:	cbnz	w9, 41399c <ferror@plt+0x10f4c>
  413908:	ldr	w9, [x26, #12]
  41390c:	ldr	w10, [x20, #8]
  413910:	cmp	w9, w10
  413914:	b.ne	41399c <ferror@plt+0x10f4c>  // b.any
  413918:	ldr	w9, [x26, #8]
  41391c:	ldr	w10, [x20, #32]
  413920:	cmp	w9, w10
  413924:	b.ne	41399c <ferror@plt+0x10f4c>  // b.any
  413928:	ldrh	w9, [x26, #4]
  41392c:	tst	w8, #0x10
  413930:	csinc	w28, w28, wzr, eq  // eq = none
  413934:	cmp	w9, #0x2
  413938:	b.eq	413960 <ferror@plt+0x10f10>  // b.none
  41393c:	cmp	w9, #0x3
  413940:	b.ne	413984 <ferror@plt+0x10f34>  // b.any
  413944:	mov	x0, x26
  413948:	bl	414c40 <ferror@plt+0x121f0>
  41394c:	tbnz	w0, #31, 41396c <ferror@plt+0x10f1c>
  413950:	mov	w21, #0x8                   	// #8
  413954:	mov	w22, #0x1                   	// #1
  413958:	cbz	w21, 4138d4 <ferror@plt+0x10e84>
  41395c:	b	4139d4 <ferror@plt+0x10f84>
  413960:	mov	x0, x20
  413964:	mov	x1, x26
  413968:	bl	414cf8 <ferror@plt+0x122a8>
  41396c:	ldr	x0, [sp, #16]
  413970:	bl	4027a0 <free@plt>
  413974:	mov	w21, #0x1                   	// #1
  413978:	mov	w23, #0xffffffff            	// #-1
  41397c:	cbz	w21, 4138d4 <ferror@plt+0x10e84>
  413980:	b	4139d4 <ferror@plt+0x10f84>
  413984:	ldr	x8, [x20, #40]
  413988:	cbnz	x8, 41399c <ferror@plt+0x10f4c>
  41398c:	ldp	x8, x1, [x19]
  413990:	mov	x0, x26
  413994:	blr	x8
  413998:	tbnz	w0, #31, 4139bc <ferror@plt+0x10f6c>
  41399c:	ldr	w8, [x26]
  4139a0:	mov	w21, wzr
  4139a4:	add	w8, w8, #0x3
  4139a8:	and	w8, w8, #0xfffffffc
  4139ac:	sub	w25, w25, w8
  4139b0:	add	x26, x26, x8
  4139b4:	cbz	w21, 4138d4 <ferror@plt+0x10e84>
  4139b8:	b	4139d4 <ferror@plt+0x10f84>
  4139bc:	mov	w27, w0
  4139c0:	ldr	x0, [sp, #16]
  4139c4:	bl	4027a0 <free@plt>
  4139c8:	mov	w21, #0x1                   	// #1
  4139cc:	mov	w23, w27
  4139d0:	cbz	w21, 4138d4 <ferror@plt+0x10e84>
  4139d4:	cmp	w21, #0x8
  4139d8:	b.ne	4139e0 <ferror@plt+0x10f90>  // b.any
  4139dc:	mov	w21, wzr
  4139e0:	cbnz	w21, 413a24 <ferror@plt+0x10fd4>
  4139e4:	ldr	x8, [x19, #24]!
  4139e8:	cbnz	x8, 4138cc <ferror@plt+0x10e7c>
  4139ec:	b	4139f8 <ferror@plt+0x10fa8>
  4139f0:	mov	w22, wzr
  4139f4:	mov	w25, wzr
  4139f8:	ldr	x0, [sp, #16]
  4139fc:	bl	4027a0 <free@plt>
  413a00:	cbz	w22, 413a14 <ferror@plt+0x10fc4>
  413a04:	cbnz	w28, 413a2c <ferror@plt+0x10fdc>
  413a08:	mov	w23, wzr
  413a0c:	mov	w21, #0x1                   	// #1
  413a10:	b	413a24 <ferror@plt+0x10fd4>
  413a14:	ldrb	w8, [sp, #72]
  413a18:	tbnz	w8, #5, 413a58 <ferror@plt+0x11008>
  413a1c:	cbnz	w25, 413aa4 <ferror@plt+0x11054>
  413a20:	mov	w21, wzr
  413a24:	ldr	x19, [sp, #8]
  413a28:	b	413880 <ferror@plt+0x10e30>
  413a2c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413a30:	ldr	x8, [x8, #3984]
  413a34:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413a38:	mov	w1, #0x2e                  	// #46
  413a3c:	mov	w2, #0x1                   	// #1
  413a40:	ldr	x3, [x8]
  413a44:	add	x0, x0, #0xa04
  413a48:	mov	w21, #0x1                   	// #1
  413a4c:	bl	402810 <fwrite@plt>
  413a50:	mov	w23, wzr
  413a54:	b	413a24 <ferror@plt+0x10fd4>
  413a58:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413a5c:	ldr	x8, [x8, #3984]
  413a60:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413a64:	mov	w1, #0x12                  	// #18
  413a68:	mov	w2, #0x1                   	// #1
  413a6c:	ldr	x3, [x8]
  413a70:	add	x0, x0, #0x89c
  413a74:	bl	402810 <fwrite@plt>
  413a78:	mov	w21, #0x2                   	// #2
  413a7c:	b	413a24 <ferror@plt+0x10fd4>
  413a80:	mov	w0, w23
  413a84:	ldp	x20, x19, [sp, #192]
  413a88:	ldp	x22, x21, [sp, #176]
  413a8c:	ldp	x24, x23, [sp, #160]
  413a90:	ldp	x26, x25, [sp, #144]
  413a94:	ldp	x28, x27, [sp, #128]
  413a98:	ldp	x29, x30, [sp, #112]
  413a9c:	add	sp, sp, #0xd0
  413aa0:	ret
  413aa4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413aa8:	ldr	x8, [x8, #3984]
  413aac:	adrp	x1, 419000 <ferror@plt+0x165b0>
  413ab0:	add	x1, x1, #0x8af
  413ab4:	mov	w2, w25
  413ab8:	ldr	x0, [x8]
  413abc:	bl	402a10 <fprintf@plt>
  413ac0:	mov	w0, #0x1                   	// #1
  413ac4:	bl	402370 <exit@plt>
  413ac8:	stp	x29, x30, [sp, #-16]!
  413acc:	mov	w3, #0x1                   	// #1
  413ad0:	mov	x29, sp
  413ad4:	bl	413ae0 <ferror@plt+0x11090>
  413ad8:	ldp	x29, x30, [sp], #16
  413adc:	ret
  413ae0:	sub	sp, sp, #0x20
  413ae4:	stp	x29, x30, [sp, #16]
  413ae8:	ldr	w9, [x1]
  413aec:	mov	x8, x2
  413af0:	and	w4, w3, #0x1
  413af4:	mov	w2, #0x1                   	// #1
  413af8:	stp	x1, x9, [sp]
  413afc:	mov	x1, sp
  413b00:	mov	x3, x8
  413b04:	add	x29, sp, #0x10
  413b08:	bl	413b30 <ferror@plt+0x110e0>
  413b0c:	ldp	x29, x30, [sp, #16]
  413b10:	add	sp, sp, #0x20
  413b14:	ret
  413b18:	stp	x29, x30, [sp, #-16]!
  413b1c:	mov	w4, #0x1                   	// #1
  413b20:	mov	x29, sp
  413b24:	bl	413b30 <ferror@plt+0x110e0>
  413b28:	ldp	x29, x30, [sp], #16
  413b2c:	ret
  413b30:	sub	sp, sp, #0xf0
  413b34:	stp	x29, x30, [sp, #144]
  413b38:	add	x29, sp, #0x90
  413b3c:	adrp	x8, 419000 <ferror@plt+0x165b0>
  413b40:	sub	x9, x29, #0x10
  413b44:	add	x8, x8, #0xb24
  413b48:	str	x9, [sp, #56]
  413b4c:	mov	w9, #0xc                   	// #12
  413b50:	str	w9, [sp, #64]
  413b54:	ldr	x9, [x8]
  413b58:	ldr	w8, [x8, #8]
  413b5c:	stp	x22, x21, [sp, #208]
  413b60:	stp	x20, x19, [sp, #224]
  413b64:	mov	w22, w4
  413b68:	mov	x19, x3
  413b6c:	mov	x20, x2
  413b70:	mov	x21, x0
  413b74:	stp	x28, x27, [sp, #160]
  413b78:	stp	x26, x25, [sp, #176]
  413b7c:	stp	x24, x23, [sp, #192]
  413b80:	stp	x1, x2, [sp, #72]
  413b84:	stp	xzr, xzr, [sp, #88]
  413b88:	stur	x9, [x29, #-16]
  413b8c:	stur	w8, [x29, #-8]
  413b90:	str	wzr, [sp, #104]
  413b94:	cbz	x2, 413bd8 <ferror@plt+0x11188>
  413b98:	ldr	w26, [x21, #28]
  413b9c:	mov	x8, x20
  413ba0:	b	413bb0 <ferror@plt+0x11160>
  413ba4:	subs	x8, x8, #0x1
  413ba8:	add	x1, x1, #0x10
  413bac:	b.eq	413bd0 <ferror@plt+0x11180>  // b.none
  413bb0:	ldr	x9, [x1]
  413bb4:	add	w26, w26, #0x1
  413bb8:	str	w26, [x9, #8]
  413bbc:	cbnz	x19, 413ba4 <ferror@plt+0x11154>
  413bc0:	ldrh	w10, [x9, #6]
  413bc4:	orr	w10, w10, #0x4
  413bc8:	strh	w10, [x9, #6]
  413bcc:	b	413ba4 <ferror@plt+0x11154>
  413bd0:	str	w26, [x21, #28]
  413bd4:	b	413bdc <ferror@plt+0x1118c>
  413bd8:	mov	w26, wzr
  413bdc:	ldr	w0, [x21]
  413be0:	add	x1, sp, #0x38
  413be4:	mov	w2, wzr
  413be8:	bl	4025d0 <sendmsg@plt>
  413bec:	tbnz	w0, #31, 413edc <ferror@plt+0x1148c>
  413bf0:	sub	x8, x29, #0x20
  413bf4:	mov	w9, #0x1                   	// #1
  413bf8:	stp	x8, x9, [sp, #72]
  413bfc:	ldr	w0, [x21]
  413c00:	add	x1, sp, #0x38
  413c04:	add	x2, sp, #0x30
  413c08:	bl	414b7c <ferror@plt+0x1212c>
  413c0c:	mov	w23, w0
  413c10:	tbnz	w0, #31, 413eb8 <ferror@plt+0x11468>
  413c14:	mov	w8, w26
  413c18:	eor	w9, w22, #0x1
  413c1c:	adrp	x22, 419000 <ferror@plt+0x165b0>
  413c20:	mov	w25, wzr
  413c24:	str	w9, [sp, #12]
  413c28:	mov	w9, #0x1                   	// #1
  413c2c:	add	x22, x22, #0x86b
  413c30:	mov	w24, #0x7                   	// #7
  413c34:	sub	x8, x8, x20
  413c38:	str	x20, [sp, #16]
  413c3c:	str	x8, [sp, #32]
  413c40:	mov	w8, w25
  413c44:	sxtw	x9, w9
  413c48:	ldr	w2, [sp, #64]
  413c4c:	cmp	w2, #0xc
  413c50:	b.ne	413f04 <ferror@plt+0x114b4>  // b.any
  413c54:	cmp	w23, #0x10
  413c58:	mov	w25, w20
  413c5c:	str	x9, [sp, #40]
  413c60:	b.cc	413e54 <ferror@plt+0x11404>  // b.lo, b.ul, b.last
  413c64:	ldr	x27, [sp, #48]
  413c68:	mvn	w8, w8
  413c6c:	str	w8, [sp, #28]
  413c70:	b	413c7c <ferror@plt+0x1122c>
  413c74:	cmp	w23, #0xf
  413c78:	b.ls	413e54 <ferror@plt+0x11404>  // b.plast
  413c7c:	ldr	w28, [x27]
  413c80:	cmp	w28, w23
  413c84:	b.gt	413d50 <ferror@plt+0x11300>
  413c88:	sub	w8, w28, #0x10
  413c8c:	tbnz	w8, #31, 413d50 <ferror@plt+0x11300>
  413c90:	ldur	w9, [x29, #-12]
  413c94:	cbnz	w9, 413d2c <ferror@plt+0x112dc>
  413c98:	ldr	w9, [x27, #12]
  413c9c:	ldr	w10, [x21, #8]
  413ca0:	cmp	w9, w10
  413ca4:	b.ne	413d2c <ferror@plt+0x112dc>  // b.any
  413ca8:	ldr	w9, [x27, #8]
  413cac:	cmp	w9, w26
  413cb0:	b.hi	413d2c <ferror@plt+0x112dc>  // b.pmore
  413cb4:	ldr	x10, [sp, #32]
  413cb8:	cmp	x10, x9
  413cbc:	b.hi	413d2c <ferror@plt+0x112dc>  // b.pmore
  413cc0:	ldrh	w9, [x27, #4]
  413cc4:	cmp	w9, #0x2
  413cc8:	b.ne	413d88 <ferror@plt+0x11338>  // b.any
  413ccc:	mov	x28, x27
  413cd0:	ldr	w20, [x28, #16]!
  413cd4:	cmp	w8, #0x13
  413cd8:	b.ls	413dc8 <ferror@plt+0x11378>  // b.plast
  413cdc:	cbz	w20, 413d1c <ferror@plt+0x112cc>
  413ce0:	mov	x24, x22
  413ce4:	neg	w22, w20
  413ce8:	bl	4029c0 <__errno_location@plt>
  413cec:	str	w22, [x0]
  413cf0:	ldr	w8, [x21, #36]
  413cf4:	ldr	w9, [sp, #12]
  413cf8:	mov	x22, x24
  413cfc:	mov	w24, #0x7                   	// #7
  413d00:	cmp	w8, #0x4
  413d04:	cset	w8, eq  // eq = none
  413d08:	orr	w8, w8, w9
  413d0c:	tbnz	w8, #0, 413d1c <ferror@plt+0x112cc>
  413d10:	mov	x0, x27
  413d14:	mov	x1, x28
  413d18:	bl	414e4c <ferror@plt+0x123fc>
  413d1c:	ldr	x0, [sp, #48]
  413d20:	cbz	x19, 413da0 <ferror@plt+0x11350>
  413d24:	str	x0, [x19]
  413d28:	b	413da4 <ferror@plt+0x11354>
  413d2c:	add	w8, w28, #0x3
  413d30:	and	w8, w8, #0xfffffffc
  413d34:	sub	w23, w23, w8
  413d38:	add	x27, x27, x8
  413d3c:	mov	w20, #0x9                   	// #9
  413d40:	cbz	w20, 413c74 <ferror@plt+0x11224>
  413d44:	cmp	w20, #0x9
  413d48:	b.eq	413c74 <ferror@plt+0x11224>  // b.none
  413d4c:	b	413e24 <ferror@plt+0x113d4>
  413d50:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  413d54:	ldrb	w8, [sp, #104]
  413d58:	ldr	x9, [x9, #3984]
  413d5c:	ldr	x3, [x9]
  413d60:	tbz	w8, #5, 413ef0 <ferror@plt+0x114a0>
  413d64:	mov	w1, #0x12                  	// #18
  413d68:	mov	w2, #0x1                   	// #1
  413d6c:	mov	w20, #0x1                   	// #1
  413d70:	mov	x0, x22
  413d74:	bl	402810 <fwrite@plt>
  413d78:	ldr	x0, [sp, #48]
  413d7c:	bl	4027a0 <free@plt>
  413d80:	mov	w25, #0xffffffff            	// #-1
  413d84:	b	413d40 <ferror@plt+0x112f0>
  413d88:	cbz	x19, 413dec <ferror@plt+0x1139c>
  413d8c:	ldr	x8, [sp, #48]
  413d90:	mov	w25, wzr
  413d94:	mov	w20, #0x1                   	// #1
  413d98:	str	x8, [x19]
  413d9c:	b	413d40 <ferror@plt+0x112f0>
  413da0:	bl	4027a0 <free@plt>
  413da4:	ldr	w8, [sp, #28]
  413da8:	ldr	x9, [sp, #16]
  413dac:	ldr	x10, [sp, #40]
  413db0:	cmp	w20, #0x0
  413db4:	csel	w8, w8, wzr, ne  // ne = any
  413db8:	cmp	x10, x9
  413dbc:	csinc	w20, w24, wzr, cc  // cc = lo, ul, last
  413dc0:	csel	w25, w25, w8, cc  // cc = lo, ul, last
  413dc4:	b	413d40 <ferror@plt+0x112f0>
  413dc8:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413dcc:	ldr	x8, [x8, #3984]
  413dd0:	adrp	x0, 418000 <ferror@plt+0x155b0>
  413dd4:	mov	w1, #0x10                  	// #16
  413dd8:	mov	w2, #0x1                   	// #1
  413ddc:	ldr	x3, [x8]
  413de0:	mov	w20, #0x1                   	// #1
  413de4:	add	x0, x0, #0x76a
  413de8:	b	413d74 <ferror@plt+0x11324>
  413dec:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413df0:	ldr	x8, [x8, #3984]
  413df4:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413df8:	mov	w1, #0x14                  	// #20
  413dfc:	mov	w2, #0x1                   	// #1
  413e00:	ldr	x3, [x8]
  413e04:	add	x0, x0, #0xad1
  413e08:	bl	402810 <fwrite@plt>
  413e0c:	add	w8, w28, #0x3
  413e10:	and	w8, w8, #0xfffffffc
  413e14:	mov	w20, wzr
  413e18:	sub	w23, w23, w8
  413e1c:	add	x27, x27, x8
  413e20:	b	413d40 <ferror@plt+0x112f0>
  413e24:	cmp	w20, #0x7
  413e28:	b.ne	413eb4 <ferror@plt+0x11464>  // b.any
  413e2c:	ldr	w0, [x21]
  413e30:	add	x1, sp, #0x38
  413e34:	add	x2, sp, #0x30
  413e38:	mov	w20, w25
  413e3c:	bl	414b7c <ferror@plt+0x1212c>
  413e40:	ldr	x8, [sp, #40]
  413e44:	mov	w23, w0
  413e48:	add	x9, x8, #0x1
  413e4c:	tbz	w0, #31, 413c48 <ferror@plt+0x111f8>
  413e50:	b	413eb8 <ferror@plt+0x11468>
  413e54:	ldr	x0, [sp, #48]
  413e58:	mov	w20, w25
  413e5c:	bl	4027a0 <free@plt>
  413e60:	ldrb	w8, [sp, #104]
  413e64:	ldr	x25, [sp, #40]
  413e68:	tbnz	w8, #5, 413e90 <ferror@plt+0x11440>
  413e6c:	cbnz	w23, 413f18 <ferror@plt+0x114c8>
  413e70:	ldr	w0, [x21]
  413e74:	add	x1, sp, #0x38
  413e78:	add	x2, sp, #0x30
  413e7c:	bl	414b7c <ferror@plt+0x1212c>
  413e80:	mov	w23, w0
  413e84:	add	x9, x25, #0x1
  413e88:	tbz	w0, #31, 413c40 <ferror@plt+0x111f0>
  413e8c:	b	413eb8 <ferror@plt+0x11468>
  413e90:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413e94:	ldr	x8, [x8, #3984]
  413e98:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413e9c:	mov	w1, #0x12                  	// #18
  413ea0:	mov	w2, #0x1                   	// #1
  413ea4:	ldr	x3, [x8]
  413ea8:	add	x0, x0, #0x89c
  413eac:	bl	402810 <fwrite@plt>
  413eb0:	b	413e70 <ferror@plt+0x11420>
  413eb4:	mov	w23, w25
  413eb8:	mov	w0, w23
  413ebc:	ldp	x20, x19, [sp, #224]
  413ec0:	ldp	x22, x21, [sp, #208]
  413ec4:	ldp	x24, x23, [sp, #192]
  413ec8:	ldp	x26, x25, [sp, #176]
  413ecc:	ldp	x28, x27, [sp, #160]
  413ed0:	ldp	x29, x30, [sp, #144]
  413ed4:	add	sp, sp, #0xf0
  413ed8:	ret
  413edc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413ee0:	add	x0, x0, #0xa9b
  413ee4:	bl	402390 <perror@plt>
  413ee8:	mov	w23, #0xffffffff            	// #-1
  413eec:	b	413eb8 <ferror@plt+0x11468>
  413ef0:	adrp	x1, 419000 <ferror@plt+0x165b0>
  413ef4:	add	x1, x1, #0x87e
  413ef8:	mov	x0, x3
  413efc:	mov	w2, w28
  413f00:	b	413f30 <ferror@plt+0x114e0>
  413f04:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413f08:	ldr	x8, [x8, #3984]
  413f0c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  413f10:	add	x1, x1, #0xab4
  413f14:	b	413f2c <ferror@plt+0x114dc>
  413f18:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  413f1c:	ldr	x8, [x8, #3984]
  413f20:	adrp	x1, 419000 <ferror@plt+0x165b0>
  413f24:	add	x1, x1, #0x8af
  413f28:	mov	w2, w23
  413f2c:	ldr	x0, [x8]
  413f30:	bl	402a10 <fprintf@plt>
  413f34:	mov	w0, #0x1                   	// #1
  413f38:	bl	402370 <exit@plt>
  413f3c:	stp	x29, x30, [sp, #-16]!
  413f40:	mov	w3, wzr
  413f44:	mov	x29, sp
  413f48:	bl	413ae0 <ferror@plt+0x11090>
  413f4c:	ldp	x29, x30, [sp], #16
  413f50:	ret
  413f54:	stp	x29, x30, [sp, #-32]!
  413f58:	mov	x29, sp
  413f5c:	mov	w8, #0x1                   	// #1
  413f60:	str	w8, [x29, #28]
  413f64:	str	x19, [sp, #16]
  413f68:	mov	x19, x0
  413f6c:	ldr	w0, [x0]
  413f70:	add	x3, x29, #0x1c
  413f74:	mov	w1, #0x10e                 	// #270
  413f78:	mov	w2, #0x8                   	// #8
  413f7c:	mov	w4, #0x4                   	// #4
  413f80:	bl	402540 <setsockopt@plt>
  413f84:	tbnz	w0, #31, 413fa4 <ferror@plt+0x11554>
  413f88:	ldr	w8, [x19, #48]
  413f8c:	mov	w0, wzr
  413f90:	orr	w8, w8, #0x1
  413f94:	str	w8, [x19, #48]
  413f98:	ldr	x19, [sp, #16]
  413f9c:	ldp	x29, x30, [sp], #32
  413fa0:	ret
  413fa4:	adrp	x0, 419000 <ferror@plt+0x165b0>
  413fa8:	add	x0, x0, #0x807
  413fac:	bl	402390 <perror@plt>
  413fb0:	mov	w0, #0xffffffff            	// #-1
  413fb4:	b	413f98 <ferror@plt+0x11548>
  413fb8:	stp	x29, x30, [sp, #-96]!
  413fbc:	stp	x28, x27, [sp, #16]
  413fc0:	stp	x26, x25, [sp, #32]
  413fc4:	stp	x24, x23, [sp, #48]
  413fc8:	stp	x22, x21, [sp, #64]
  413fcc:	stp	x20, x19, [sp, #80]
  413fd0:	mov	x29, sp
  413fd4:	sub	sp, sp, #0x6, lsl #12
  413fd8:	sub	sp, sp, #0x70
  413fdc:	adrp	x8, 419000 <ferror@plt+0x165b0>
  413fe0:	add	x8, x8, #0xb18
  413fe4:	ldr	x10, [x8]
  413fe8:	ldr	w8, [x8, #8]
  413fec:	sub	x9, x29, #0x18
  413ff0:	sub	x22, x29, #0x60
  413ff4:	stur	x9, [x29, #-96]
  413ff8:	mov	w9, #0xc                   	// #12
  413ffc:	str	w9, [x22, #8]
  414000:	sub	x9, x29, #0x28
  414004:	stur	x10, [x29, #-24]
  414008:	mov	w10, #0x1                   	// #1
  41400c:	stp	x9, x10, [x29, #-80]
  414010:	stp	xzr, xzr, [x29, #-64]
  414014:	str	w8, [x22, #80]
  414018:	str	wzr, [x22, #48]
  41401c:	ldrb	w8, [x0, #48]
  414020:	mov	x19, x2
  414024:	mov	x20, x0
  414028:	mov	x21, x1
  41402c:	tbz	w8, #0, 41403c <ferror@plt+0x115ec>
  414030:	add	x8, sp, #0x10
  414034:	mov	w9, #0x2000                	// #8192
  414038:	stp	x8, x9, [x29, #-64]
  41403c:	add	x8, sp, #0x2, lsl #12
  414040:	add	x8, x8, #0x10
  414044:	mov	w24, #0x4000                	// #16384
  414048:	stur	x8, [x29, #-40]
  41404c:	b	414084 <ferror@plt+0x11634>
  414050:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414054:	ldr	x8, [x8, #3984]
  414058:	adrp	x0, 419000 <ferror@plt+0x165b0>
  41405c:	mov	w1, #0xf                   	// #15
  414060:	mov	w2, #0x1                   	// #1
  414064:	ldr	x3, [x8]
  414068:	add	x0, x0, #0x83e
  41406c:	mov	w23, #0x1                   	// #1
  414070:	bl	402810 <fwrite@plt>
  414074:	mov	w26, #0xffffffff            	// #-1
  414078:	orr	w8, w23, #0x2
  41407c:	cmp	w8, #0x2
  414080:	b.ne	414250 <ferror@plt+0x11800>  // b.any
  414084:	stur	x24, [x29, #-32]
  414088:	ldr	w0, [x20]
  41408c:	sub	x1, x29, #0x60
  414090:	mov	w2, wzr
  414094:	bl	402340 <recvmsg@plt>
  414098:	mov	x27, x0
  41409c:	tbnz	w27, #31, 414154 <ferror@plt+0x11704>
  4140a0:	cbz	w27, 414050 <ferror@plt+0x11600>
  4140a4:	ldr	w2, [x22, #8]
  4140a8:	cmp	w2, #0xc
  4140ac:	b.ne	414278 <ferror@plt+0x11828>  // b.any
  4140b0:	ldrb	w8, [x20, #48]
  4140b4:	tbnz	w8, #0, 4141c8 <ferror@plt+0x11778>
  4140b8:	add	x28, sp, #0x2, lsl #12
  4140bc:	add	x28, x28, #0x10
  4140c0:	b	4140d0 <ferror@plt+0x11680>
  4140c4:	mov	w23, #0x1                   	// #1
  4140c8:	mov	w26, w0
  4140cc:	cbnz	w23, 414078 <ferror@plt+0x11628>
  4140d0:	cmp	w27, #0x10
  4140d4:	b.cc	4141b4 <ferror@plt+0x11764>  // b.lo, b.ul, b.last
  4140d8:	ldr	w25, [x28]
  4140dc:	cmp	w25, w27
  4140e0:	b.gt	41411c <ferror@plt+0x116cc>
  4140e4:	sub	w8, w25, #0x10
  4140e8:	tbnz	w8, #31, 41411c <ferror@plt+0x116cc>
  4140ec:	add	x0, sp, #0x8
  4140f0:	mov	x1, x28
  4140f4:	mov	x2, x19
  4140f8:	blr	x21
  4140fc:	tbnz	w0, #31, 4140c4 <ferror@plt+0x11674>
  414100:	add	w8, w25, #0x3
  414104:	and	w8, w8, #0xfffffffc
  414108:	mov	w23, wzr
  41410c:	sub	w27, w27, w8
  414110:	add	x28, x28, x8
  414114:	cbz	wzr, 4140d0 <ferror@plt+0x11680>
  414118:	b	414078 <ferror@plt+0x11628>
  41411c:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  414120:	ldrb	w8, [x22, #48]
  414124:	ldr	x9, [x9, #3984]
  414128:	ldr	x3, [x9]
  41412c:	tbz	w8, #5, 41428c <ferror@plt+0x1183c>
  414130:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414134:	mov	w1, #0x12                  	// #18
  414138:	mov	w2, #0x1                   	// #1
  41413c:	add	x0, x0, #0x86b
  414140:	mov	w23, #0x1                   	// #1
  414144:	bl	402810 <fwrite@plt>
  414148:	mov	w26, #0xffffffff            	// #-1
  41414c:	cbz	w23, 4140d0 <ferror@plt+0x11680>
  414150:	b	414078 <ferror@plt+0x11628>
  414154:	bl	4029c0 <__errno_location@plt>
  414158:	mov	x25, x0
  41415c:	ldr	w0, [x0]
  414160:	mov	w23, #0x2                   	// #2
  414164:	cmp	w0, #0x4
  414168:	b.eq	414078 <ferror@plt+0x11628>  // b.none
  41416c:	cmp	w0, #0xb
  414170:	b.eq	414078 <ferror@plt+0x11628>  // b.none
  414174:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414178:	ldr	x8, [x8, #3984]
  41417c:	ldr	x27, [x8]
  414180:	bl	402660 <strerror@plt>
  414184:	ldr	w3, [x25]
  414188:	adrp	x1, 419000 <ferror@plt+0x165b0>
  41418c:	mov	x2, x0
  414190:	mov	x0, x27
  414194:	add	x1, x1, #0x81f
  414198:	bl	402a10 <fprintf@plt>
  41419c:	ldr	w8, [x25]
  4141a0:	cmp	w8, #0x69
  4141a4:	mov	w8, #0x1                   	// #1
  4141a8:	cinc	w23, w8, eq  // eq = none
  4141ac:	csinv	w26, w26, wzr, eq  // eq = none
  4141b0:	b	414078 <ferror@plt+0x11628>
  4141b4:	ldrb	w8, [x22, #48]
  4141b8:	tbnz	w8, #5, 414228 <ferror@plt+0x117d8>
  4141bc:	cbnz	w27, 4142a0 <ferror@plt+0x11850>
  4141c0:	mov	w23, wzr
  4141c4:	b	414078 <ferror@plt+0x11628>
  4141c8:	ldur	x1, [x29, #-64]
  4141cc:	mov	w8, #0xffffffff            	// #-1
  4141d0:	str	w8, [sp, #8]
  4141d4:	cbz	x1, 4140b8 <ferror@plt+0x11668>
  4141d8:	ldur	x8, [x29, #-56]
  4141dc:	cmp	x8, #0x10
  4141e0:	b.cs	4141f8 <ferror@plt+0x117a8>  // b.hs, b.nlast
  4141e4:	b	4140b8 <ferror@plt+0x11668>
  4141e8:	sub	x0, x29, #0x60
  4141ec:	bl	4023a0 <__cmsg_nxthdr@plt>
  4141f0:	mov	x1, x0
  4141f4:	cbz	x0, 4140b8 <ferror@plt+0x11668>
  4141f8:	ldr	w8, [x1, #8]
  4141fc:	cmp	w8, #0x10e
  414200:	b.ne	4141e8 <ferror@plt+0x11798>  // b.any
  414204:	ldr	w8, [x1, #12]
  414208:	cmp	w8, #0x8
  41420c:	b.ne	4141e8 <ferror@plt+0x11798>  // b.any
  414210:	ldr	x8, [x1]
  414214:	cmp	x8, #0x14
  414218:	b.ne	4141e8 <ferror@plt+0x11798>  // b.any
  41421c:	ldr	w8, [x1, #16]
  414220:	str	w8, [sp, #8]
  414224:	b	4141e8 <ferror@plt+0x11798>
  414228:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  41422c:	ldr	x8, [x8, #3984]
  414230:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414234:	mov	w1, #0x12                  	// #18
  414238:	mov	w2, #0x1                   	// #1
  41423c:	ldr	x3, [x8]
  414240:	add	x0, x0, #0x89c
  414244:	bl	402810 <fwrite@plt>
  414248:	mov	w23, #0x2                   	// #2
  41424c:	b	414078 <ferror@plt+0x11628>
  414250:	mov	w0, w26
  414254:	add	sp, sp, #0x6, lsl #12
  414258:	add	sp, sp, #0x70
  41425c:	ldp	x20, x19, [sp, #80]
  414260:	ldp	x22, x21, [sp, #64]
  414264:	ldp	x24, x23, [sp, #48]
  414268:	ldp	x26, x25, [sp, #32]
  41426c:	ldp	x28, x27, [sp, #16]
  414270:	ldp	x29, x30, [sp], #96
  414274:	ret
  414278:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  41427c:	ldr	x8, [x8, #3984]
  414280:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414284:	add	x1, x1, #0x84e
  414288:	b	4142b4 <ferror@plt+0x11864>
  41428c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414290:	add	x1, x1, #0x87e
  414294:	mov	x0, x3
  414298:	mov	w2, w25
  41429c:	b	4142b8 <ferror@plt+0x11868>
  4142a0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  4142a4:	ldr	x8, [x8, #3984]
  4142a8:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4142ac:	add	x1, x1, #0x8af
  4142b0:	mov	w2, w27
  4142b4:	ldr	x0, [x8]
  4142b8:	bl	402a10 <fprintf@plt>
  4142bc:	mov	w0, #0x1                   	// #1
  4142c0:	bl	402370 <exit@plt>
  4142c4:	stp	x29, x30, [sp, #-96]!
  4142c8:	stp	x28, x27, [sp, #16]
  4142cc:	stp	x26, x25, [sp, #32]
  4142d0:	stp	x24, x23, [sp, #48]
  4142d4:	stp	x22, x21, [sp, #64]
  4142d8:	stp	x20, x19, [sp, #80]
  4142dc:	mov	x29, sp
  4142e0:	sub	sp, sp, #0x4, lsl #12
  4142e4:	sub	sp, sp, #0x10
  4142e8:	adrp	x28, 42a000 <ferror@plt+0x275b0>
  4142ec:	ldr	x28, [x28, #3984]
  4142f0:	add	x8, sp, #0x8
  4142f4:	adrp	x22, 419000 <ferror@plt+0x165b0>
  4142f8:	adrp	x23, 419000 <ferror@plt+0x165b0>
  4142fc:	adrp	x25, 419000 <ferror@plt+0x165b0>
  414300:	mov	x19, x2
  414304:	mov	x20, x1
  414308:	mov	x21, x0
  41430c:	add	x22, x22, #0x8ff
  414310:	add	x23, x23, #0x8dc
  414314:	add	x24, x8, #0x10
  414318:	add	x25, x25, #0x8c6
  41431c:	b	414344 <ferror@plt+0x118f4>
  414320:	add	x1, sp, #0x8
  414324:	mov	x0, xzr
  414328:	mov	x2, x19
  41432c:	blr	x20
  414330:	cmp	w0, #0x0
  414334:	mvn	w8, w0
  414338:	csel	w26, w0, w26, lt  // lt = tstop
  41433c:	lsr	w8, w8, #31
  414340:	tbz	w8, #0, 41442c <ferror@plt+0x119dc>
  414344:	add	x0, sp, #0x8
  414348:	mov	w1, #0x1                   	// #1
  41434c:	mov	w2, #0x10                  	// #16
  414350:	mov	x3, x21
  414354:	bl	402760 <fread@plt>
  414358:	cmp	x0, #0x10
  41435c:	b.eq	414388 <ferror@plt+0x11938>  // b.none
  414360:	mov	x27, x0
  414364:	cbnz	x0, 4143c0 <ferror@plt+0x11970>
  414368:	mov	x0, x21
  41436c:	bl	4026e0 <feof@plt>
  414370:	cbz	w0, 414380 <ferror@plt+0x11930>
  414374:	mov	w26, wzr
  414378:	mov	w8, wzr
  41437c:	b	414340 <ferror@plt+0x118f0>
  414380:	cmp	x27, #0x10
  414384:	b.ne	4143c0 <ferror@plt+0x11970>  // b.any
  414388:	ldr	w27, [sp, #8]
  41438c:	cmp	w27, #0x4, lsl #12
  414390:	b.hi	414408 <ferror@plt+0x119b8>  // b.pmore
  414394:	sub	w8, w27, #0x10
  414398:	tbnz	w8, #31, 414408 <ferror@plt+0x119b8>
  41439c:	sub	w8, w27, #0xd
  4143a0:	and	w27, w8, #0xfffffffc
  4143a4:	mov	w1, #0x1                   	// #1
  4143a8:	mov	x0, x24
  4143ac:	mov	x2, x27
  4143b0:	mov	x3, x21
  4143b4:	bl	402760 <fread@plt>
  4143b8:	cmp	x0, x27
  4143bc:	b.eq	414320 <ferror@plt+0x118d0>  // b.none
  4143c0:	mov	x0, x21
  4143c4:	bl	402a50 <ferror@plt>
  4143c8:	cbnz	w0, 4143e4 <ferror@plt+0x11994>
  4143cc:	mov	x0, x21
  4143d0:	bl	4026e0 <feof@plt>
  4143d4:	cbnz	w0, 4143f0 <ferror@plt+0x119a0>
  4143d8:	mov	w8, wzr
  4143dc:	mov	w26, #0xffffffff            	// #-1
  4143e0:	b	414340 <ferror@plt+0x118f0>
  4143e4:	mov	x0, x25
  4143e8:	bl	402390 <perror@plt>
  4143ec:	b	4143cc <ferror@plt+0x1197c>
  4143f0:	ldr	x3, [x28]
  4143f4:	mov	w1, #0x22                  	// #34
  4143f8:	mov	w2, #0x1                   	// #1
  4143fc:	mov	x0, x23
  414400:	bl	402810 <fwrite@plt>
  414404:	b	4143d8 <ferror@plt+0x11988>
  414408:	ldr	x26, [x28]
  41440c:	mov	x0, x21
  414410:	bl	402430 <ftell@plt>
  414414:	mov	x3, x0
  414418:	mov	x0, x26
  41441c:	mov	x1, x22
  414420:	mov	w2, w27
  414424:	bl	402a10 <fprintf@plt>
  414428:	b	4143d8 <ferror@plt+0x11988>
  41442c:	mov	w0, w26
  414430:	add	sp, sp, #0x4, lsl #12
  414434:	add	sp, sp, #0x10
  414438:	ldp	x20, x19, [sp, #80]
  41443c:	ldp	x22, x21, [sp, #64]
  414440:	ldp	x24, x23, [sp, #48]
  414444:	ldp	x26, x25, [sp, #32]
  414448:	ldp	x28, x27, [sp, #16]
  41444c:	ldp	x29, x30, [sp], #96
  414450:	ret
  414454:	stp	x29, x30, [sp, #-16]!
  414458:	mov	x3, xzr
  41445c:	mov	w4, wzr
  414460:	mov	x29, sp
  414464:	bl	414470 <ferror@plt+0x11a20>
  414468:	ldp	x29, x30, [sp], #16
  41446c:	ret
  414470:	stp	x29, x30, [sp, #-32]!
  414474:	stp	x20, x19, [sp, #16]
  414478:	ldr	w9, [x0]
  41447c:	add	w10, w4, #0x7
  414480:	and	w10, w10, #0xfffffffc
  414484:	mov	x29, sp
  414488:	add	w9, w9, #0x3
  41448c:	and	x9, x9, #0xfffffffc
  414490:	add	w20, w9, w10
  414494:	cmp	w20, w1
  414498:	b.hi	4144d8 <ferror@plt+0x11a88>  // b.pmore
  41449c:	mov	x19, x0
  4144a0:	add	x8, x0, x9
  4144a4:	add	w9, w4, #0x4
  4144a8:	strh	w2, [x8, #2]
  4144ac:	strh	w9, [x8]
  4144b0:	cbz	w4, 4144c4 <ferror@plt+0x11a74>
  4144b4:	sxtw	x2, w4
  4144b8:	add	x0, x8, #0x4
  4144bc:	mov	x1, x3
  4144c0:	bl	402330 <memcpy@plt>
  4144c4:	mov	w0, wzr
  4144c8:	str	w20, [x19]
  4144cc:	ldp	x20, x19, [sp, #16]
  4144d0:	ldp	x29, x30, [sp], #32
  4144d4:	ret
  4144d8:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  4144dc:	ldr	x9, [x9, #3984]
  4144e0:	mov	w8, w1
  4144e4:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4144e8:	add	x1, x1, #0x922
  4144ec:	ldr	x0, [x9]
  4144f0:	mov	w2, w8
  4144f4:	bl	402a10 <fprintf@plt>
  4144f8:	mov	w0, #0xffffffff            	// #-1
  4144fc:	b	4144cc <ferror@plt+0x11a7c>
  414500:	sub	sp, sp, #0x20
  414504:	stp	x29, x30, [sp, #16]
  414508:	add	x29, sp, #0x10
  41450c:	sturb	w3, [x29, #-4]
  414510:	sub	x3, x29, #0x4
  414514:	mov	w4, #0x1                   	// #1
  414518:	bl	414470 <ferror@plt+0x11a20>
  41451c:	ldp	x29, x30, [sp, #16]
  414520:	add	sp, sp, #0x20
  414524:	ret
  414528:	sub	sp, sp, #0x20
  41452c:	stp	x29, x30, [sp, #16]
  414530:	add	x29, sp, #0x10
  414534:	sturh	w3, [x29, #-4]
  414538:	sub	x3, x29, #0x4
  41453c:	mov	w4, #0x2                   	// #2
  414540:	bl	414470 <ferror@plt+0x11a20>
  414544:	ldp	x29, x30, [sp, #16]
  414548:	add	sp, sp, #0x20
  41454c:	ret
  414550:	sub	sp, sp, #0x20
  414554:	stp	x29, x30, [sp, #16]
  414558:	add	x29, sp, #0x10
  41455c:	stur	w3, [x29, #-4]
  414560:	sub	x3, x29, #0x4
  414564:	mov	w4, #0x4                   	// #4
  414568:	bl	414470 <ferror@plt+0x11a20>
  41456c:	ldp	x29, x30, [sp, #16]
  414570:	add	sp, sp, #0x20
  414574:	ret
  414578:	sub	sp, sp, #0x20
  41457c:	str	x3, [sp, #8]
  414580:	add	x3, sp, #0x8
  414584:	mov	w4, #0x8                   	// #8
  414588:	stp	x29, x30, [sp, #16]
  41458c:	add	x29, sp, #0x10
  414590:	bl	414470 <ferror@plt+0x11a20>
  414594:	ldp	x29, x30, [sp, #16]
  414598:	add	sp, sp, #0x20
  41459c:	ret
  4145a0:	stp	x29, x30, [sp, #-48]!
  4145a4:	stp	x22, x21, [sp, #16]
  4145a8:	mov	x22, x0
  4145ac:	mov	x0, x3
  4145b0:	stp	x20, x19, [sp, #32]
  4145b4:	mov	x29, sp
  4145b8:	mov	x19, x3
  4145bc:	mov	w20, w2
  4145c0:	mov	w21, w1
  4145c4:	bl	402360 <strlen@plt>
  4145c8:	add	w4, w0, #0x1
  4145cc:	mov	x0, x22
  4145d0:	mov	w1, w21
  4145d4:	mov	w2, w20
  4145d8:	mov	x3, x19
  4145dc:	bl	414470 <ferror@plt+0x11a20>
  4145e0:	ldp	x20, x19, [sp, #32]
  4145e4:	ldp	x22, x21, [sp, #16]
  4145e8:	ldp	x29, x30, [sp], #48
  4145ec:	ret
  4145f0:	stp	x29, x30, [sp, #-48]!
  4145f4:	stp	x22, x21, [sp, #16]
  4145f8:	stp	x20, x19, [sp, #32]
  4145fc:	ldr	w9, [x0]
  414600:	add	w10, w3, #0x3
  414604:	and	w22, w10, #0xfffffffc
  414608:	mov	x29, sp
  41460c:	add	w9, w9, #0x3
  414610:	and	w9, w9, #0xfffffffc
  414614:	add	w10, w9, w22
  414618:	cmp	w10, w1
  41461c:	b.hi	414684 <ferror@plt+0x11c34>  // b.pmore
  414620:	mov	w20, w3
  414624:	sxtw	x21, w20
  414628:	mov	x19, x0
  41462c:	add	x0, x0, w9, uxtw
  414630:	mov	x1, x2
  414634:	mov	x2, x21
  414638:	bl	402330 <memcpy@plt>
  41463c:	ldr	w8, [x19]
  414640:	sub	w2, w22, w20
  414644:	mov	w1, wzr
  414648:	add	w8, w8, #0x3
  41464c:	and	w8, w8, #0xfffffffc
  414650:	add	x8, x19, x8
  414654:	add	x0, x8, x21
  414658:	bl	4025b0 <memset@plt>
  41465c:	ldr	w8, [x19]
  414660:	mov	w0, wzr
  414664:	add	w8, w8, #0x3
  414668:	and	w8, w8, #0xfffffffc
  41466c:	add	w8, w8, w22
  414670:	str	w8, [x19]
  414674:	ldp	x20, x19, [sp, #32]
  414678:	ldp	x22, x21, [sp, #16]
  41467c:	ldp	x29, x30, [sp], #48
  414680:	ret
  414684:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  414688:	ldr	x9, [x9, #3984]
  41468c:	mov	w8, w1
  414690:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414694:	add	x1, x1, #0x951
  414698:	ldr	x0, [x9]
  41469c:	mov	w2, w8
  4146a0:	bl	402a10 <fprintf@plt>
  4146a4:	mov	w0, #0xffffffff            	// #-1
  4146a8:	b	414674 <ferror@plt+0x11c24>
  4146ac:	stp	x29, x30, [sp, #-32]!
  4146b0:	ldr	w8, [x0]
  4146b4:	mov	x3, xzr
  4146b8:	mov	w4, wzr
  4146bc:	str	x19, [sp, #16]
  4146c0:	add	w8, w8, #0x3
  4146c4:	and	w8, w8, #0xfffffffc
  4146c8:	mov	x29, sp
  4146cc:	add	x19, x0, x8
  4146d0:	bl	414470 <ferror@plt+0x11a20>
  4146d4:	mov	x0, x19
  4146d8:	ldr	x19, [sp, #16]
  4146dc:	ldp	x29, x30, [sp], #32
  4146e0:	ret
  4146e4:	ldr	w8, [x0]
  4146e8:	add	w9, w8, #0x3
  4146ec:	and	w9, w9, #0xfffc
  4146f0:	add	w9, w0, w9
  4146f4:	sub	w9, w9, w1
  4146f8:	mov	w0, w8
  4146fc:	strh	w9, [x1]
  414700:	ret
  414704:	stp	x29, x30, [sp, #-48]!
  414708:	stp	x22, x21, [sp, #16]
  41470c:	stp	x20, x19, [sp, #32]
  414710:	ldr	w8, [x0]
  414714:	mov	x29, sp
  414718:	mov	w19, w2
  41471c:	mov	w20, w1
  414720:	add	w8, w8, #0x3
  414724:	and	w8, w8, #0xfffffffc
  414728:	mov	x21, x0
  41472c:	add	x22, x0, x8
  414730:	bl	414470 <ferror@plt+0x11a20>
  414734:	mov	x0, x21
  414738:	mov	w1, w20
  41473c:	mov	w2, w19
  414740:	bl	4146ac <ferror@plt+0x11c5c>
  414744:	mov	x0, x22
  414748:	ldp	x20, x19, [sp, #32]
  41474c:	ldp	x22, x21, [sp, #16]
  414750:	ldp	x29, x30, [sp], #48
  414754:	ret
  414758:	stp	x29, x30, [sp, #-32]!
  41475c:	ldr	w9, [x0]
  414760:	ldrh	w8, [x1]
  414764:	str	x19, [sp, #16]
  414768:	mov	x19, x0
  41476c:	add	w9, w9, #0x3
  414770:	add	w8, w8, #0x3
  414774:	and	w9, w9, #0xfffc
  414778:	and	x8, x8, #0x1fffc
  41477c:	add	w9, w19, w9
  414780:	add	x8, x1, x8
  414784:	sub	w9, w9, w1
  414788:	strh	w9, [x1]
  41478c:	mov	x1, x8
  414790:	mov	x29, sp
  414794:	bl	4146e4 <ferror@plt+0x11c94>
  414798:	ldr	w0, [x19]
  41479c:	ldr	x19, [sp, #16]
  4147a0:	ldp	x29, x30, [sp], #32
  4147a4:	ret
  4147a8:	stp	x29, x30, [sp, #-16]!
  4147ac:	ldrh	w9, [x0]
  4147b0:	mov	x29, sp
  4147b4:	add	w9, w9, #0x3
  4147b8:	and	x9, x9, #0x1fffc
  4147bc:	add	w10, w9, #0x8
  4147c0:	cmp	w10, w1
  4147c4:	b.hi	4147fc <ferror@plt+0x11dac>  // b.pmore
  4147c8:	add	x9, x0, x9
  4147cc:	mov	w10, #0x8                   	// #8
  4147d0:	strh	w2, [x9, #2]
  4147d4:	strh	w10, [x9]
  4147d8:	str	w3, [x9, #4]
  4147dc:	ldrh	w9, [x0]
  4147e0:	mov	w8, wzr
  4147e4:	add	w9, w9, #0xb
  4147e8:	and	w9, w9, #0xfffc
  4147ec:	strh	w9, [x0]
  4147f0:	mov	w0, w8
  4147f4:	ldp	x29, x30, [sp], #16
  4147f8:	ret
  4147fc:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  414800:	ldr	x9, [x9, #3984]
  414804:	mov	w8, w1
  414808:	adrp	x1, 419000 <ferror@plt+0x165b0>
  41480c:	add	x1, x1, #0x97f
  414810:	ldr	x0, [x9]
  414814:	mov	w2, w8
  414818:	bl	402a10 <fprintf@plt>
  41481c:	mov	w8, #0xffffffff            	// #-1
  414820:	b	4147f0 <ferror@plt+0x11da0>
  414824:	stp	x29, x30, [sp, #-32]!
  414828:	stp	x20, x19, [sp, #16]
  41482c:	ldrh	w9, [x0]
  414830:	add	w10, w4, #0x7
  414834:	and	w20, w10, #0xfffffffc
  414838:	mov	x29, sp
  41483c:	add	w9, w9, #0x3
  414840:	and	x9, x9, #0x1fffc
  414844:	add	w10, w9, w20
  414848:	cmp	w10, w1
  41484c:	b.hi	41489c <ferror@plt+0x11e4c>  // b.pmore
  414850:	mov	x19, x0
  414854:	add	x8, x0, x9
  414858:	add	w9, w4, #0x4
  41485c:	strh	w2, [x8, #2]
  414860:	strh	w9, [x8]
  414864:	cbz	w4, 414878 <ferror@plt+0x11e28>
  414868:	sxtw	x2, w4
  41486c:	add	x0, x8, #0x4
  414870:	mov	x1, x3
  414874:	bl	402330 <memcpy@plt>
  414878:	ldrh	w8, [x19]
  41487c:	mov	w0, wzr
  414880:	add	w8, w8, #0x3
  414884:	and	w8, w8, #0xfffc
  414888:	add	w8, w8, w20
  41488c:	strh	w8, [x19]
  414890:	ldp	x20, x19, [sp, #16]
  414894:	ldp	x29, x30, [sp], #32
  414898:	ret
  41489c:	adrp	x9, 42a000 <ferror@plt+0x275b0>
  4148a0:	ldr	x9, [x9, #3984]
  4148a4:	mov	w8, w1
  4148a8:	adrp	x1, 419000 <ferror@plt+0x165b0>
  4148ac:	add	x1, x1, #0x9b4
  4148b0:	ldr	x0, [x9]
  4148b4:	mov	w2, w8
  4148b8:	bl	402a10 <fprintf@plt>
  4148bc:	mov	w0, #0xffffffff            	// #-1
  4148c0:	b	414890 <ferror@plt+0x11e40>
  4148c4:	sub	sp, sp, #0x20
  4148c8:	stp	x29, x30, [sp, #16]
  4148cc:	add	x29, sp, #0x10
  4148d0:	sturb	w3, [x29, #-4]
  4148d4:	sub	x3, x29, #0x4
  4148d8:	mov	w4, #0x1                   	// #1
  4148dc:	bl	414824 <ferror@plt+0x11dd4>
  4148e0:	ldp	x29, x30, [sp, #16]
  4148e4:	add	sp, sp, #0x20
  4148e8:	ret
  4148ec:	sub	sp, sp, #0x20
  4148f0:	stp	x29, x30, [sp, #16]
  4148f4:	add	x29, sp, #0x10
  4148f8:	sturh	w3, [x29, #-4]
  4148fc:	sub	x3, x29, #0x4
  414900:	mov	w4, #0x2                   	// #2
  414904:	bl	414824 <ferror@plt+0x11dd4>
  414908:	ldp	x29, x30, [sp, #16]
  41490c:	add	sp, sp, #0x20
  414910:	ret
  414914:	sub	sp, sp, #0x20
  414918:	str	x3, [sp, #8]
  41491c:	add	x3, sp, #0x8
  414920:	mov	w4, #0x8                   	// #8
  414924:	stp	x29, x30, [sp, #16]
  414928:	add	x29, sp, #0x10
  41492c:	bl	414824 <ferror@plt+0x11dd4>
  414930:	ldp	x29, x30, [sp, #16]
  414934:	add	sp, sp, #0x20
  414938:	ret
  41493c:	stp	x29, x30, [sp, #-32]!
  414940:	ldrh	w8, [x0]
  414944:	mov	x3, xzr
  414948:	mov	w4, wzr
  41494c:	str	x19, [sp, #16]
  414950:	add	w8, w8, #0x3
  414954:	and	x8, x8, #0x1fffc
  414958:	mov	x29, sp
  41495c:	add	x19, x0, x8
  414960:	bl	414824 <ferror@plt+0x11dd4>
  414964:	ldrh	w8, [x19, #2]
  414968:	mov	x0, x19
  41496c:	orr	w8, w8, #0x8000
  414970:	strh	w8, [x19, #2]
  414974:	ldr	x19, [sp, #16]
  414978:	ldp	x29, x30, [sp], #32
  41497c:	ret
  414980:	ldrh	w8, [x0]
  414984:	add	w8, w8, #0x3
  414988:	and	w8, w8, #0xfffc
  41498c:	add	w8, w0, w8
  414990:	sub	w8, w8, w1
  414994:	strh	w8, [x1]
  414998:	ldrh	w0, [x0]
  41499c:	ret
  4149a0:	stp	x29, x30, [sp, #-16]!
  4149a4:	mov	w4, wzr
  4149a8:	mov	x29, sp
  4149ac:	bl	4149bc <ferror@plt+0x11f6c>
  4149b0:	mov	w0, wzr
  4149b4:	ldp	x29, x30, [sp], #16
  4149b8:	ret
  4149bc:	stp	x29, x30, [sp, #-64]!
  4149c0:	add	w8, w1, #0x1
  4149c4:	stp	x22, x21, [sp, #32]
  4149c8:	stp	x20, x19, [sp, #48]
  4149cc:	mov	x20, x2
  4149d0:	mov	w21, w1
  4149d4:	sbfiz	x2, x8, #3, #32
  4149d8:	mov	w1, wzr
  4149dc:	str	x23, [sp, #16]
  4149e0:	mov	x29, sp
  4149e4:	mov	w23, w4
  4149e8:	mov	w19, w3
  4149ec:	mov	x22, x0
  4149f0:	bl	4025b0 <memset@plt>
  4149f4:	cmp	w19, #0x4
  4149f8:	b.lt	414a54 <ferror@plt+0x12004>  // b.tstop
  4149fc:	mvn	w8, w23
  414a00:	b	414a1c <ferror@plt+0x11fcc>
  414a04:	add	w9, w9, #0x3
  414a08:	and	x9, x9, #0x1fffc
  414a0c:	sub	w19, w19, w9
  414a10:	cmp	w19, #0x3
  414a14:	add	x20, x20, x9
  414a18:	b.le	414a54 <ferror@plt+0x12004>
  414a1c:	ldrh	w9, [x20]
  414a20:	cmp	w9, #0x4
  414a24:	b.cc	414a54 <ferror@plt+0x12004>  // b.lo, b.ul, b.last
  414a28:	cmp	w19, w9
  414a2c:	b.lt	414a54 <ferror@plt+0x12004>  // b.tstop
  414a30:	ldrh	w10, [x20, #2]
  414a34:	and	w10, w10, w8
  414a38:	cmp	w21, w10, uxth
  414a3c:	b.lt	414a04 <ferror@plt+0x11fb4>  // b.tstop
  414a40:	and	x10, x10, #0xffff
  414a44:	ldr	x11, [x22, x10, lsl #3]
  414a48:	cbnz	x11, 414a04 <ferror@plt+0x11fb4>
  414a4c:	str	x20, [x22, x10, lsl #3]
  414a50:	b	414a04 <ferror@plt+0x11fb4>
  414a54:	cbnz	w19, 414a70 <ferror@plt+0x12020>
  414a58:	ldp	x20, x19, [sp, #48]
  414a5c:	ldp	x22, x21, [sp, #32]
  414a60:	ldr	x23, [sp, #16]
  414a64:	mov	w0, wzr
  414a68:	ldp	x29, x30, [sp], #64
  414a6c:	ret
  414a70:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414a74:	ldr	x8, [x8, #3984]
  414a78:	ldrh	w3, [x20]
  414a7c:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414a80:	add	x1, x1, #0x9e9
  414a84:	ldr	x0, [x8]
  414a88:	mov	w2, w19
  414a8c:	bl	402a10 <fprintf@plt>
  414a90:	b	414a58 <ferror@plt+0x12008>
  414a94:	stp	x29, x30, [sp, #-16]!
  414a98:	cmp	w2, #0x4
  414a9c:	mov	x29, sp
  414aa0:	b.lt	414adc <ferror@plt+0x1208c>  // b.tstop
  414aa4:	ldrh	w8, [x1]
  414aa8:	cmp	w8, #0x4
  414aac:	b.cc	414adc <ferror@plt+0x1208c>  // b.lo, b.ul, b.last
  414ab0:	cmp	w2, w8
  414ab4:	b.lt	414adc <ferror@plt+0x1208c>  // b.tstop
  414ab8:	ldrh	w9, [x1, #2]
  414abc:	cmp	w9, w0
  414ac0:	b.eq	414ae4 <ferror@plt+0x12094>  // b.none
  414ac4:	add	w8, w8, #0x3
  414ac8:	and	x8, x8, #0x1fffc
  414acc:	sub	w2, w2, w8
  414ad0:	cmp	w2, #0x3
  414ad4:	add	x1, x1, x8
  414ad8:	b.gt	414aa4 <ferror@plt+0x12054>
  414adc:	cbnz	w2, 414af0 <ferror@plt+0x120a0>
  414ae0:	mov	x1, xzr
  414ae4:	mov	x0, x1
  414ae8:	ldp	x29, x30, [sp], #16
  414aec:	ret
  414af0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414af4:	ldr	x8, [x8, #3984]
  414af8:	ldrh	w3, [x1]
  414afc:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414b00:	add	x1, x1, #0x9e9
  414b04:	ldr	x0, [x8]
  414b08:	bl	402a10 <fprintf@plt>
  414b0c:	b	414ae0 <ferror@plt+0x12090>
  414b10:	stp	x29, x30, [sp, #-16]!
  414b14:	ldrh	w8, [x2]
  414b18:	mov	x29, sp
  414b1c:	sub	x8, x8, #0x4
  414b20:	cmp	x8, w3, sxtw
  414b24:	b.cs	414b34 <ferror@plt+0x120e4>  // b.hs, b.nlast
  414b28:	mov	w0, #0xffffffff            	// #-1
  414b2c:	ldp	x29, x30, [sp], #16
  414b30:	ret
  414b34:	add	w9, w3, #0x3
  414b38:	and	x9, x9, #0xfffffffc
  414b3c:	add	x10, x9, #0x4
  414b40:	cmp	x8, x10
  414b44:	b.cs	414b5c <ferror@plt+0x1210c>  // b.hs, b.nlast
  414b48:	add	w8, w1, #0x1
  414b4c:	sbfiz	x2, x8, #3, #32
  414b50:	mov	w1, wzr
  414b54:	bl	4025b0 <memset@plt>
  414b58:	b	414b70 <ferror@plt+0x12120>
  414b5c:	add	x8, x2, x9
  414b60:	ldrh	w9, [x8, #4]
  414b64:	add	x2, x8, #0x8
  414b68:	sub	w3, w9, #0x4
  414b6c:	bl	4149a0 <ferror@plt+0x11f50>
  414b70:	mov	w0, wzr
  414b74:	ldp	x29, x30, [sp], #16
  414b78:	ret
  414b7c:	stp	x29, x30, [sp, #-64]!
  414b80:	stp	x24, x23, [sp, #16]
  414b84:	stp	x22, x21, [sp, #32]
  414b88:	stp	x20, x19, [sp, #48]
  414b8c:	ldr	x24, [x1, #16]
  414b90:	mov	x19, x2
  414b94:	mov	w2, #0x22                  	// #34
  414b98:	mov	x29, sp
  414b9c:	mov	x21, x1
  414ba0:	mov	w22, w0
  414ba4:	stp	xzr, xzr, [x24]
  414ba8:	bl	414d88 <ferror@plt+0x12338>
  414bac:	mov	w20, w0
  414bb0:	tbnz	w0, #31, 414c00 <ferror@plt+0x121b0>
  414bb4:	cmp	w20, #0x8, lsl #12
  414bb8:	mov	w8, #0x8000                	// #32768
  414bbc:	csel	w20, w20, w8, gt
  414bc0:	mov	x0, x20
  414bc4:	bl	402530 <malloc@plt>
  414bc8:	cbz	x0, 414c18 <ferror@plt+0x121c8>
  414bcc:	mov	x23, x0
  414bd0:	stp	x0, x20, [x24]
  414bd4:	mov	w0, w22
  414bd8:	mov	x1, x21
  414bdc:	mov	w2, wzr
  414be0:	bl	414d88 <ferror@plt+0x12338>
  414be4:	mov	w20, w0
  414be8:	tbnz	w0, #31, 414bf8 <ferror@plt+0x121a8>
  414bec:	cbz	x19, 414bf8 <ferror@plt+0x121a8>
  414bf0:	str	x23, [x19]
  414bf4:	b	414c00 <ferror@plt+0x121b0>
  414bf8:	mov	x0, x23
  414bfc:	bl	4027a0 <free@plt>
  414c00:	mov	w0, w20
  414c04:	ldp	x20, x19, [sp, #48]
  414c08:	ldp	x22, x21, [sp, #32]
  414c0c:	ldp	x24, x23, [sp, #16]
  414c10:	ldp	x29, x30, [sp], #64
  414c14:	ret
  414c18:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414c1c:	ldr	x8, [x8, #3984]
  414c20:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414c24:	add	x0, x0, #0xa33
  414c28:	mov	w1, #0x20                  	// #32
  414c2c:	ldr	x3, [x8]
  414c30:	mov	w2, #0x1                   	// #1
  414c34:	bl	402810 <fwrite@plt>
  414c38:	mov	w20, #0xfffffff4            	// #-12
  414c3c:	b	414c00 <ferror@plt+0x121b0>
  414c40:	stp	x29, x30, [sp, #-32]!
  414c44:	stp	x20, x19, [sp, #16]
  414c48:	ldr	w8, [x0]
  414c4c:	mov	x29, sp
  414c50:	cmp	w8, #0x13
  414c54:	b.ls	414cb4 <ferror@plt+0x12264>  // b.plast
  414c58:	ldr	w19, [x0, #16]
  414c5c:	tbnz	w19, #31, 414c68 <ferror@plt+0x12218>
  414c60:	mov	w0, wzr
  414c64:	b	414cec <ferror@plt+0x1229c>
  414c68:	neg	w20, w19
  414c6c:	bl	4029c0 <__errno_location@plt>
  414c70:	str	w20, [x0]
  414c74:	cmn	w19, #0x2
  414c78:	mov	w0, #0xffffffff            	// #-1
  414c7c:	b.eq	414cec <ferror@plt+0x1229c>  // b.none
  414c80:	cmp	w20, #0x5f
  414c84:	b.eq	414cec <ferror@plt+0x1229c>  // b.none
  414c88:	cmp	w20, #0x5a
  414c8c:	b.ne	414cdc <ferror@plt+0x1228c>  // b.any
  414c90:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414c94:	ldr	x8, [x8, #3984]
  414c98:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414c9c:	add	x0, x0, #0xa64
  414ca0:	mov	w1, #0x24                  	// #36
  414ca4:	ldr	x3, [x8]
  414ca8:	mov	w2, #0x1                   	// #1
  414cac:	bl	402810 <fwrite@plt>
  414cb0:	b	414ce8 <ferror@plt+0x12298>
  414cb4:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414cb8:	ldr	x8, [x8, #3984]
  414cbc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414cc0:	add	x0, x0, #0xa54
  414cc4:	mov	w1, #0xf                   	// #15
  414cc8:	ldr	x3, [x8]
  414ccc:	mov	w2, #0x1                   	// #1
  414cd0:	bl	402810 <fwrite@plt>
  414cd4:	mov	w0, #0xffffffff            	// #-1
  414cd8:	b	414cec <ferror@plt+0x1229c>
  414cdc:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414ce0:	add	x0, x0, #0xa89
  414ce4:	bl	402390 <perror@plt>
  414ce8:	mov	w0, w19
  414cec:	ldp	x20, x19, [sp, #16]
  414cf0:	ldp	x29, x30, [sp], #32
  414cf4:	ret
  414cf8:	stp	x29, x30, [sp, #-32]!
  414cfc:	stp	x20, x19, [sp, #16]
  414d00:	ldr	w8, [x1]
  414d04:	mov	x29, sp
  414d08:	cmp	w8, #0x23
  414d0c:	b.ls	414d54 <ferror@plt+0x12304>  // b.plast
  414d10:	ldr	w8, [x1, #16]
  414d14:	mov	x19, x0
  414d18:	neg	w20, w8
  414d1c:	bl	4029c0 <__errno_location@plt>
  414d20:	str	w20, [x0]
  414d24:	ldr	w8, [x19, #36]
  414d28:	cmp	w8, #0x4
  414d2c:	b.ne	414d40 <ferror@plt+0x122f0>  // b.any
  414d30:	cmp	w20, #0x2
  414d34:	b.eq	414d48 <ferror@plt+0x122f8>  // b.none
  414d38:	cmp	w20, #0x5f
  414d3c:	b.eq	414d48 <ferror@plt+0x122f8>  // b.none
  414d40:	ldrb	w8, [x19, #48]
  414d44:	tbz	w8, #1, 414d78 <ferror@plt+0x12328>
  414d48:	ldp	x20, x19, [sp, #16]
  414d4c:	ldp	x29, x30, [sp], #32
  414d50:	ret
  414d54:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414d58:	ldr	x8, [x8, #3984]
  414d5c:	adrp	x0, 418000 <ferror@plt+0x155b0>
  414d60:	add	x0, x0, #0x76a
  414d64:	mov	w1, #0x10                  	// #16
  414d68:	ldr	x3, [x8]
  414d6c:	mov	w2, #0x1                   	// #1
  414d70:	bl	402810 <fwrite@plt>
  414d74:	b	414d48 <ferror@plt+0x122f8>
  414d78:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414d7c:	add	x0, x0, #0xa89
  414d80:	bl	402390 <perror@plt>
  414d84:	b	414d48 <ferror@plt+0x122f8>
  414d88:	stp	x29, x30, [sp, #-48]!
  414d8c:	stp	x22, x21, [sp, #16]
  414d90:	stp	x20, x19, [sp, #32]
  414d94:	mov	x29, sp
  414d98:	mov	w20, w2
  414d9c:	mov	x21, x1
  414da0:	mov	w22, w0
  414da4:	bl	402340 <recvmsg@plt>
  414da8:	tbnz	w0, #31, 414dd8 <ferror@plt+0x12388>
  414dac:	cbnz	w0, 414e3c <ferror@plt+0x123ec>
  414db0:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414db4:	ldr	x8, [x8, #3984]
  414db8:	adrp	x0, 419000 <ferror@plt+0x165b0>
  414dbc:	add	x0, x0, #0x83e
  414dc0:	mov	w1, #0xf                   	// #15
  414dc4:	ldr	x3, [x8]
  414dc8:	mov	w2, #0x1                   	// #1
  414dcc:	bl	402810 <fwrite@plt>
  414dd0:	mov	w0, #0xffffffc3            	// #-61
  414dd4:	b	414e3c <ferror@plt+0x123ec>
  414dd8:	bl	4029c0 <__errno_location@plt>
  414ddc:	mov	x19, x0
  414de0:	b	414df8 <ferror@plt+0x123a8>
  414de4:	mov	w0, w22
  414de8:	mov	x1, x21
  414dec:	mov	w2, w20
  414df0:	bl	402340 <recvmsg@plt>
  414df4:	tbz	w0, #31, 414dac <ferror@plt+0x1235c>
  414df8:	ldr	w0, [x19]
  414dfc:	cmp	w0, #0xb
  414e00:	b.eq	414de4 <ferror@plt+0x12394>  // b.none
  414e04:	cmp	w0, #0x4
  414e08:	b.eq	414de4 <ferror@plt+0x12394>  // b.none
  414e0c:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414e10:	ldr	x8, [x8, #3984]
  414e14:	ldr	x20, [x8]
  414e18:	bl	402660 <strerror@plt>
  414e1c:	ldr	w3, [x19]
  414e20:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414e24:	mov	x2, x0
  414e28:	add	x1, x1, #0x81f
  414e2c:	mov	x0, x20
  414e30:	bl	402a10 <fprintf@plt>
  414e34:	ldr	w8, [x19]
  414e38:	neg	w0, w8
  414e3c:	ldp	x20, x19, [sp, #32]
  414e40:	ldp	x22, x21, [sp, #16]
  414e44:	ldp	x29, x30, [sp], #48
  414e48:	ret
  414e4c:	stp	x29, x30, [sp, #-32]!
  414e50:	str	x19, [sp, #16]
  414e54:	adrp	x8, 42a000 <ferror@plt+0x275b0>
  414e58:	ldr	x8, [x8, #3984]
  414e5c:	ldr	w9, [x1]
  414e60:	mov	x29, sp
  414e64:	ldr	x19, [x8]
  414e68:	neg	w0, w9
  414e6c:	bl	402660 <strerror@plt>
  414e70:	adrp	x1, 419000 <ferror@plt+0x165b0>
  414e74:	mov	x2, x0
  414e78:	add	x1, x1, #0xae6
  414e7c:	mov	x0, x19
  414e80:	bl	402a10 <fprintf@plt>
  414e84:	ldr	x19, [sp, #16]
  414e88:	ldp	x29, x30, [sp], #32
  414e8c:	ret
  414e90:	stp	x29, x30, [sp, #-64]!
  414e94:	mov	x29, sp
  414e98:	stp	x19, x20, [sp, #16]
  414e9c:	adrp	x20, 42a000 <ferror@plt+0x275b0>
  414ea0:	add	x20, x20, #0x9d0
  414ea4:	stp	x21, x22, [sp, #32]
  414ea8:	adrp	x21, 42a000 <ferror@plt+0x275b0>
  414eac:	add	x21, x21, #0x9c8
  414eb0:	sub	x20, x20, x21
  414eb4:	mov	w22, w0
  414eb8:	stp	x23, x24, [sp, #48]
  414ebc:	mov	x23, x1
  414ec0:	mov	x24, x2
  414ec4:	bl	4022f0 <memcpy@plt-0x40>
  414ec8:	cmp	xzr, x20, asr #3
  414ecc:	b.eq	414ef8 <ferror@plt+0x124a8>  // b.none
  414ed0:	asr	x20, x20, #3
  414ed4:	mov	x19, #0x0                   	// #0
  414ed8:	ldr	x3, [x21, x19, lsl #3]
  414edc:	mov	x2, x24
  414ee0:	add	x19, x19, #0x1
  414ee4:	mov	x1, x23
  414ee8:	mov	w0, w22
  414eec:	blr	x3
  414ef0:	cmp	x20, x19
  414ef4:	b.ne	414ed8 <ferror@plt+0x12488>  // b.any
  414ef8:	ldp	x19, x20, [sp, #16]
  414efc:	ldp	x21, x22, [sp, #32]
  414f00:	ldp	x23, x24, [sp, #48]
  414f04:	ldp	x29, x30, [sp], #64
  414f08:	ret
  414f0c:	nop
  414f10:	ret

Disassembly of section .fini:

0000000000414f14 <.fini>:
  414f14:	stp	x29, x30, [sp, #-16]!
  414f18:	mov	x29, sp
  414f1c:	ldp	x29, x30, [sp], #16
  414f20:	ret
