// Seed: 2664983104
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_4(
      .id_0(-1), .id_1(""), .id_2(id_2), .sum(1), .id_3(id_3), .id_4((1))
  );
  module_0 modCall_1 (id_2);
  wire id_5;
  assign id_3 = 1;
  always id_3 <= 1;
endmodule
