#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Aug  8 15:44:14 2019
# Process ID: 20392
# Current directory: /home/ryunosuke/Works/zynqberrydemo1
# Command line: vivado
# Log file: /home/ryunosuke/Works/zynqberrydemo1/vivado.log
# Journal file: /home/ryunosuke/Works/zynqberrydemo1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ryunosuke/Works/zynqberrydemo1/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'zsys_rst_processing_system7_0_50M_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_rst_processing_system7_0_50M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_2' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_1' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'zsys_auto_pc_0' generated file not found '/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 6229.211 ; gain = 286.645 ; free physical = 3000 ; free virtual = 7138
update_compile_order -fileset sources_1
open_bd_design {/home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd}
Adding cell -- trenz.biz:user:axi_reg32:1.0 - axi_reg32_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- trenz.biz:user:axis_fb_conv:1.0 - axis_fb_conv_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- trenz.biz:user:Video_IO_2_HDMI_TMDS:1.0 - Video_IO_2_HDMI_TMDS_0
Adding cell -- user.org:module_ref:ImageProcess:1.0 - ImageProcess_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/clk_wiz_1/clk_out1(clk) and /video_out/Video_IO_2_HDMI_TMDS_0/video_clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/clk_wiz_1/locked(undef) and /video_out/ImageProcess_0/Reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_out/clk_wiz_1/clk_out2(clk) and /video_out/Video_IO_2_HDMI_TMDS_0/video_clk5x_in(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_3
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_4
Adding cell -- trenz.biz:user:axis_raw_demosaic:1.0 - axis_raw_demosaic_0
Adding cell -- trenz.biz:user:axis_raw_unpack:1.0 - axis_raw_unpack_0
Adding cell -- trenz.biz:user:csi2_d_phy_rx:1.0 - csi2_d_phy_rx_0
Adding cell -- trenz.biz:user:csi_to_axis:1.0 - csi_to_axis_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_in/csi2_d_phy_rx_0/rxbyteclkhs(undef) and /video_in/axis_data_fifo_0/s_axis_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_in/csi2_d_phy_rx_0/rxbyteclkhs(undef) and /video_in/csi_to_axis_0/m_axis_aclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /video_in/csi2_d_phy_rx_0/rxbyteclkhs(undef) and /video_in/proc_sys_reset_0/slowest_sync_clk(clk)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- digilentinc.com:user:axi_i2s_adi:1.2 - axi_i2s_adi_0
Adding cell -- trenz.biz:user:axis_to_i2s:1.0 - axis_to_i2s_0
Adding cell -- trenz.biz:user:i2s_to_pwm:1.0 - i2s_to_pwm_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /audio/axi_aclk(clk) and /audio/i2s_to_pwm_0/clk_in(undef)
Successfully read diagram <zsys> from BD file </home/ryunosuke/Works/zynqberrydemo1/vivado/zynqberrydemo1.srcs/sources_1/bd/zsys/zsys.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6348.520 ; gain = 74.820 ; free physical = 2870 ; free virtual = 7016
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 15:54:04 2019...
