<dec f='codebrowser/include/hw/pci/pcie_port.h' l='69' type='uint8_t (*)(const PCIDevice *)'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='95' u='w' c='gen_rp_dev_class_init'/>
<offset>2112</offset>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='110' u='w' c='ioh3420_class_init'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='23' u='r' c='rp_aer_vector_update'/>
<use f='codebrowser/hw/pci-bridge/pcie_root_port.c' l='24' u='r' c='rp_aer_vector_update'/>
