FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * rl6231.h - RL6231 class device shared support
 *
 * Copyright 2014 Realtek Semiconductor Corp.
 *
 * Author: Oder Chiou <oder_chiou@realtek.com>
 */

#ifndef __RL6231_H__
#define __RL6231_H__
/* bench 1819.6.0 716508b71d97 */
/* bench 1819.6.1 f8d55a6a0cdf */
/* bench 1819.6.2 4f3923743484 */
/* bench 2106.6.0 b697eb3d6e5d */
/* bench 2106.6.1 7f27dc406b0d */
/* bench 2106.6.2 68e57a8dee8e */
/* bench 2106.6.3 cab02a38f405 */
/* bench 2106.6.4 ce9af17ec175 */
/* bench 2106.6.5 def68d55da14 */
/* bench 2106.6.6 8b5ff4df3cfd */
/* bench 2106.6.7 cf8683624098 */
/* bench 2106.6.8 cc20730b966f */
/* bench 1819.6.6 823779917a6a */
/* bench 1819.6.7 efa6b1aea35d */
/* bench 1819.6.8 9b2d5eacf117 */
/* bench 1819.6.9 5d3737c420d8 */
#define RL6231_PLL_N_MAX	0x1ff
#define RL6231_PLL_K_MAX	0x1f
#define RL6231_PLL_M_MAX	0xf

struct rl6231_pll_code {
	bool m_bp; /* Indicates bypass m code or not. */
	bool k_bp; /* Indicates bypass k code or not. */
	int m_code;
	int n_code;
	int k_code;
};

int rl6231_calc_dmic_clk(int rate);
int rl6231_pll_calc(const unsigned int freq_in,
	const unsigned int freq_out, struct rl6231_pll_code *pll_code);
int rl6231_get_clk_info(int sclk, int rate);
int rl6231_get_pre_div(struct regmap *map, unsigned int reg, int sft);

#endif /* __RL6231_H__ */
