#ifndef HSGMII_AN_CSR_HAL_REG
#define HSGMII_AN_CSR_HAL_REG

typedef struct {
uint32 rsv_0 :1;
uint32 rsv_1 :1;
uint32 sgmii_unidir_ena :4;
uint32 sgmii_speed_msb :1;
uint32 sgmii_col_test :1;
uint32 sgmii_duplex :1;
uint32 sgmii_an_restart :1;
uint32 sgmii_isolate :1;
uint32 sgmii_powerdown :1;
uint32 sgmii_an_enable :1;
uint32 sgmii_speed_lsb :1;
uint32 sgmii_loopback_ena :1;
uint32 sgmii_reset_phy :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an0, *pHAL_sgmii_reg_an0;

typedef struct {
uint32 rsv_0 :1;
uint32 rsv_1 :1;
uint32 sgmii_link_status :1;
uint32 sgmii_an_ability :1;
uint32 sgmii_remote_fault :1;
uint32 sgmii_an_complete :1;
uint32 sgmii_unidir_ability :1;
uint32 sgmii_pcs_fault :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 sgmii_an_expansion_clr :1;
uint32 sgmii_link_rst :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_1, *pHAL_sgmii_reg_an_1;

typedef struct {
uint32 sgmii_phy_identifier_reg2 :16;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_2, *pHAL_sgmii_reg_an_2;

typedef struct {
uint32 sgmii_phy_identifier_reg3 :16;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_3, *pHAL_sgmii_reg_an_3;

typedef struct {
uint32 sgmii_dev_ability_0 :1;
uint32 sgmii_dev_ability_1 :1;
uint32 sgmii_dev_ability_2 :1;
uint32 sgmii_dev_ability_3 :1;
uint32 sgmii_dev_ability_13_4 :10;
uint32 sgmii_an_ack :1;
uint32 sgmii_dev_ability_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_4, *pHAL_sgmii_reg_an_4;

typedef struct {
uint32 sgmii_partner_ability_0 :1;
uint32 sgmii_partner_ability_1 :1;
uint32 sgmii_partner_ability_2 :1;
uint32 sgmii_partner_ability_3 :1;
uint32 sgmii_partner_ability_4 :1;
uint32 sgmii_partner_ability_5 :1;
uint32 sgmii_partner_ability_6 :1;
uint32 sgmii_partner_ability_7 :1;
uint32 sgmii_partner_ability_8 :1;
uint32 sgmii_partner_ability_9 :1;
uint32 sgmii_partner_ability_10 :1;
uint32 sgmii_partner_ability_15_11 :5;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_5, *pHAL_sgmii_reg_an_5;

typedef struct {
uint32 sgmii_an_expansion_12_0 :13;
uint32 sgmii_an_expansion_13 :1;
uint32 sgmii_an_expansion_14 :1;
uint32 sgmii_an_expansion_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_6, *pHAL_sgmii_reg_an_6;

typedef struct {
uint32 sgmii_np_tx_2_0 :3;
uint32 sgmii_np_tx_7_3 :5;
uint32 sgmii_np_tx_15_8 :8;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_7, *pHAL_sgmii_reg_an_7;

typedef struct {
uint32 rsv_0 :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 sgmii_rx_fault_latch :1;
uint32 sgmii_tx_fault_latch :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_8, *pHAL_sgmii_reg_an_8;

typedef struct {
uint32 sgmii_scratch :16;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_9, *pHAL_sgmii_reg_an_9;

typedef struct {
uint32 sgmii_dev_version :16;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_10, *pHAL_sgmii_reg_an_10;

typedef struct {
uint32 sgmii_link_timer :20;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_11, *pHAL_sgmii_reg_an_11;

typedef struct {
uint32 sgmii_dec_error_cnt :16;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_12, *pHAL_sgmii_reg_an_12;

typedef struct {
uint32 sgmii_if_mode_5_0 :6;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 sgmii_remote_fault_dis :1;
uint32 sgmii_code_sync_set_val :1;
uint32 sgmii_code_sync_set_en :1;
uint32 sgmii_send_an_error_en :1;
uint32 sgmii_an_transparent :1;
uint32 sgmii_an_block_ack :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 sgmii_txbuf_full_thr :4;
uint32 sgmii_txbuf_empty_thr :4;
uint32 sgmii_rxbuf_full_thr :4;
uint32 sgmii_rxbuf_empty_thr :4;
}HAL_sgmii_reg_an_13, *pHAL_sgmii_reg_an_13;

typedef struct {
uint32 sgmii_reserved_reg :32;
}HAL_sgmii_reg_an_14, *pHAL_sgmii_reg_an_14;

typedef struct {
uint32 sgmii_false_carrier_cnt :32;
}HAL_sgmii_reg_an_15, *pHAL_sgmii_reg_an_15;

typedef struct {
uint32 sgmii_ro_np_tx :16;
uint32 sgmii_ro_link_rst :1;
uint32 sgmii_ro_an_expansion_clr :1;
uint32 sgmii_ro_an_restart :1;
uint32 sgmii_ro_sw_reset :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_16, *pHAL_sgmii_reg_an_16;

typedef struct {
uint32 sgmii_ela_mac_txck_sel :4;
uint32 sgmii_ela_mac_rxck_sel :4;
uint32 sgmii_ela_pma_txck_sel :4;
uint32 sgmii_ela_pma_rxck_sel :4;
uint32 sgmii_ela_csr_sel :4;
uint32 sgmii_err_prop_ki_sig_los_r :1;
uint32 sgmii_err_prop_ki_sync_f :1;
uint32 sgmii_err_prop_ko_sig_los_f :1;
uint32 sgmii_err_prop_ko_sync_r :1;
uint32 sgmii_1us_timer :8;
}HAL_sgmii_reg_an_17, *pHAL_sgmii_reg_an_17;

typedef struct {
uint32 sgmii_sw_reset :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_18, *pHAL_sgmii_reg_an_18;

typedef struct {
uint32 sgmii_lp_np_rx_0 :1;
uint32 sgmii_lp_np_rx_1 :1;
uint32 sgmii_lp_np_rx_2 :1;
uint32 sgmii_lp_np_rx_3 :1;
uint32 sgmii_lp_np_rx_4 :1;
uint32 sgmii_lp_np_rx_5 :1;
uint32 sgmii_lp_np_rx_9_6 :4;
uint32 sgmii_lp_np_rx_10 :1;
uint32 sgmii_lp_np_rx_11 :1;
uint32 sgmii_lp_np_rx_13_12 :2;
uint32 sgmii_lp_np_rx_15_14 :2;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_19, *pHAL_sgmii_reg_an_19;

typedef struct {
uint32 rsv_0 :1;
uint32 rsv_1 :1;
uint32 sgmii_tx_fault_latch_clr :1;
uint32 sgmii_rx_fault_latch_clr :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_20, *pHAL_sgmii_reg_an_20;

typedef struct {
uint32 sgmii_pat_gen_tx_en :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 sgmii_pcs_mode :3;
uint32 sgmii_pcs_dec_error_cnt_read_latch :1;
uint32 sgmii_false_carrier_cnt_read_latch :1;
}HAL_sgmii_reg_an_21, *pHAL_sgmii_reg_an_21;

typedef struct {
uint32 sgmii_regwr_np_tx_2_0_en :1;
uint32 sgmii_regwr_np_tx_7_3_en :1;
uint32 sgmii_regwr_np_tx_15_8_en :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_22, *pHAL_sgmii_reg_an_22;

typedef struct {
uint32 rg_force_an_done :1;
uint32 rsv_1 :1;
uint32 rsv_2 :1;
uint32 rsv_3 :1;
uint32 rsv_4 :1;
uint32 rsv_5 :1;
uint32 rsv_6 :1;
uint32 rsv_7 :1;
uint32 rsv_8 :1;
uint32 rsv_9 :1;
uint32 rsv_10 :1;
uint32 rsv_11 :1;
uint32 rsv_12 :1;
uint32 rsv_13 :1;
uint32 rsv_14 :1;
uint32 rsv_15 :1;
uint32 rsv_16 :1;
uint32 rsv_17 :1;
uint32 rsv_18 :1;
uint32 rsv_19 :1;
uint32 rsv_20 :1;
uint32 rsv_21 :1;
uint32 rsv_22 :1;
uint32 rsv_23 :1;
uint32 rsv_24 :1;
uint32 rsv_25 :1;
uint32 rsv_26 :1;
uint32 rsv_27 :1;
uint32 rsv_28 :1;
uint32 rsv_29 :1;
uint32 rsv_30 :1;
uint32 rsv_31 :1;
}HAL_sgmii_reg_an_force_cl37, *pHAL_sgmii_reg_an_force_cl37;

#endif