<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mpi-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mpi-defs.h</h1><a href="cvmx-mpi-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mpi-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mpi.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MPI_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MPI_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_CFG CVMX_MPI_CFG_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MPI_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_CFG not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001000ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-mpi-defs_8h.html#ab2afae0c63603a13727484445ea2bc9f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_CFG (CVMX_ADD_IO_SEG(0x0001070000001000ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mpi-defs_8h.html#abd6847ffdf19069e0f9a8b769e8637c8">CVMX_MPI_DATX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00071"></a>00071           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00072"></a>00072           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00073"></a>00073           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00074"></a>00074           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00075"></a>00075           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00076"></a>00076           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00077"></a>00077           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00078"></a>00078           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 8))) ||
<a name="l00079"></a>00079           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>) &amp;&amp; ((offset &lt;= 8)))))
<a name="l00080"></a>00080         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_DATX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00081"></a>00081     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001080ull) + ((offset) &amp; 15) * 8;
<a name="l00082"></a>00082 }
<a name="l00083"></a>00083 <span class="preprocessor">#else</span>
<a name="l00084"></a><a class="code" href="cvmx-mpi-defs_8h.html#abd6847ffdf19069e0f9a8b769e8637c8">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_DATX(offset) (CVMX_ADD_IO_SEG(0x0001070000001080ull) + ((offset) &amp; 15) * 8)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_STS CVMX_MPI_STS_FUNC()</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MPI_STS_FUNC(<span class="keywordtype">void</span>)
<a name="l00089"></a>00089 {
<a name="l00090"></a>00090     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00091"></a>00091         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_STS not supported on this chip\n&quot;</span>);
<a name="l00092"></a>00092     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001008ull);
<a name="l00093"></a>00093 }
<a name="l00094"></a>00094 <span class="preprocessor">#else</span>
<a name="l00095"></a><a class="code" href="cvmx-mpi-defs_8h.html#a32b9d0048b8e129423de452a3bc5a949">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_STS (CVMX_ADD_IO_SEG(0x0001070000001008ull))</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_STS_W1S CVMX_MPI_STS_W1S_FUNC()</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MPI_STS_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00100"></a>00100 {
<a name="l00101"></a>00101     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)))
<a name="l00102"></a>00102         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_STS_W1S not supported on this chip\n&quot;</span>);
<a name="l00103"></a>00103     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001018ull);
<a name="l00104"></a>00104 }
<a name="l00105"></a>00105 <span class="preprocessor">#else</span>
<a name="l00106"></a><a class="code" href="cvmx-mpi-defs_8h.html#aa310a9f122a6396da5f3682894cfd5be">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_STS_W1S (CVMX_ADD_IO_SEG(0x0001070000001018ull))</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_TX CVMX_MPI_TX_FUNC()</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MPI_TX_FUNC(<span class="keywordtype">void</span>)
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aec0130daec65bee6fcf43fc9cb154435">OCTEON_CN30XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a642f0c96be72abce3328c473110b3ae4">OCTEON_CN31XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aa42aafa3d25fe1b064454703eb4c52ba">OCTEON_CN50XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a390aad87533ee34bdf0a5353e3c33d1a">OCTEON_CNF71XX</a>)))
<a name="l00113"></a>00113         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_TX not supported on this chip\n&quot;</span>);
<a name="l00114"></a>00114     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001010ull);
<a name="l00115"></a>00115 }
<a name="l00116"></a>00116 <span class="preprocessor">#else</span>
<a name="l00117"></a><a class="code" href="cvmx-mpi-defs_8h.html#a906b49cfb3da91a20655b2a3c3bdf9c6">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_TX (CVMX_ADD_IO_SEG(0x0001070000001010ull))</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_WIDE_DAT CVMX_MPI_WIDE_DAT_FUNC()</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_MPI_WIDE_DAT_FUNC(<span class="keywordtype">void</span>)
<a name="l00122"></a>00122 {
<a name="l00123"></a>00123     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00124"></a>00124         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MPI_WIDE_DAT not supported on this chip\n&quot;</span>);
<a name="l00125"></a>00125     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000001040ull);
<a name="l00126"></a>00126 }
<a name="l00127"></a>00127 <span class="preprocessor">#else</span>
<a name="l00128"></a><a class="code" href="cvmx-mpi-defs_8h.html#aad3b2df917ea6d81156f7d0914cbf52c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MPI_WIDE_DAT (CVMX_ADD_IO_SEG(0x0001070000001040ull))</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00131"></a>00131 <span class="comment">/**</span>
<a name="l00132"></a>00132 <span class="comment"> * cvmx_mpi_cfg</span>
<a name="l00133"></a>00133 <span class="comment"> *</span>
<a name="l00134"></a>00134 <span class="comment"> * This register provides configuration for the MPI/SPI interface. Note that some of the MPI/SPI</span>
<a name="l00135"></a>00135 <span class="comment"> * pins are multiplexed with UART and BOOT pins.</span>
<a name="l00136"></a>00136 <span class="comment"> * SPI_CK MPI/SPI clock; dedicated pin.</span>
<a name="l00137"></a>00137 <span class="comment"> * SPI_DI MPI/SPI input; shared with UART0_DCD_L/SPI_DI; enabled when MPI_CFG[ENABLE]=1.</span>
<a name="l00138"></a>00138 <span class="comment"> * SPI_DO MPI/SPI output; mux to UART0_DTR_L/SPI_DO; enabled when MPI_CFG[ENABLE]=1.</span>
<a name="l00139"></a>00139 <span class="comment"> * SPI_CSn_L MPI/SPI output chip select; enabled when MPI_CFG[ENABLE]=1 and MPI_CFG[CSENAn]=1.</span>
<a name="l00140"></a>00140 <span class="comment"> */</span>
<a name="l00141"></a><a class="code" href="unioncvmx__mpi__cfg.html">00141</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__cfg.html" title="cvmx_mpi_cfg">cvmx_mpi_cfg</a> {
<a name="l00142"></a><a class="code" href="unioncvmx__mpi__cfg.html#a29590097fb14396c89946230998339a0">00142</a>     uint64_t <a class="code" href="unioncvmx__mpi__cfg.html#a29590097fb14396c89946230998339a0">u64</a>;
<a name="l00143"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html">00143</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html">cvmx_mpi_cfg_s</a> {
<a name="l00144"></a>00144 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a06e81f6b95e26cb8754d83e750c2faec">reserved_29_63</a>               : 35;
<a name="l00146"></a>00146     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acf9dfe9f9c6256af94d7cb8ce6dc38d9">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fspi_clk = Fsclk / (2 * CLKDIV)                    |          NS</span>
<a name="l00147"></a>00147 <span class="comment">                                                         CLKDIV = Fsclk / (2 * Fspi_clk) */</span>
<a name="l00148"></a>00148     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a73b20f4001a547ba79768462292bc2c2">csena3</a>                       : 1;  <span class="comment">/**&lt; SPI_CS3_L enable:</span>
<a name="l00149"></a>00149 <span class="comment">                                                         0 = UART1_RTS_L/SPI_CS3_L pin is UART pin.</span>
<a name="l00150"></a>00150 <span class="comment">                                                         1 = UART1_RTS_L/SPI_CS3_L pin is MPI/SPI pin.</span>
<a name="l00151"></a>00151 <span class="comment">                                                         SPI_CS3_L drives UART1_RTS_L/SPI_CS3_L. */</span>
<a name="l00152"></a>00152     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a1847a55899eabfee00a881ee8b5833bf">csena2</a>                       : 1;  <span class="comment">/**&lt; SPI_CS2_L enable:</span>
<a name="l00153"></a>00153 <span class="comment">                                                         0 = UART1_CTS_L/SPI_CS2_L pin is UART pin.</span>
<a name="l00154"></a>00154 <span class="comment">                                                         1 = UART1_CTS_L/SPI_CS2_L pin is MPI/SPI pin.</span>
<a name="l00155"></a>00155 <span class="comment">                                                         SPI_CS2_L drives UART1_CTS_L/SPI_CS2_L. */</span>
<a name="l00156"></a>00156     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aebf07fbc96caba16d594408a10bfa530">csena1</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is BOOT pin       |          NS</span>
<a name="l00157"></a>00157 <span class="comment">                                                         1, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is SPI pin</span>
<a name="l00158"></a>00158 <span class="comment">                                                            SPI_CS1_L drives BOOT_CE_N&lt;7&gt;/SPI_CS1_L */</span>
<a name="l00159"></a>00159     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa7cbfb84f4c39476332ff584705005bb">csena0</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is BOOT pin       |          NS</span>
<a name="l00160"></a>00160 <span class="comment">                                                         1, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is SPI pin</span>
<a name="l00161"></a>00161 <span class="comment">                                                            SPI_CS0_L drives BOOT_CE_N&lt;6&gt;/SPI_CS0_L */</span>
<a name="l00162"></a>00162     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ae276bacc903c0bc97b8207796328056e">cslate</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CS asserts 1/2 SCLK before transaction   |          NS</span>
<a name="l00163"></a>00163 <span class="comment">                                                            1, SPI_CS assert coincident with transaction</span>
<a name="l00164"></a>00164 <span class="comment">                                                         NOTE: This control apply for 2 CSs */</span>
<a name="l00165"></a>00165     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ab191f6f26d5c76f458f55b6dfd0ab81c">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, SPI_DO pin is driven when slave is not       |          NS</span>
<a name="l00166"></a>00166 <span class="comment">                                                               expected to be driving</span>
<a name="l00167"></a>00167 <span class="comment">                                                            1, SPI_DO pin is tristated when not transmitting</span>
<a name="l00168"></a>00168 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00169"></a>00169     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#abc3f8cbaebddb65affb895443009df59">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle sclk cycles between        |          NS</span>
<a name="l00170"></a>00170 <span class="comment">                                                         commands. */</span>
<a name="l00171"></a>00171     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7a6e66eb7da2a080aa2d18bcd140f966">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted                           |          NS</span>
<a name="l00172"></a>00172 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00173"></a>00173     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa06970c7c697a75547691a6f61f00647">csena</a>                        : 1;  <span class="comment">/**&lt; If 0, the MPI_CS is a GPIO, not used by MPI_TX</span>
<a name="l00174"></a>00174 <span class="comment">                                                         1, CS is driven per MPI_TX intruction */</span>
<a name="l00175"></a>00175     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a9ff4725f57ed7e1e4b9a59f831bc3619">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required                          |          NS</span>
<a name="l00176"></a>00176 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00177"></a>00177     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7f86d68a35c53bb706bab8f29d626c0c">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first                              |          NS</span>
<a name="l00178"></a>00178 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00179"></a>00179     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acc45ac9dd4b86ed3415417e63df40593">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_DO and SPI_DI are separate wires (SPI)   |          NS</span>
<a name="l00180"></a>00180 <span class="comment">                                                               SPI_DO pin is always driven</span>
<a name="l00181"></a>00181 <span class="comment">                                                            1, SPI_DO/DI is all from SPI_DO pin (MPI)</span>
<a name="l00182"></a>00182 <span class="comment">                                                               SPI_DO pin is tristated when not transmitting</span>
<a name="l00183"></a>00183 <span class="comment">                                                         NOTE: if WIREOR==1, SPI_DI pin is not used by the</span>
<a name="l00184"></a>00184 <span class="comment">                                                               MPI engine */</span>
<a name="l00185"></a>00185     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa955fce529a7a61ffc9be99e3dc21647">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after   |          NS</span>
<a name="l00186"></a>00186 <span class="comment">                                                            completion of MPI transaction</span>
<a name="l00187"></a>00187 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00188"></a>00188 <span class="comment">                                                            assertion between commands */</span>
<a name="l00189"></a>00189     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aefb82fd30d7d04bfbb2e9a24ab1bebca">idlelo</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CLK idles high, 1st transition is hi-&gt;lo |          NS</span>
<a name="l00190"></a>00190 <span class="comment">                                                         1, SPI_CLK idles low, 1st transition is lo-&gt;hi */</span>
<a name="l00191"></a>00191     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a47f94de51d9243d1faead2a869a11c31">enable</a>                       : 1;  <span class="comment">/**&lt; If 0, UART0_DTR_L/SPI_DO, UART0_DCD_L/SPI_DI       |          NS</span>
<a name="l00192"></a>00192 <span class="comment">                                                            BOOT_CE_N&lt;7:6&gt;/SPI_CSx_L</span>
<a name="l00193"></a>00193 <span class="comment">                                                            pins are UART/BOOT pins</span>
<a name="l00194"></a>00194 <span class="comment">                                                         1, UART0_DTR_L/SPI_DO and UART0_DCD_L/SPI_DI</span>
<a name="l00195"></a>00195 <span class="comment">                                                            pins are SPI/MPI pins.</span>
<a name="l00196"></a>00196 <span class="comment">                                                            BOOT_CE_N&lt;6&gt;/SPI_CS0_L is SPI pin if CSENA0=1</span>
<a name="l00197"></a>00197 <span class="comment">                                                            BOOT_CE_N&lt;7&gt;/SPI_CS1_L is SPI pin if CSENA1=1 */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a47f94de51d9243d1faead2a869a11c31">00199</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a47f94de51d9243d1faead2a869a11c31">enable</a>                       : 1;
<a name="l00200"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aefb82fd30d7d04bfbb2e9a24ab1bebca">00200</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aefb82fd30d7d04bfbb2e9a24ab1bebca">idlelo</a>                       : 1;
<a name="l00201"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa955fce529a7a61ffc9be99e3dc21647">00201</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa955fce529a7a61ffc9be99e3dc21647">clk_cont</a>                     : 1;
<a name="l00202"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acc45ac9dd4b86ed3415417e63df40593">00202</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acc45ac9dd4b86ed3415417e63df40593">wireor</a>                       : 1;
<a name="l00203"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7f86d68a35c53bb706bab8f29d626c0c">00203</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7f86d68a35c53bb706bab8f29d626c0c">lsbfirst</a>                     : 1;
<a name="l00204"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a9ff4725f57ed7e1e4b9a59f831bc3619">00204</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a9ff4725f57ed7e1e4b9a59f831bc3619">int_ena</a>                      : 1;
<a name="l00205"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa06970c7c697a75547691a6f61f00647">00205</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa06970c7c697a75547691a6f61f00647">csena</a>                        : 1;
<a name="l00206"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7a6e66eb7da2a080aa2d18bcd140f966">00206</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a7a6e66eb7da2a080aa2d18bcd140f966">cshi</a>                         : 1;
<a name="l00207"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#abc3f8cbaebddb65affb895443009df59">00207</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#abc3f8cbaebddb65affb895443009df59">idleclks</a>                     : 2;
<a name="l00208"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ab191f6f26d5c76f458f55b6dfd0ab81c">00208</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ab191f6f26d5c76f458f55b6dfd0ab81c">tritx</a>                        : 1;
<a name="l00209"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ae276bacc903c0bc97b8207796328056e">00209</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#ae276bacc903c0bc97b8207796328056e">cslate</a>                       : 1;
<a name="l00210"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa7cbfb84f4c39476332ff584705005bb">00210</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aa7cbfb84f4c39476332ff584705005bb">csena0</a>                       : 1;
<a name="l00211"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aebf07fbc96caba16d594408a10bfa530">00211</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#aebf07fbc96caba16d594408a10bfa530">csena1</a>                       : 1;
<a name="l00212"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a1847a55899eabfee00a881ee8b5833bf">00212</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a1847a55899eabfee00a881ee8b5833bf">csena2</a>                       : 1;
<a name="l00213"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a73b20f4001a547ba79768462292bc2c2">00213</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a73b20f4001a547ba79768462292bc2c2">csena3</a>                       : 1;
<a name="l00214"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acf9dfe9f9c6256af94d7cb8ce6dc38d9">00214</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#acf9dfe9f9c6256af94d7cb8ce6dc38d9">clkdiv</a>                       : 13;
<a name="l00215"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a06e81f6b95e26cb8754d83e750c2faec">00215</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__s.html#a06e81f6b95e26cb8754d83e750c2faec">reserved_29_63</a>               : 35;
<a name="l00216"></a>00216 <span class="preprocessor">#endif</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a6652a78bd758842884c1fc4877d75ca4">s</a>;
<a name="l00218"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html">00218</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html">cvmx_mpi_cfg_cn30xx</a> {
<a name="l00219"></a>00219 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afd8a8ba5113fc6beb2394deacb1578ff">reserved_29_63</a>               : 35;
<a name="l00221"></a>00221     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#af7866579fe1783f021b270fc432a3e83">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fsclk = Feclk / (2 * CLKDIV)</span>
<a name="l00222"></a>00222 <span class="comment">                                                         CLKDIV = Feclk / (2 * Fsclk) */</span>
<a name="l00223"></a>00223     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a1d0d31016abf7b4874325ea3ab7a7373">reserved_12_15</a>               : 4;
<a name="l00224"></a>00224     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#abeaafd09a902c2af73fa90d26a241614">cslate</a>                       : 1;  <span class="comment">/**&lt; If 0, MPI_CS asserts 1/2 SCLK before transaction</span>
<a name="l00225"></a>00225 <span class="comment">                                                            1, MPI_CS assert coincident with transaction</span>
<a name="l00226"></a>00226 <span class="comment">                                                         NOTE: only used if CSENA == 1 */</span>
<a name="l00227"></a>00227     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a11f2c23fea354db3e96e4450b62b3581">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, MPI_TX pin is driven when slave is not</span>
<a name="l00228"></a>00228 <span class="comment">                                                               expected to be driving</span>
<a name="l00229"></a>00229 <span class="comment">                                                            1, MPI_TX pin is tristated when not transmitting</span>
<a name="l00230"></a>00230 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00231"></a>00231     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a341763afcd6bb9e06b46b4634a0b6257">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle sclk cycles between</span>
<a name="l00232"></a>00232 <span class="comment">                                                         commands. */</span>
<a name="l00233"></a>00233     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a41f8d52975d5ced6fdcdc6ac467e9e47">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted</span>
<a name="l00234"></a>00234 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00235"></a>00235     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afc5dbe44b2751fd844aec1555fab8312">csena</a>                        : 1;  <span class="comment">/**&lt; If 0, the MPI_CS is a GPIO, not used by MPI_TX</span>
<a name="l00236"></a>00236 <span class="comment">                                                         1, CS is driven per MPI_TX intruction */</span>
<a name="l00237"></a>00237     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#ae9a77d6655071ea2e776fb19ec5a3795">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required</span>
<a name="l00238"></a>00238 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00239"></a>00239     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a3a702f171257565225e5ca6b536d2c06">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first</span>
<a name="l00240"></a>00240 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00241"></a>00241     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afafa6659c0ac6cf978395bff7294e8e8">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, MPI_TX and MPI_RX are separate wires (SPI)</span>
<a name="l00242"></a>00242 <span class="comment">                                                               MPI_TX pin is always driven</span>
<a name="l00243"></a>00243 <span class="comment">                                                            1, MPI_TX/RX is all from MPI_TX pin (MPI)</span>
<a name="l00244"></a>00244 <span class="comment">                                                               MPI_TX pin is tristated when not transmitting</span>
<a name="l00245"></a>00245 <span class="comment">                                                         NOTE: if WIREOR==1, MPI_RX pin is not used by the</span>
<a name="l00246"></a>00246 <span class="comment">                                                               MPI engine */</span>
<a name="l00247"></a>00247     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#aff74deb4af4ad817a5328ca51d51a318">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after</span>
<a name="l00248"></a>00248 <span class="comment">                                                            completion of MPI transaction</span>
<a name="l00249"></a>00249 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00250"></a>00250 <span class="comment">                                                            assertion between commands */</span>
<a name="l00251"></a>00251     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a2fb1cd36ae70844c3fa6b5defbc6bc8f">idlelo</a>                       : 1;  <span class="comment">/**&lt; If 0, MPI_CLK idles high, 1st transition is hi-&gt;lo</span>
<a name="l00252"></a>00252 <span class="comment">                                                         1, MPI_CLK idles low, 1st transition is lo-&gt;hi */</span>
<a name="l00253"></a>00253     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a724972b9ee9659cb84e49b16c04937fe">enable</a>                       : 1;  <span class="comment">/**&lt; If 0, all MPI pins are GPIOs</span>
<a name="l00254"></a>00254 <span class="comment">                                                         1, MPI_CLK, MPI_CS, and MPI_TX are driven */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#else</span>
<a name="l00256"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a724972b9ee9659cb84e49b16c04937fe">00256</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a724972b9ee9659cb84e49b16c04937fe">enable</a>                       : 1;
<a name="l00257"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a2fb1cd36ae70844c3fa6b5defbc6bc8f">00257</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a2fb1cd36ae70844c3fa6b5defbc6bc8f">idlelo</a>                       : 1;
<a name="l00258"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#aff74deb4af4ad817a5328ca51d51a318">00258</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#aff74deb4af4ad817a5328ca51d51a318">clk_cont</a>                     : 1;
<a name="l00259"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afafa6659c0ac6cf978395bff7294e8e8">00259</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afafa6659c0ac6cf978395bff7294e8e8">wireor</a>                       : 1;
<a name="l00260"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a3a702f171257565225e5ca6b536d2c06">00260</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a3a702f171257565225e5ca6b536d2c06">lsbfirst</a>                     : 1;
<a name="l00261"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#ae9a77d6655071ea2e776fb19ec5a3795">00261</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#ae9a77d6655071ea2e776fb19ec5a3795">int_ena</a>                      : 1;
<a name="l00262"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afc5dbe44b2751fd844aec1555fab8312">00262</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afc5dbe44b2751fd844aec1555fab8312">csena</a>                        : 1;
<a name="l00263"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a41f8d52975d5ced6fdcdc6ac467e9e47">00263</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a41f8d52975d5ced6fdcdc6ac467e9e47">cshi</a>                         : 1;
<a name="l00264"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a341763afcd6bb9e06b46b4634a0b6257">00264</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a341763afcd6bb9e06b46b4634a0b6257">idleclks</a>                     : 2;
<a name="l00265"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a11f2c23fea354db3e96e4450b62b3581">00265</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a11f2c23fea354db3e96e4450b62b3581">tritx</a>                        : 1;
<a name="l00266"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#abeaafd09a902c2af73fa90d26a241614">00266</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#abeaafd09a902c2af73fa90d26a241614">cslate</a>                       : 1;
<a name="l00267"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a1d0d31016abf7b4874325ea3ab7a7373">00267</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#a1d0d31016abf7b4874325ea3ab7a7373">reserved_12_15</a>               : 4;
<a name="l00268"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#af7866579fe1783f021b270fc432a3e83">00268</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#af7866579fe1783f021b270fc432a3e83">clkdiv</a>                       : 13;
<a name="l00269"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afd8a8ba5113fc6beb2394deacb1578ff">00269</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html#afd8a8ba5113fc6beb2394deacb1578ff">reserved_29_63</a>               : 35;
<a name="l00270"></a>00270 <span class="preprocessor">#endif</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a8416b7fc8cda7e9e32ff289fddebe4ea">cn30xx</a>;
<a name="l00272"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html">00272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html">cvmx_mpi_cfg_cn31xx</a> {
<a name="l00273"></a>00273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a4defa0d15d89beb194afe8d8fe3a89d4">reserved_29_63</a>               : 35;
<a name="l00275"></a>00275     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aec2c1d94ed58dce510cc57a7b0b1db47">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fsclk = Feclk / (2 * CLKDIV)</span>
<a name="l00276"></a>00276 <span class="comment">                                                         CLKDIV = Feclk / (2 * Fsclk) */</span>
<a name="l00277"></a>00277     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7a4e52144f114e70a52ce579077182f3">reserved_11_15</a>               : 5;
<a name="l00278"></a>00278     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a8d464ba5cdbfb84d41b3c5aa85abc1c1">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, MPI_TX pin is driven when slave is not</span>
<a name="l00279"></a>00279 <span class="comment">                                                               expected to be driving</span>
<a name="l00280"></a>00280 <span class="comment">                                                            1, MPI_TX pin is tristated when not transmitting</span>
<a name="l00281"></a>00281 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00282"></a>00282     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae73be1e96b623c0a06869313b2cbba90">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle sclk cycles between</span>
<a name="l00283"></a>00283 <span class="comment">                                                         commands. */</span>
<a name="l00284"></a>00284     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a5ea947540ca2e7cef6fba00c2efce249">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted</span>
<a name="l00285"></a>00285 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00286"></a>00286     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae0c65e4bda1ff01f8ec3c9e9d7dcc2db">csena</a>                        : 1;  <span class="comment">/**&lt; If 0, the MPI_CS is a GPIO, not used by MPI_TX</span>
<a name="l00287"></a>00287 <span class="comment">                                                         1, CS is driven per MPI_TX intruction */</span>
<a name="l00288"></a>00288     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a63636120c83dc65995490781668ce9d3">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required</span>
<a name="l00289"></a>00289 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00290"></a>00290     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7178a15b679a20bba05f71b5afe4b7d6">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first</span>
<a name="l00291"></a>00291 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00292"></a>00292     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a02af3f0db7a4208d4e31f8da131d8c19">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, MPI_TX and MPI_RX are separate wires (SPI)</span>
<a name="l00293"></a>00293 <span class="comment">                                                               MPI_TX pin is always driven</span>
<a name="l00294"></a>00294 <span class="comment">                                                            1, MPI_TX/RX is all from MPI_TX pin (MPI)</span>
<a name="l00295"></a>00295 <span class="comment">                                                               MPI_TX pin is tristated when not transmitting</span>
<a name="l00296"></a>00296 <span class="comment">                                                         NOTE: if WIREOR==1, MPI_RX pin is not used by the</span>
<a name="l00297"></a>00297 <span class="comment">                                                               MPI engine */</span>
<a name="l00298"></a>00298     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa5310d56e057c47aa0996a37e319b9c5">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after</span>
<a name="l00299"></a>00299 <span class="comment">                                                            completion of MPI transaction</span>
<a name="l00300"></a>00300 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00301"></a>00301 <span class="comment">                                                            assertion between commands */</span>
<a name="l00302"></a>00302     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa4e6c1a2d944cc3408a6a845a4043e41">idlelo</a>                       : 1;  <span class="comment">/**&lt; If 0, MPI_CLK idles high, 1st transition is hi-&gt;lo</span>
<a name="l00303"></a>00303 <span class="comment">                                                         1, MPI_CLK idles low, 1st transition is lo-&gt;hi */</span>
<a name="l00304"></a>00304     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a934bb819b1a78a753b980530aa4c76ef">enable</a>                       : 1;  <span class="comment">/**&lt; If 0, all MPI pins are GPIOs</span>
<a name="l00305"></a>00305 <span class="comment">                                                         1, MPI_CLK, MPI_CS, and MPI_TX are driven */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#else</span>
<a name="l00307"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a934bb819b1a78a753b980530aa4c76ef">00307</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a934bb819b1a78a753b980530aa4c76ef">enable</a>                       : 1;
<a name="l00308"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa4e6c1a2d944cc3408a6a845a4043e41">00308</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa4e6c1a2d944cc3408a6a845a4043e41">idlelo</a>                       : 1;
<a name="l00309"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa5310d56e057c47aa0996a37e319b9c5">00309</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aa5310d56e057c47aa0996a37e319b9c5">clk_cont</a>                     : 1;
<a name="l00310"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a02af3f0db7a4208d4e31f8da131d8c19">00310</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a02af3f0db7a4208d4e31f8da131d8c19">wireor</a>                       : 1;
<a name="l00311"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7178a15b679a20bba05f71b5afe4b7d6">00311</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7178a15b679a20bba05f71b5afe4b7d6">lsbfirst</a>                     : 1;
<a name="l00312"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a63636120c83dc65995490781668ce9d3">00312</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a63636120c83dc65995490781668ce9d3">int_ena</a>                      : 1;
<a name="l00313"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae0c65e4bda1ff01f8ec3c9e9d7dcc2db">00313</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae0c65e4bda1ff01f8ec3c9e9d7dcc2db">csena</a>                        : 1;
<a name="l00314"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a5ea947540ca2e7cef6fba00c2efce249">00314</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a5ea947540ca2e7cef6fba00c2efce249">cshi</a>                         : 1;
<a name="l00315"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae73be1e96b623c0a06869313b2cbba90">00315</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#ae73be1e96b623c0a06869313b2cbba90">idleclks</a>                     : 2;
<a name="l00316"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a8d464ba5cdbfb84d41b3c5aa85abc1c1">00316</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a8d464ba5cdbfb84d41b3c5aa85abc1c1">tritx</a>                        : 1;
<a name="l00317"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7a4e52144f114e70a52ce579077182f3">00317</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a7a4e52144f114e70a52ce579077182f3">reserved_11_15</a>               : 5;
<a name="l00318"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aec2c1d94ed58dce510cc57a7b0b1db47">00318</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#aec2c1d94ed58dce510cc57a7b0b1db47">clkdiv</a>                       : 13;
<a name="l00319"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a4defa0d15d89beb194afe8d8fe3a89d4">00319</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn31xx.html#a4defa0d15d89beb194afe8d8fe3a89d4">reserved_29_63</a>               : 35;
<a name="l00320"></a>00320 <span class="preprocessor">#endif</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a00e584bee3d8838f0d0a4ef3f5b1555b">cn31xx</a>;
<a name="l00322"></a><a class="code" href="unioncvmx__mpi__cfg.html#ac92072b7530de8ba7326f04d66d0adfc">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn30xx.html">cvmx_mpi_cfg_cn30xx</a>            <a class="code" href="unioncvmx__mpi__cfg.html#ac92072b7530de8ba7326f04d66d0adfc">cn50xx</a>;
<a name="l00323"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html">00323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html">cvmx_mpi_cfg_cn61xx</a> {
<a name="l00324"></a>00324 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aa00f9a9dbc4bb20624d05e40761fcf54">reserved_29_63</a>               : 35;
<a name="l00326"></a>00326     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a9a21d37218bf660a95176b309b6a3a5f">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fspi_clk = Fsclk / (2 * CLKDIV)                    |          NS</span>
<a name="l00327"></a>00327 <span class="comment">                                                         CLKDIV = Fsclk / (2 * Fspi_clk) */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#af8f0afa2eec5491809ca738a48a75ce2">reserved_14_15</a>               : 2;
<a name="l00329"></a>00329     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a392a1b96a10aaba002215b285d0afb11">csena1</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is BOOT pin       |          NS</span>
<a name="l00330"></a>00330 <span class="comment">                                                         1, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is SPI pin</span>
<a name="l00331"></a>00331 <span class="comment">                                                            SPI_CS1_L drives BOOT_CE_N&lt;7&gt;/SPI_CS1_L */</span>
<a name="l00332"></a>00332     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1c08dce17a530f738c4134583263c704">csena0</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is BOOT pin       |          NS</span>
<a name="l00333"></a>00333 <span class="comment">                                                         1, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is SPI pin</span>
<a name="l00334"></a>00334 <span class="comment">                                                            SPI_CS0_L drives BOOT_CE_N&lt;6&gt;/SPI_CS0_L */</span>
<a name="l00335"></a>00335     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a476c9157cd7ad0d158c8c782864016fa">cslate</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CS asserts 1/2 SCLK before transaction   |          NS</span>
<a name="l00336"></a>00336 <span class="comment">                                                            1, SPI_CS assert coincident with transaction</span>
<a name="l00337"></a>00337 <span class="comment">                                                         NOTE: This control apply for 2 CSs */</span>
<a name="l00338"></a>00338     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a004da02a74702c9ed97309706d3e0cd2">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, SPI_DO pin is driven when slave is not       |          NS</span>
<a name="l00339"></a>00339 <span class="comment">                                                               expected to be driving</span>
<a name="l00340"></a>00340 <span class="comment">                                                            1, SPI_DO pin is tristated when not transmitting</span>
<a name="l00341"></a>00341 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00342"></a>00342     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ad24d4947e24627d0a5fec357659a9748">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle sclk cycles between        |          NS</span>
<a name="l00343"></a>00343 <span class="comment">                                                         commands. */</span>
<a name="l00344"></a>00344     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ab72f8598919a5795cdcaeabf97838738">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted                           |          NS</span>
<a name="l00345"></a>00345 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00346"></a>00346     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a8fd171f5be7700c0ad2da0aeddf0f32f">reserved_6_6</a>                 : 1;
<a name="l00347"></a>00347     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1a57e0d6d9eae41acac645d06035b4e7">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required                          |          NS</span>
<a name="l00348"></a>00348 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00349"></a>00349     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ac2d0e01d14eda983f42c61895fcc8a12">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first                              |          NS</span>
<a name="l00350"></a>00350 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00351"></a>00351     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a3a0fd1def5926c5a0c7ea63c64b7f30e">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_DO and SPI_DI are separate wires (SPI)   |          NS</span>
<a name="l00352"></a>00352 <span class="comment">                                                               SPI_DO pin is always driven</span>
<a name="l00353"></a>00353 <span class="comment">                                                            1, SPI_DO/DI is all from SPI_DO pin (MPI)</span>
<a name="l00354"></a>00354 <span class="comment">                                                               SPI_DO pin is tristated when not transmitting</span>
<a name="l00355"></a>00355 <span class="comment">                                                         NOTE: if WIREOR==1, SPI_DI pin is not used by the</span>
<a name="l00356"></a>00356 <span class="comment">                                                               MPI engine */</span>
<a name="l00357"></a>00357     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#abe323c92668c389cc9e18b9e7f054915">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after   |          NS</span>
<a name="l00358"></a>00358 <span class="comment">                                                            completion of MPI transaction</span>
<a name="l00359"></a>00359 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00360"></a>00360 <span class="comment">                                                            assertion between commands */</span>
<a name="l00361"></a>00361     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a2139262bc5c19662eb644e303c63c083">idlelo</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CLK idles high, 1st transition is hi-&gt;lo |          NS</span>
<a name="l00362"></a>00362 <span class="comment">                                                         1, SPI_CLK idles low, 1st transition is lo-&gt;hi */</span>
<a name="l00363"></a>00363     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aadc130be6f1b21a45a7b86fa1d86712c">enable</a>                       : 1;  <span class="comment">/**&lt; If 0, UART0_DTR_L/SPI_DO, UART0_DCD_L/SPI_DI       |          NS</span>
<a name="l00364"></a>00364 <span class="comment">                                                            BOOT_CE_N&lt;7:6&gt;/SPI_CSx_L</span>
<a name="l00365"></a>00365 <span class="comment">                                                            pins are UART/BOOT pins</span>
<a name="l00366"></a>00366 <span class="comment">                                                         1, UART0_DTR_L/SPI_DO and UART0_DCD_L/SPI_DI</span>
<a name="l00367"></a>00367 <span class="comment">                                                            pins are SPI/MPI pins.</span>
<a name="l00368"></a>00368 <span class="comment">                                                            BOOT_CE_N&lt;6&gt;/SPI_CS0_L is SPI pin if CSENA0=1</span>
<a name="l00369"></a>00369 <span class="comment">                                                            BOOT_CE_N&lt;7&gt;/SPI_CS1_L is SPI pin if CSENA1=1 */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#else</span>
<a name="l00371"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aadc130be6f1b21a45a7b86fa1d86712c">00371</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aadc130be6f1b21a45a7b86fa1d86712c">enable</a>                       : 1;
<a name="l00372"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a2139262bc5c19662eb644e303c63c083">00372</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a2139262bc5c19662eb644e303c63c083">idlelo</a>                       : 1;
<a name="l00373"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#abe323c92668c389cc9e18b9e7f054915">00373</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#abe323c92668c389cc9e18b9e7f054915">clk_cont</a>                     : 1;
<a name="l00374"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a3a0fd1def5926c5a0c7ea63c64b7f30e">00374</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a3a0fd1def5926c5a0c7ea63c64b7f30e">wireor</a>                       : 1;
<a name="l00375"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ac2d0e01d14eda983f42c61895fcc8a12">00375</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ac2d0e01d14eda983f42c61895fcc8a12">lsbfirst</a>                     : 1;
<a name="l00376"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1a57e0d6d9eae41acac645d06035b4e7">00376</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1a57e0d6d9eae41acac645d06035b4e7">int_ena</a>                      : 1;
<a name="l00377"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a8fd171f5be7700c0ad2da0aeddf0f32f">00377</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a8fd171f5be7700c0ad2da0aeddf0f32f">reserved_6_6</a>                 : 1;
<a name="l00378"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ab72f8598919a5795cdcaeabf97838738">00378</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ab72f8598919a5795cdcaeabf97838738">cshi</a>                         : 1;
<a name="l00379"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ad24d4947e24627d0a5fec357659a9748">00379</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#ad24d4947e24627d0a5fec357659a9748">idleclks</a>                     : 2;
<a name="l00380"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a004da02a74702c9ed97309706d3e0cd2">00380</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a004da02a74702c9ed97309706d3e0cd2">tritx</a>                        : 1;
<a name="l00381"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a476c9157cd7ad0d158c8c782864016fa">00381</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a476c9157cd7ad0d158c8c782864016fa">cslate</a>                       : 1;
<a name="l00382"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1c08dce17a530f738c4134583263c704">00382</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a1c08dce17a530f738c4134583263c704">csena0</a>                       : 1;
<a name="l00383"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a392a1b96a10aaba002215b285d0afb11">00383</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a392a1b96a10aaba002215b285d0afb11">csena1</a>                       : 1;
<a name="l00384"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#af8f0afa2eec5491809ca738a48a75ce2">00384</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#af8f0afa2eec5491809ca738a48a75ce2">reserved_14_15</a>               : 2;
<a name="l00385"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a9a21d37218bf660a95176b309b6a3a5f">00385</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#a9a21d37218bf660a95176b309b6a3a5f">clkdiv</a>                       : 13;
<a name="l00386"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aa00f9a9dbc4bb20624d05e40761fcf54">00386</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html#aa00f9a9dbc4bb20624d05e40761fcf54">reserved_29_63</a>               : 35;
<a name="l00387"></a>00387 <span class="preprocessor">#endif</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a4330c59a288d1a967818cebc1df76c1b">cn61xx</a>;
<a name="l00389"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html">00389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html">cvmx_mpi_cfg_cn66xx</a> {
<a name="l00390"></a>00390 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a18ed95b7a3bc8511a90a27d079cd56ae">reserved_29_63</a>               : 35;
<a name="l00392"></a>00392     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a8cedff4dc6ddfc8f120eca432c4ed781">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fspi_clk = Fsclk / (2 * CLKDIV)                    |          NS</span>
<a name="l00393"></a>00393 <span class="comment">                                                         CLKDIV = Fsclk / (2 * Fspi_clk) */</span>
<a name="l00394"></a>00394     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aa0fb03ff46dc570fa57be407a8df873b">csena3</a>                       : 1;  <span class="comment">/**&lt; If 0, UART1_RTS_L/SPI_CS3_L pin is UART pin        |          NS</span>
<a name="l00395"></a>00395 <span class="comment">                                                         1, UART1_RTS_L/SPI_CS3_L pin is SPI pin</span>
<a name="l00396"></a>00396 <span class="comment">                                                            SPI_CS3_L drives UART1_RTS_L/SPI_CS3_L */</span>
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aedd800646f363b2199a98434310363bf">csena2</a>                       : 1;  <span class="comment">/**&lt; If 0, UART0_RTS_L/SPI_CS2_L pin is UART pin        |          NS</span>
<a name="l00398"></a>00398 <span class="comment">                                                         1, UART0_RTS_L/SPI_CS2_L pin is SPI pin</span>
<a name="l00399"></a>00399 <span class="comment">                                                            SPI_CS2_L drives  UART0_RTS_L/SPI_CS2_L */</span>
<a name="l00400"></a>00400     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#af96f125ba5fdc7cc63fc6d8e76c4bb21">reserved_12_13</a>               : 2;
<a name="l00401"></a>00401     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a497f1153464202bc35c29da512222246">cslate</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CS asserts 1/2 SCLK before transaction   |          NS</span>
<a name="l00402"></a>00402 <span class="comment">                                                            1, SPI_CS assert coincident with transaction</span>
<a name="l00403"></a>00403 <span class="comment">                                                         NOTE: This control apply for 4 CSs */</span>
<a name="l00404"></a>00404     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2c734b3e9c5e5d2f01c2d97847b75078">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, SPI_DO pin is driven when slave is not       |          NS</span>
<a name="l00405"></a>00405 <span class="comment">                                                               expected to be driving</span>
<a name="l00406"></a>00406 <span class="comment">                                                            1, SPI_DO pin is tristated when not transmitting</span>
<a name="l00407"></a>00407 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00408"></a>00408     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a4d6d8c028248efa94c32d3081eb250df">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle sclk cycles between        |          NS</span>
<a name="l00409"></a>00409 <span class="comment">                                                         commands. */</span>
<a name="l00410"></a>00410     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2824e5e249dce285e47547df5ad28d07">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted                           |          NS</span>
<a name="l00411"></a>00411 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00412"></a>00412     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a46bd2b217180886e66be83e0f59e7b87">reserved_6_6</a>                 : 1;
<a name="l00413"></a>00413     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a3e99016e3f8a2c772905ba3f2db0a27c">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required                          |          NS</span>
<a name="l00414"></a>00414 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00415"></a>00415     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a6e98423c41ee8e2bb7a0805592515769">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first                              |          NS</span>
<a name="l00416"></a>00416 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00417"></a>00417     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ae377d12ca1743389796e1435512f3f25">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_DO and SPI_DI are separate wires (SPI)   |          NS</span>
<a name="l00418"></a>00418 <span class="comment">                                                               SPI_DO pin is always driven</span>
<a name="l00419"></a>00419 <span class="comment">                                                            1, SPI_DO/DI is all from SPI_DO pin (MPI)</span>
<a name="l00420"></a>00420 <span class="comment">                                                               SPI_DO pin is tristated when not transmitting</span>
<a name="l00421"></a>00421 <span class="comment">                                                         NOTE: if WIREOR==1, SPI_DI pin is not used by the</span>
<a name="l00422"></a>00422 <span class="comment">                                                               MPI engine */</span>
<a name="l00423"></a>00423     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a1d90f70ef506379937d78cda082d9ab8">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after   |          NS</span>
<a name="l00424"></a>00424 <span class="comment">                                                            completion of MPI transaction</span>
<a name="l00425"></a>00425 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00426"></a>00426 <span class="comment">                                                            assertion between commands */</span>
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac8f0ab569f8ca5ed3ca657850803a81a">idlelo</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CLK idles high, 1st transition is hi-&gt;lo |          NS</span>
<a name="l00428"></a>00428 <span class="comment">                                                         1, SPI_CLK idles low, 1st transition is lo-&gt;hi */</span>
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac039e1d49720e7225f97e6c19427e439">enable</a>                       : 1;  <span class="comment">/**&lt; If 0, UART0_DTR_L/SPI_DO, UART0_DCD_L/SPI_DI       |          NS</span>
<a name="l00430"></a>00430 <span class="comment">                                                            UART0_RTS_L/SPI_CS2_L, UART1_RTS_L/SPI_CS3_L</span>
<a name="l00431"></a>00431 <span class="comment">                                                            pins are UART pins</span>
<a name="l00432"></a>00432 <span class="comment">                                                         1, UART0_DTR_L/SPI_DO and UART0_DCD_L/SPI_DI</span>
<a name="l00433"></a>00433 <span class="comment">                                                            pins are SPI/MPI pins.</span>
<a name="l00434"></a>00434 <span class="comment">                                                            UART0_RTS_L/SPI_CS2_L is SPI pin if CSENA2=1</span>
<a name="l00435"></a>00435 <span class="comment">                                                            UART1_RTS_L/SPI_CS3_L is SPI pin if CSENA3=1 */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#else</span>
<a name="l00437"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac039e1d49720e7225f97e6c19427e439">00437</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac039e1d49720e7225f97e6c19427e439">enable</a>                       : 1;
<a name="l00438"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac8f0ab569f8ca5ed3ca657850803a81a">00438</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ac8f0ab569f8ca5ed3ca657850803a81a">idlelo</a>                       : 1;
<a name="l00439"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a1d90f70ef506379937d78cda082d9ab8">00439</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a1d90f70ef506379937d78cda082d9ab8">clk_cont</a>                     : 1;
<a name="l00440"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ae377d12ca1743389796e1435512f3f25">00440</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#ae377d12ca1743389796e1435512f3f25">wireor</a>                       : 1;
<a name="l00441"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a6e98423c41ee8e2bb7a0805592515769">00441</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a6e98423c41ee8e2bb7a0805592515769">lsbfirst</a>                     : 1;
<a name="l00442"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a3e99016e3f8a2c772905ba3f2db0a27c">00442</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a3e99016e3f8a2c772905ba3f2db0a27c">int_ena</a>                      : 1;
<a name="l00443"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a46bd2b217180886e66be83e0f59e7b87">00443</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a46bd2b217180886e66be83e0f59e7b87">reserved_6_6</a>                 : 1;
<a name="l00444"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2824e5e249dce285e47547df5ad28d07">00444</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2824e5e249dce285e47547df5ad28d07">cshi</a>                         : 1;
<a name="l00445"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a4d6d8c028248efa94c32d3081eb250df">00445</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a4d6d8c028248efa94c32d3081eb250df">idleclks</a>                     : 2;
<a name="l00446"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2c734b3e9c5e5d2f01c2d97847b75078">00446</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a2c734b3e9c5e5d2f01c2d97847b75078">tritx</a>                        : 1;
<a name="l00447"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a497f1153464202bc35c29da512222246">00447</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a497f1153464202bc35c29da512222246">cslate</a>                       : 1;
<a name="l00448"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#af96f125ba5fdc7cc63fc6d8e76c4bb21">00448</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#af96f125ba5fdc7cc63fc6d8e76c4bb21">reserved_12_13</a>               : 2;
<a name="l00449"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aedd800646f363b2199a98434310363bf">00449</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aedd800646f363b2199a98434310363bf">csena2</a>                       : 1;
<a name="l00450"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aa0fb03ff46dc570fa57be407a8df873b">00450</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#aa0fb03ff46dc570fa57be407a8df873b">csena3</a>                       : 1;
<a name="l00451"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a8cedff4dc6ddfc8f120eca432c4ed781">00451</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a8cedff4dc6ddfc8f120eca432c4ed781">clkdiv</a>                       : 13;
<a name="l00452"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a18ed95b7a3bc8511a90a27d079cd56ae">00452</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn66xx.html#a18ed95b7a3bc8511a90a27d079cd56ae">reserved_29_63</a>               : 35;
<a name="l00453"></a>00453 <span class="preprocessor">#endif</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a102d84a55f4b791c406fb25a5619e697">cn66xx</a>;
<a name="l00455"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html">00455</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html">cvmx_mpi_cfg_cn70xx</a> {
<a name="l00456"></a>00456 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ab05123a177585ebf69440a5116d0ef9d">reserved_29_63</a>               : 35;
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a7f81dfff51baa09d6c3ab453cbe6f0fb">clkdiv</a>                       : 13; <span class="comment">/**&lt; Fspi_clk = Fsclk / (2 * CLKDIV)</span>
<a name="l00459"></a>00459 <span class="comment">                                                         CLKDIV = Fsclk / (2 * Fspi_clk) */</span>
<a name="l00460"></a>00460     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a177a87d372a17cfdc5dab00b03638478">csena3</a>                       : 1;  <span class="comment">/**&lt; If 0, UART1_RTS_L/SPI_CS3_L pin is UART pin</span>
<a name="l00461"></a>00461 <span class="comment">                                                         1, UART1_RTS_L/SPI_CS3_L pin is SPI pin</span>
<a name="l00462"></a>00462 <span class="comment">                                                         SPI_CS3_L drives UART1_RTS_L/SPI_CS3_L */</span>
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a596e5992ac123f837148c22aae30cbc0">csena2</a>                       : 1;  <span class="comment">/**&lt; If 0, UART1_CTS_L/SPI_CS2_L pin is UART pin</span>
<a name="l00464"></a>00464 <span class="comment">                                                         1, UART1_CTS_L/SPI_CS2_L pin is SPI pin</span>
<a name="l00465"></a>00465 <span class="comment">                                                         SPI_CS2_L drives  UART1_CTS_L/SPI_CS2_L */</span>
<a name="l00466"></a>00466     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a45fb4839328594b054fe546f6571b34b">csena1</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is BOOT pin</span>
<a name="l00467"></a>00467 <span class="comment">                                                         1, BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is SPI pin</span>
<a name="l00468"></a>00468 <span class="comment">                                                         SPI_CS1_L drives BOOT_CE_N&lt;7&gt;/SPI_CS1_L */</span>
<a name="l00469"></a>00469     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a1e0d7f6d0bb54e1398fcf9a76c5a7d0b">csena0</a>                       : 1;  <span class="comment">/**&lt; If 0, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is BOOT pin</span>
<a name="l00470"></a>00470 <span class="comment">                                                         1, BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is SPI pin</span>
<a name="l00471"></a>00471 <span class="comment">                                                         SPI_CS0_L drives BOOT_CE_N&lt;6&gt;/SPI_CS0_L */</span>
<a name="l00472"></a>00472     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ac26ec6ab0180b05981439814849c11de">cslate</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_CS asserts 1/2 SPI clock before transaction.</span>
<a name="l00473"></a>00473 <span class="comment">                                                         1, SPI_CS assert coincident with transaction</span>
<a name="l00474"></a>00474 <span class="comment">                                                         NOTE: This control apply for 2 CSs */</span>
<a name="l00475"></a>00475     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6ec52e4089836287b3835b7093be2379">tritx</a>                        : 1;  <span class="comment">/**&lt; If 0, SPI_DO pin is driven when slave is not</span>
<a name="l00476"></a>00476 <span class="comment">                                                         expected to be driving</span>
<a name="l00477"></a>00477 <span class="comment">                                                         1, SPI_DO pin is tristated when not transmitting</span>
<a name="l00478"></a>00478 <span class="comment">                                                         NOTE: only used when WIREOR==1 */</span>
<a name="l00479"></a>00479     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a385082162f8acb86310d82697514cfd5">idleclks</a>                     : 2;  <span class="comment">/**&lt; Guarantee IDLECLKS idle SPI clock cycles between</span>
<a name="l00480"></a>00480 <span class="comment">                                                         commands. */</span>
<a name="l00481"></a>00481     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a58e85d6f2581a7f713b297687179c165">cshi</a>                         : 1;  <span class="comment">/**&lt; If 0, CS is low asserted</span>
<a name="l00482"></a>00482 <span class="comment">                                                         1, CS is high asserted */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa4836dc7d761133f802b85a92380032e">reserved_6_6</a>                 : 1;
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#af8c534cd58a349ec41cd7572b593afff">int_ena</a>                      : 1;  <span class="comment">/**&lt; If 0, polling is required</span>
<a name="l00485"></a>00485 <span class="comment">                                                         1, MPI engine interrupts X end of transaction */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6857f4b2437628300d49ada9f3e956d5">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; If 0, shift MSB first</span>
<a name="l00487"></a>00487 <span class="comment">                                                         1, shift LSB first */</span>
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a4e7d22c5bf2045bec56a54094b4444a3">wireor</a>                       : 1;  <span class="comment">/**&lt; If 0, SPI_DO and SPI_DI are separate wires (SPI)</span>
<a name="l00489"></a>00489 <span class="comment">                                                         SPI_DO pin is always driven</span>
<a name="l00490"></a>00490 <span class="comment">                                                         1, SPI_DO/DI is all from SPI_DO pin (MPI)</span>
<a name="l00491"></a>00491 <span class="comment">                                                         SPI_DO pin is tristated when not transmitting</span>
<a name="l00492"></a>00492 <span class="comment">                                                         NOTE: if WIREOR==1, SPI_DI pin is not used by the</span>
<a name="l00493"></a>00493 <span class="comment">                                                         MPI engine */</span>
<a name="l00494"></a>00494     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a86794fbd95ed897335aa1ff6b26e3166">clk_cont</a>                     : 1;  <span class="comment">/**&lt; If 0, clock idles to value given by IDLELO after</span>
<a name="l00495"></a>00495 <span class="comment">                                                         completion of MPI transaction</span>
<a name="l00496"></a>00496 <span class="comment">                                                         1, clock never idles, requires CS deassertion</span>
<a name="l00497"></a>00497 <span class="comment">                                                         assertion between commands */</span>
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#acc84dc6a11055849190cae3404962c10">idlelo</a>                       : 1;  <span class="comment">/**&lt; 0 = SPI_CK idles high, first transition is high-to-low. This mode corresponds to SPI Block</span>
<a name="l00499"></a>00499 <span class="comment">                                                         Guide options CPOL = 1, CPHA = 1.</span>
<a name="l00500"></a>00500 <span class="comment">                                                         1 = SPI_CK idles low, first transition is low-to-high. This mode corresponds to SPI Block</span>
<a name="l00501"></a>00501 <span class="comment">                                                         Guide options CPOL = 0, CPHA = 0. */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa06ad9102967ba14fdf0f3f0790d763f">enable</a>                       : 1;  <span class="comment">/**&lt; MPI/SPI master enable.</span>
<a name="l00503"></a>00503 <span class="comment">                                                         0 = UART0_DTR_L/SPI_DO, UART0_DCD_L/SPI_DI,  pins are UART pins.</span>
<a name="l00504"></a>00504 <span class="comment">                                                         1 = UART0_DTR_L/SPI_DO and UART0_DCD_L/SPI_DI pins are MPI/SPI pins.</span>
<a name="l00505"></a>00505 <span class="comment">                                                         This bit must be set for CSENA0-3 to operate as MPI/SPI Chip Selects */</span>
<a name="l00506"></a>00506 <span class="preprocessor">#else</span>
<a name="l00507"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa06ad9102967ba14fdf0f3f0790d763f">00507</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa06ad9102967ba14fdf0f3f0790d763f">enable</a>                       : 1;
<a name="l00508"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#acc84dc6a11055849190cae3404962c10">00508</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#acc84dc6a11055849190cae3404962c10">idlelo</a>                       : 1;
<a name="l00509"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a86794fbd95ed897335aa1ff6b26e3166">00509</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a86794fbd95ed897335aa1ff6b26e3166">clk_cont</a>                     : 1;
<a name="l00510"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a4e7d22c5bf2045bec56a54094b4444a3">00510</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a4e7d22c5bf2045bec56a54094b4444a3">wireor</a>                       : 1;
<a name="l00511"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6857f4b2437628300d49ada9f3e956d5">00511</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6857f4b2437628300d49ada9f3e956d5">lsbfirst</a>                     : 1;
<a name="l00512"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#af8c534cd58a349ec41cd7572b593afff">00512</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#af8c534cd58a349ec41cd7572b593afff">int_ena</a>                      : 1;
<a name="l00513"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa4836dc7d761133f802b85a92380032e">00513</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#aa4836dc7d761133f802b85a92380032e">reserved_6_6</a>                 : 1;
<a name="l00514"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a58e85d6f2581a7f713b297687179c165">00514</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a58e85d6f2581a7f713b297687179c165">cshi</a>                         : 1;
<a name="l00515"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a385082162f8acb86310d82697514cfd5">00515</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a385082162f8acb86310d82697514cfd5">idleclks</a>                     : 2;
<a name="l00516"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6ec52e4089836287b3835b7093be2379">00516</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a6ec52e4089836287b3835b7093be2379">tritx</a>                        : 1;
<a name="l00517"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ac26ec6ab0180b05981439814849c11de">00517</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ac26ec6ab0180b05981439814849c11de">cslate</a>                       : 1;
<a name="l00518"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a1e0d7f6d0bb54e1398fcf9a76c5a7d0b">00518</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a1e0d7f6d0bb54e1398fcf9a76c5a7d0b">csena0</a>                       : 1;
<a name="l00519"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a45fb4839328594b054fe546f6571b34b">00519</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a45fb4839328594b054fe546f6571b34b">csena1</a>                       : 1;
<a name="l00520"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a596e5992ac123f837148c22aae30cbc0">00520</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a596e5992ac123f837148c22aae30cbc0">csena2</a>                       : 1;
<a name="l00521"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a177a87d372a17cfdc5dab00b03638478">00521</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a177a87d372a17cfdc5dab00b03638478">csena3</a>                       : 1;
<a name="l00522"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a7f81dfff51baa09d6c3ab453cbe6f0fb">00522</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#a7f81dfff51baa09d6c3ab453cbe6f0fb">clkdiv</a>                       : 13;
<a name="l00523"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ab05123a177585ebf69440a5116d0ef9d">00523</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html#ab05123a177585ebf69440a5116d0ef9d">reserved_29_63</a>               : 35;
<a name="l00524"></a>00524 <span class="preprocessor">#endif</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#af968c63832a31b8858b1bd5ce391d78b">cn70xx</a>;
<a name="l00526"></a><a class="code" href="unioncvmx__mpi__cfg.html#a780ced31b46b9e6cf510052cd8b78437">00526</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn70xx.html">cvmx_mpi_cfg_cn70xx</a>            <a class="code" href="unioncvmx__mpi__cfg.html#a780ced31b46b9e6cf510052cd8b78437">cn70xxp1</a>;
<a name="l00527"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html">00527</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html">cvmx_mpi_cfg_cn73xx</a> {
<a name="l00528"></a>00528 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abe831c035bf8b8cabd61990d26f13ee8">reserved_29_63</a>               : 35;
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ace2894cf2df7178858167f9aedfbaf87">clkdiv</a>                       : 13; <span class="comment">/**&lt; Clock divisor.</span>
<a name="l00531"></a>00531 <span class="comment">                                                         _ SPI_CK = coprocessor clock / (2 * CLKDIV)</span>
<a name="l00532"></a>00532 <span class="comment">                                                         _ CLKDIV = coprocessor clock / (2 * SPI_CK) */</span>
<a name="l00533"></a>00533     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a29aee00bc41ad19198b6dd6e3d1c5a4b">csena3</a>                       : 1;  <span class="comment">/**&lt; SPI_CS3_L enable:</span>
<a name="l00534"></a>00534 <span class="comment">                                                         0 = UART1_RTS_L/SPI_CS3_L pin is UART pin.</span>
<a name="l00535"></a>00535 <span class="comment">                                                         1 = UART1_RTS_L/SPI_CS3_L pin is MPI/SPI pin.</span>
<a name="l00536"></a>00536 <span class="comment">                                                         SPI_CS3_L drives UART1_RTS_L/SPI_CS3_L. */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ae33dcc7eee10a4627d06c8a6ba8183a6">csena2</a>                       : 1;  <span class="comment">/**&lt; SPI_CS2_L enable:</span>
<a name="l00538"></a>00538 <span class="comment">                                                         0 = UART1_CTS_L/SPI_CS2_L pin is UART pin.</span>
<a name="l00539"></a>00539 <span class="comment">                                                         1 = UART1_CTS_L/SPI_CS2_L pin is MPI/SPI pin.</span>
<a name="l00540"></a>00540 <span class="comment">                                                         SPI_CS2_L drives UART1_CTS_L/SPI_CS2_L. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a4c8e3b097473caa7f9cb4316774c1eda">csena1</a>                       : 1;  <span class="comment">/**&lt; SPI_CS1_L enable:</span>
<a name="l00542"></a>00542 <span class="comment">                                                         0 = BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is boot-bus pin.</span>
<a name="l00543"></a>00543 <span class="comment">                                                         1 = BOOT_CE_N&lt;7&gt;/SPI_CS1_L pin is MPI/SPI pin.</span>
<a name="l00544"></a>00544 <span class="comment">                                                         SPI_CS1_L drives BOOT_CE_N&lt;7&gt;/SPI_CS1_L. */</span>
<a name="l00545"></a>00545     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac4b2724746686e57c170280555025088">csena0</a>                       : 1;  <span class="comment">/**&lt; SPI_CS0_L enable:</span>
<a name="l00546"></a>00546 <span class="comment">                                                         0 = BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is boot-bus pin.</span>
<a name="l00547"></a>00547 <span class="comment">                                                         1 = BOOT_CE_N&lt;6&gt;/SPI_CS0_L pin is MPI/SPI pin.</span>
<a name="l00548"></a>00548 <span class="comment">                                                         SPI_CS0_L drives BOOT_CE_N&lt;6&gt;/SPI_CS0_L. */</span>
<a name="l00549"></a>00549     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a3bde0cdc07cb19e3604aada843aced1c">cslate</a>                       : 1;  <span class="comment">/**&lt; SPI_CSn_L late.</span>
<a name="l00550"></a>00550 <span class="comment">                                                         0 = SPI_CSn_L asserts 1/2 SPI_CK cycle before the transaction.</span>
<a name="l00551"></a>00551 <span class="comment">                                                         1 = SPI_CSn_L asserts coincident with the transaction. */</span>
<a name="l00552"></a>00552     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a24d7ceb7a51d7aa7d4ea76e8d69d00b3">tritx</a>                        : 1;  <span class="comment">/**&lt; Tristate TX. Used only when WIREOR = 1</span>
<a name="l00553"></a>00553 <span class="comment">                                                         0 = SPI_DO pin is driven when slave is not expected to be driving.</span>
<a name="l00554"></a>00554 <span class="comment">                                                         1 = SPI_DO pin is tristated when not transmitting. */</span>
<a name="l00555"></a>00555     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abbacdabb4fd709b18142d865f7febf8a">idleclks</a>                     : 2;  <span class="comment">/**&lt; Idle clocks. When set, guarantees idle SPI_CK cycles between commands. */</span>
<a name="l00556"></a>00556     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a2c5ec532163739216d9afceb6780184e">cshi</a>                         : 1;  <span class="comment">/**&lt; SPI_CSn_L high: 1 = SPI_CSn_L is asserted high, 0 = SPI_CSn_L is asserted low. */</span>
<a name="l00557"></a>00557     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac2cf4fc4c82450348cc4e5638954ff2a">reserved_5_6</a>                 : 2;
<a name="l00558"></a>00558     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#af3a4ccf763c77a9e1ac7a08928cbda54">lsbfirst</a>                     : 1;  <span class="comment">/**&lt; Shift LSB first: 0 = shift MSB first, 1 = shift LSB first. */</span>
<a name="l00559"></a>00559     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a19a0d9bec21d598cdf3607d281dcfa5f">wireor</a>                       : 1;  <span class="comment">/**&lt; Wire-OR DO and DI.</span>
<a name="l00560"></a>00560 <span class="comment">                                                         0 = SPI_DO and SPI_DI are separate wires (SPI). SPI_DO pin is always driven.</span>
<a name="l00561"></a>00561 <span class="comment">                                                         1 = SPI_DO/DI is all from SPI_DO pin (MPI). SPI_DO pin is tristated when not transmitting.</span>
<a name="l00562"></a>00562 <span class="comment">                                                         If WIREOR = 1, SPI_DI pin is not used by the MPI/SPI engine. */</span>
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a0d562f9e2fb8ba9943e57c57eb277dfc">clk_cont</a>                     : 1;  <span class="comment">/**&lt; Clock control.</span>
<a name="l00564"></a>00564 <span class="comment">                                                         0 = Clock idles to value given by IDLELO after completion of MPI/SPI transaction.</span>
<a name="l00565"></a>00565 <span class="comment">                                                         1 = Clock never idles, requires SPI_CSn_L deassertion/assertion between commands. */</span>
<a name="l00566"></a>00566     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a63d2d1913359a7202036b92f77714b25">idlelo</a>                       : 1;  <span class="comment">/**&lt; Clock idle low/clock invert.</span>
<a name="l00567"></a>00567 <span class="comment">                                                         0 = SPI_CK idles high, first transition is high-to-low.</span>
<a name="l00568"></a>00568 <span class="comment">                                                         1 = SPI_CK idles low, first transition is low-to-high. */</span>
<a name="l00569"></a>00569     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a929766a034cbb4a8a55c4f57071bb6da">enable</a>                       : 1;  <span class="comment">/**&lt; MPI/SPI enable.</span>
<a name="l00570"></a>00570 <span class="comment">                                                         0 = UART0_DTR_L/SPI_DO, UART0_DCD_L/SPI_DI, UART1_CTS_L/SPI_CS2_L, UART1_RTS_L/SPI_CS3_L</span>
<a name="l00571"></a>00571 <span class="comment">                                                         pins are UART pins.</span>
<a name="l00572"></a>00572 <span class="comment">                                                         1 = UART0_DTR_L/SPI_DO and UART0_DCD_L/SPI_DI pins are MPI/SPI pins.</span>
<a name="l00573"></a>00573 <span class="comment">                                                         UART1_CTS_L/SPI_CS2_L is an MPI/SPI pin if CSENA2 = 1.</span>
<a name="l00574"></a>00574 <span class="comment">                                                         UART1_RTS_L/SPI_CS3_L is an MPI/SPI pin if CSENA3 = 1. */</span>
<a name="l00575"></a>00575 <span class="preprocessor">#else</span>
<a name="l00576"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a929766a034cbb4a8a55c4f57071bb6da">00576</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a929766a034cbb4a8a55c4f57071bb6da">enable</a>                       : 1;
<a name="l00577"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a63d2d1913359a7202036b92f77714b25">00577</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a63d2d1913359a7202036b92f77714b25">idlelo</a>                       : 1;
<a name="l00578"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a0d562f9e2fb8ba9943e57c57eb277dfc">00578</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a0d562f9e2fb8ba9943e57c57eb277dfc">clk_cont</a>                     : 1;
<a name="l00579"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a19a0d9bec21d598cdf3607d281dcfa5f">00579</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a19a0d9bec21d598cdf3607d281dcfa5f">wireor</a>                       : 1;
<a name="l00580"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#af3a4ccf763c77a9e1ac7a08928cbda54">00580</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#af3a4ccf763c77a9e1ac7a08928cbda54">lsbfirst</a>                     : 1;
<a name="l00581"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac2cf4fc4c82450348cc4e5638954ff2a">00581</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac2cf4fc4c82450348cc4e5638954ff2a">reserved_5_6</a>                 : 2;
<a name="l00582"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a2c5ec532163739216d9afceb6780184e">00582</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a2c5ec532163739216d9afceb6780184e">cshi</a>                         : 1;
<a name="l00583"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abbacdabb4fd709b18142d865f7febf8a">00583</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abbacdabb4fd709b18142d865f7febf8a">idleclks</a>                     : 2;
<a name="l00584"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a24d7ceb7a51d7aa7d4ea76e8d69d00b3">00584</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a24d7ceb7a51d7aa7d4ea76e8d69d00b3">tritx</a>                        : 1;
<a name="l00585"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a3bde0cdc07cb19e3604aada843aced1c">00585</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a3bde0cdc07cb19e3604aada843aced1c">cslate</a>                       : 1;
<a name="l00586"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac4b2724746686e57c170280555025088">00586</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ac4b2724746686e57c170280555025088">csena0</a>                       : 1;
<a name="l00587"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a4c8e3b097473caa7f9cb4316774c1eda">00587</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a4c8e3b097473caa7f9cb4316774c1eda">csena1</a>                       : 1;
<a name="l00588"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ae33dcc7eee10a4627d06c8a6ba8183a6">00588</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ae33dcc7eee10a4627d06c8a6ba8183a6">csena2</a>                       : 1;
<a name="l00589"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a29aee00bc41ad19198b6dd6e3d1c5a4b">00589</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#a29aee00bc41ad19198b6dd6e3d1c5a4b">csena3</a>                       : 1;
<a name="l00590"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ace2894cf2df7178858167f9aedfbaf87">00590</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#ace2894cf2df7178858167f9aedfbaf87">clkdiv</a>                       : 13;
<a name="l00591"></a><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abe831c035bf8b8cabd61990d26f13ee8">00591</a>     uint64_t <a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html#abe831c035bf8b8cabd61990d26f13ee8">reserved_29_63</a>               : 35;
<a name="l00592"></a>00592 <span class="preprocessor">#endif</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__cfg.html#a88855c2597514a20b2de1d8b29c3b74f">cn73xx</a>;
<a name="l00594"></a><a class="code" href="unioncvmx__mpi__cfg.html#a631349dbab54a5f8329a0573e0c5f1fe">00594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html">cvmx_mpi_cfg_cn73xx</a>            <a class="code" href="unioncvmx__mpi__cfg.html#a631349dbab54a5f8329a0573e0c5f1fe">cn78xx</a>;
<a name="l00595"></a><a class="code" href="unioncvmx__mpi__cfg.html#a1c8613e276c30cbfacdb940a8418125e">00595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn73xx.html">cvmx_mpi_cfg_cn73xx</a>            <a class="code" href="unioncvmx__mpi__cfg.html#a1c8613e276c30cbfacdb940a8418125e">cn78xxp1</a>;
<a name="l00596"></a><a class="code" href="unioncvmx__mpi__cfg.html#afa5908de4ce43a63a271b299f6e0a357">00596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__cfg_1_1cvmx__mpi__cfg__cn61xx.html">cvmx_mpi_cfg_cn61xx</a>            <a class="code" href="unioncvmx__mpi__cfg.html#afa5908de4ce43a63a271b299f6e0a357">cnf71xx</a>;
<a name="l00597"></a>00597 };
<a name="l00598"></a><a class="code" href="cvmx-mpi-defs_8h.html#a57422ffb34a18451d2f9c5e31a00f35e">00598</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__cfg.html" title="cvmx_mpi_cfg">cvmx_mpi_cfg</a> <a class="code" href="unioncvmx__mpi__cfg.html" title="cvmx_mpi_cfg">cvmx_mpi_cfg_t</a>;
<a name="l00599"></a>00599 <span class="comment"></span>
<a name="l00600"></a>00600 <span class="comment">/**</span>
<a name="l00601"></a>00601 <span class="comment"> * cvmx_mpi_dat#</span>
<a name="l00602"></a>00602 <span class="comment"> */</span>
<a name="l00603"></a><a class="code" href="unioncvmx__mpi__datx.html">00603</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__datx.html" title="cvmx_mpi_dat#">cvmx_mpi_datx</a> {
<a name="l00604"></a><a class="code" href="unioncvmx__mpi__datx.html#a31a2987ba526788216cda984ded72a88">00604</a>     uint64_t <a class="code" href="unioncvmx__mpi__datx.html#a31a2987ba526788216cda984ded72a88">u64</a>;
<a name="l00605"></a><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a> {
<a name="l00606"></a>00606 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#a825b5a72e3c2bdbd1d8e32188a21ccca">reserved_8_63</a>                : 56;
<a name="l00608"></a>00608     uint64_t <a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#aea21d91fd4a09df5f2eeca21ae6687d4">data</a>                         : 8;  <span class="comment">/**&lt; Data to transmit/received                          |           NS */</span>
<a name="l00609"></a>00609 <span class="preprocessor">#else</span>
<a name="l00610"></a><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#aea21d91fd4a09df5f2eeca21ae6687d4">00610</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#aea21d91fd4a09df5f2eeca21ae6687d4">data</a>                         : 8;
<a name="l00611"></a><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#a825b5a72e3c2bdbd1d8e32188a21ccca">00611</a>     uint64_t <a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html#a825b5a72e3c2bdbd1d8e32188a21ccca">reserved_8_63</a>                : 56;
<a name="l00612"></a>00612 <span class="preprocessor">#endif</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__datx.html#a86319c3652b100ef8a5d65e76bcd3f23">s</a>;
<a name="l00614"></a><a class="code" href="unioncvmx__mpi__datx.html#a7f237066ce8f8df6109fd6a3ba1a3cc3">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#a7f237066ce8f8df6109fd6a3ba1a3cc3">cn30xx</a>;
<a name="l00615"></a><a class="code" href="unioncvmx__mpi__datx.html#a721844dc013316e5a15a5cddf730b85c">00615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#a721844dc013316e5a15a5cddf730b85c">cn31xx</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__mpi__datx.html#ae2c72980f9641d15e1e2099a23e03116">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#ae2c72980f9641d15e1e2099a23e03116">cn50xx</a>;
<a name="l00617"></a><a class="code" href="unioncvmx__mpi__datx.html#aa2bcbb41cc93c36415226044cbba728e">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#aa2bcbb41cc93c36415226044cbba728e">cn61xx</a>;
<a name="l00618"></a><a class="code" href="unioncvmx__mpi__datx.html#aa3abf453eb151bc0f43d406db2d5ad98">00618</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#aa3abf453eb151bc0f43d406db2d5ad98">cn66xx</a>;
<a name="l00619"></a><a class="code" href="unioncvmx__mpi__datx.html#a5cad58c6d5e5b99a3a4543d4b2ed69e1">00619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#a5cad58c6d5e5b99a3a4543d4b2ed69e1">cn70xx</a>;
<a name="l00620"></a><a class="code" href="unioncvmx__mpi__datx.html#ac0b5e64251d7eea77e3179d1db0478bf">00620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#ac0b5e64251d7eea77e3179d1db0478bf">cn70xxp1</a>;
<a name="l00621"></a><a class="code" href="unioncvmx__mpi__datx.html#ae495d8045c16c165bec45aded803738c">00621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#ae495d8045c16c165bec45aded803738c">cn73xx</a>;
<a name="l00622"></a><a class="code" href="unioncvmx__mpi__datx.html#a29852da5f1b12d2801d3e2526b23152c">00622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#a29852da5f1b12d2801d3e2526b23152c">cn78xx</a>;
<a name="l00623"></a><a class="code" href="unioncvmx__mpi__datx.html#a05fd90df25c6411d2b9e3d5ea9a66ef9">00623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#a05fd90df25c6411d2b9e3d5ea9a66ef9">cn78xxp1</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__mpi__datx.html#ab621d292de7fcd657694839890cbbcfc">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__datx_1_1cvmx__mpi__datx__s.html">cvmx_mpi_datx_s</a>                <a class="code" href="unioncvmx__mpi__datx.html#ab621d292de7fcd657694839890cbbcfc">cnf71xx</a>;
<a name="l00625"></a>00625 };
<a name="l00626"></a><a class="code" href="cvmx-mpi-defs_8h.html#a87f5c92c7930a3c95b69dddbee2cd080">00626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__datx.html" title="cvmx_mpi_dat#">cvmx_mpi_datx</a> <a class="code" href="unioncvmx__mpi__datx.html" title="cvmx_mpi_dat#">cvmx_mpi_datx_t</a>;
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/**</span>
<a name="l00629"></a>00629 <span class="comment"> * cvmx_mpi_sts</span>
<a name="l00630"></a>00630 <span class="comment"> */</span>
<a name="l00631"></a><a class="code" href="unioncvmx__mpi__sts.html">00631</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__sts.html" title="cvmx_mpi_sts">cvmx_mpi_sts</a> {
<a name="l00632"></a><a class="code" href="unioncvmx__mpi__sts.html#a7038baf0171bbf452a378a1066765dbd">00632</a>     uint64_t <a class="code" href="unioncvmx__mpi__sts.html#a7038baf0171bbf452a378a1066765dbd">u64</a>;
<a name="l00633"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html">00633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html">cvmx_mpi_sts_s</a> {
<a name="l00634"></a>00634 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a7b5294c09cf1bcb3d6ddc88c5b317e3b">reserved_13_63</a>               : 51;
<a name="l00636"></a>00636     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#aa53535d3a312f7af654051586d3382fd">rxnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes written for transaction            |          NS */</span>
<a name="l00637"></a>00637     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a79aa38827e4dcd07b13aeac9f94deaa1">reserved_2_7</a>                 : 6;
<a name="l00638"></a>00638     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a6a4e6e177a3982449c8b0f34a401e85c">mpi_intr</a>                     : 1;  <span class="comment">/**&lt; MPI interrupt on transaction done. Throws MPI_INTSN_E::MPI_STS_INTR. */</span>
<a name="l00639"></a>00639     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a0ff857fc00f290e0783e0d9ea1d59852">busy</a>                         : 1;  <span class="comment">/**&lt; If 0, no MPI transaction in progress               |          NS</span>
<a name="l00640"></a>00640 <span class="comment">                                                         1, MPI engine is processing a transaction */</span>
<a name="l00641"></a>00641 <span class="preprocessor">#else</span>
<a name="l00642"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a0ff857fc00f290e0783e0d9ea1d59852">00642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a0ff857fc00f290e0783e0d9ea1d59852">busy</a>                         : 1;
<a name="l00643"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a6a4e6e177a3982449c8b0f34a401e85c">00643</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a6a4e6e177a3982449c8b0f34a401e85c">mpi_intr</a>                     : 1;
<a name="l00644"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a79aa38827e4dcd07b13aeac9f94deaa1">00644</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a79aa38827e4dcd07b13aeac9f94deaa1">reserved_2_7</a>                 : 6;
<a name="l00645"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#aa53535d3a312f7af654051586d3382fd">00645</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#aa53535d3a312f7af654051586d3382fd">rxnum</a>                        : 5;
<a name="l00646"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a7b5294c09cf1bcb3d6ddc88c5b317e3b">00646</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html#a7b5294c09cf1bcb3d6ddc88c5b317e3b">reserved_13_63</a>               : 51;
<a name="l00647"></a>00647 <span class="preprocessor">#endif</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__sts.html#aa34dc6be8767f4211f8bb232ec38ed43">s</a>;
<a name="l00649"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">00649</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a> {
<a name="l00650"></a>00650 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#abe4c08c877d6329b17e697f5e5190330">reserved_13_63</a>               : 51;
<a name="l00652"></a>00652     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#ad9658ab1d34e4d7db9fca3b9fd65390c">rxnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes written for transaction */</span>
<a name="l00653"></a>00653     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a6db8603bec8cdc4f1441583c3f99244d">reserved_1_7</a>                 : 7;
<a name="l00654"></a>00654     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a37dcef7186ad198c7361f906bfb67bef">busy</a>                         : 1;  <span class="comment">/**&lt; If 0, no MPI transaction in progress</span>
<a name="l00655"></a>00655 <span class="comment">                                                         1, MPI engine is processing a transaction */</span>
<a name="l00656"></a>00656 <span class="preprocessor">#else</span>
<a name="l00657"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a37dcef7186ad198c7361f906bfb67bef">00657</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a37dcef7186ad198c7361f906bfb67bef">busy</a>                         : 1;
<a name="l00658"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a6db8603bec8cdc4f1441583c3f99244d">00658</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#a6db8603bec8cdc4f1441583c3f99244d">reserved_1_7</a>                 : 7;
<a name="l00659"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#ad9658ab1d34e4d7db9fca3b9fd65390c">00659</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#ad9658ab1d34e4d7db9fca3b9fd65390c">rxnum</a>                        : 5;
<a name="l00660"></a><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#abe4c08c877d6329b17e697f5e5190330">00660</a>     uint64_t <a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html#abe4c08c877d6329b17e697f5e5190330">reserved_13_63</a>               : 51;
<a name="l00661"></a>00661 <span class="preprocessor">#endif</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__sts.html#a3dfb3e10dfc6fb55233baec0ca224b29">cn30xx</a>;
<a name="l00663"></a><a class="code" href="unioncvmx__mpi__sts.html#ad5da8f44b7e7d8209c9952b72d45360f">00663</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#ad5da8f44b7e7d8209c9952b72d45360f">cn31xx</a>;
<a name="l00664"></a><a class="code" href="unioncvmx__mpi__sts.html#af7c282f69ee46f8ca4e45d14df63f7c6">00664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#af7c282f69ee46f8ca4e45d14df63f7c6">cn50xx</a>;
<a name="l00665"></a><a class="code" href="unioncvmx__mpi__sts.html#abc529f9d21d3bf180e1324005a36a3a9">00665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#abc529f9d21d3bf180e1324005a36a3a9">cn61xx</a>;
<a name="l00666"></a><a class="code" href="unioncvmx__mpi__sts.html#a5f465ad5cc2b7e79710678f845295e78">00666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#a5f465ad5cc2b7e79710678f845295e78">cn66xx</a>;
<a name="l00667"></a><a class="code" href="unioncvmx__mpi__sts.html#a2b0794fee3b6723b7b19357d2524c28b">00667</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#a2b0794fee3b6723b7b19357d2524c28b">cn70xx</a>;
<a name="l00668"></a><a class="code" href="unioncvmx__mpi__sts.html#a1dfcc347d0a0f929ed62fcbc02c9950a">00668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#a1dfcc347d0a0f929ed62fcbc02c9950a">cn70xxp1</a>;
<a name="l00669"></a><a class="code" href="unioncvmx__mpi__sts.html#aa07b7bf3e9652f05a59d05e319d2f9da">00669</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html">cvmx_mpi_sts_s</a>                 <a class="code" href="unioncvmx__mpi__sts.html#aa07b7bf3e9652f05a59d05e319d2f9da">cn73xx</a>;
<a name="l00670"></a><a class="code" href="unioncvmx__mpi__sts.html#a53db80d9133f4e09d0b9b20b090c899c">00670</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html">cvmx_mpi_sts_s</a>                 <a class="code" href="unioncvmx__mpi__sts.html#a53db80d9133f4e09d0b9b20b090c899c">cn78xx</a>;
<a name="l00671"></a><a class="code" href="unioncvmx__mpi__sts.html#ae4a5a23e7c1662c89c8889aff5a8a700">00671</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__s.html">cvmx_mpi_sts_s</a>                 <a class="code" href="unioncvmx__mpi__sts.html#ae4a5a23e7c1662c89c8889aff5a8a700">cn78xxp1</a>;
<a name="l00672"></a><a class="code" href="unioncvmx__mpi__sts.html#aeb378124fb4a853319435350fdbbf377">00672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts_1_1cvmx__mpi__sts__cn30xx.html">cvmx_mpi_sts_cn30xx</a>            <a class="code" href="unioncvmx__mpi__sts.html#aeb378124fb4a853319435350fdbbf377">cnf71xx</a>;
<a name="l00673"></a>00673 };
<a name="l00674"></a><a class="code" href="cvmx-mpi-defs_8h.html#afcc078acb15451146ba87890cce748d7">00674</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__sts.html" title="cvmx_mpi_sts">cvmx_mpi_sts</a> <a class="code" href="unioncvmx__mpi__sts.html" title="cvmx_mpi_sts">cvmx_mpi_sts_t</a>;
<a name="l00675"></a>00675 <span class="comment"></span>
<a name="l00676"></a>00676 <span class="comment">/**</span>
<a name="l00677"></a>00677 <span class="comment"> * cvmx_mpi_sts_w1s</span>
<a name="l00678"></a>00678 <span class="comment"> *</span>
<a name="l00679"></a>00679 <span class="comment"> * This register sets MPI_STS() interrupts.</span>
<a name="l00680"></a>00680 <span class="comment"> *</span>
<a name="l00681"></a>00681 <span class="comment"> */</span>
<a name="l00682"></a><a class="code" href="unioncvmx__mpi__sts__w1s.html">00682</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__sts__w1s.html" title="cvmx_mpi_sts_w1s">cvmx_mpi_sts_w1s</a> {
<a name="l00683"></a><a class="code" href="unioncvmx__mpi__sts__w1s.html#aa8f8a0f90ca5e7a34ef241769dec4956">00683</a>     uint64_t <a class="code" href="unioncvmx__mpi__sts__w1s.html#aa8f8a0f90ca5e7a34ef241769dec4956">u64</a>;
<a name="l00684"></a><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html">00684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html">cvmx_mpi_sts_w1s_s</a> {
<a name="l00685"></a>00685 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#ac2ae206148815f3ae9cec726776af277">reserved_2_63</a>                : 62;
<a name="l00687"></a>00687     uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#af9eb4f48dc72272b883bc708a8589530">mpi_intr_w1s</a>                 : 1;  <span class="comment">/**&lt; Reads or sets MPI_STS[MPI_INTR]. */</span>
<a name="l00688"></a>00688     uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#aa9d7878242758dc1a160452ed9b1d53c">reserved_0_0</a>                 : 1;
<a name="l00689"></a>00689 <span class="preprocessor">#else</span>
<a name="l00690"></a><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#aa9d7878242758dc1a160452ed9b1d53c">00690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#aa9d7878242758dc1a160452ed9b1d53c">reserved_0_0</a>                 : 1;
<a name="l00691"></a><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#af9eb4f48dc72272b883bc708a8589530">00691</a>     uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#af9eb4f48dc72272b883bc708a8589530">mpi_intr_w1s</a>                 : 1;
<a name="l00692"></a><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#ac2ae206148815f3ae9cec726776af277">00692</a>     uint64_t <a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html#ac2ae206148815f3ae9cec726776af277">reserved_2_63</a>                : 62;
<a name="l00693"></a>00693 <span class="preprocessor">#endif</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__sts__w1s.html#a2990a75c6f3eb6c6726103043d5971b6">s</a>;
<a name="l00695"></a><a class="code" href="unioncvmx__mpi__sts__w1s.html#aade12cc2f02e78e23849268e2d965f77">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html">cvmx_mpi_sts_w1s_s</a>             <a class="code" href="unioncvmx__mpi__sts__w1s.html#aade12cc2f02e78e23849268e2d965f77">cn73xx</a>;
<a name="l00696"></a><a class="code" href="unioncvmx__mpi__sts__w1s.html#a9d620f9dc32d06c204c8390fe1ff2d52">00696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__sts__w1s_1_1cvmx__mpi__sts__w1s__s.html">cvmx_mpi_sts_w1s_s</a>             <a class="code" href="unioncvmx__mpi__sts__w1s.html#a9d620f9dc32d06c204c8390fe1ff2d52">cn78xx</a>;
<a name="l00697"></a>00697 };
<a name="l00698"></a><a class="code" href="cvmx-mpi-defs_8h.html#af7ffd41bf9b4c1b4681690a802bb95a2">00698</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__sts__w1s.html" title="cvmx_mpi_sts_w1s">cvmx_mpi_sts_w1s</a> <a class="code" href="unioncvmx__mpi__sts__w1s.html" title="cvmx_mpi_sts_w1s">cvmx_mpi_sts_w1s_t</a>;
<a name="l00699"></a>00699 <span class="comment"></span>
<a name="l00700"></a>00700 <span class="comment">/**</span>
<a name="l00701"></a>00701 <span class="comment"> * cvmx_mpi_tx</span>
<a name="l00702"></a>00702 <span class="comment"> */</span>
<a name="l00703"></a><a class="code" href="unioncvmx__mpi__tx.html">00703</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__tx.html" title="cvmx_mpi_tx">cvmx_mpi_tx</a> {
<a name="l00704"></a><a class="code" href="unioncvmx__mpi__tx.html#ab77572ba8b693c3b9908a1595d3d05d8">00704</a>     uint64_t <a class="code" href="unioncvmx__mpi__tx.html#ab77572ba8b693c3b9908a1595d3d05d8">u64</a>;
<a name="l00705"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">00705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">cvmx_mpi_tx_s</a> {
<a name="l00706"></a>00706 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a224ad3b5ee3469f1b54f994a0cc09055">reserved_22_63</a>               : 42;
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a7b288d81b0d415bb808153f3ed534ffa">csid</a>                         : 2;  <span class="comment">/**&lt; Which CS to assert for this transaction            |          NS */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a09f6c7d2e542539336035f26b1d39b40">reserved_17_19</a>               : 3;
<a name="l00710"></a>00710     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#ab22d8ff641b5921a9bba7cffd9b79502">leavecs</a>                      : 1;  <span class="comment">/**&lt; If 0, deassert CS after transaction is done        |          NS</span>
<a name="l00711"></a>00711 <span class="comment">                                                         1, leave CS asserted after transactrion is done */</span>
<a name="l00712"></a>00712     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a92baa46a0940326840c6ab6c5b4a021b">reserved_13_15</a>               : 3;
<a name="l00713"></a>00713     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#adf84b2b1379ac25558ed289cf767e91f">txnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes to transmit                        |          NS */</span>
<a name="l00714"></a>00714     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a47a29e571e47d6b09e5f09e6ea8e027c">reserved_5_7</a>                 : 3;
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a66009c49f3e629ce95193e9bd3d68b91">totnum</a>                       : 5;  <span class="comment">/**&lt; Number of bytes to shift (transmit + receive)      |          NS */</span>
<a name="l00716"></a>00716 <span class="preprocessor">#else</span>
<a name="l00717"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a66009c49f3e629ce95193e9bd3d68b91">00717</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a66009c49f3e629ce95193e9bd3d68b91">totnum</a>                       : 5;
<a name="l00718"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a47a29e571e47d6b09e5f09e6ea8e027c">00718</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a47a29e571e47d6b09e5f09e6ea8e027c">reserved_5_7</a>                 : 3;
<a name="l00719"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#adf84b2b1379ac25558ed289cf767e91f">00719</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#adf84b2b1379ac25558ed289cf767e91f">txnum</a>                        : 5;
<a name="l00720"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a92baa46a0940326840c6ab6c5b4a021b">00720</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a92baa46a0940326840c6ab6c5b4a021b">reserved_13_15</a>               : 3;
<a name="l00721"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#ab22d8ff641b5921a9bba7cffd9b79502">00721</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#ab22d8ff641b5921a9bba7cffd9b79502">leavecs</a>                      : 1;
<a name="l00722"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a09f6c7d2e542539336035f26b1d39b40">00722</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a09f6c7d2e542539336035f26b1d39b40">reserved_17_19</a>               : 3;
<a name="l00723"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a7b288d81b0d415bb808153f3ed534ffa">00723</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a7b288d81b0d415bb808153f3ed534ffa">csid</a>                         : 2;
<a name="l00724"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a224ad3b5ee3469f1b54f994a0cc09055">00724</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html#a224ad3b5ee3469f1b54f994a0cc09055">reserved_22_63</a>               : 42;
<a name="l00725"></a>00725 <span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__tx.html#a2baaf0dc1057d26229a710b40a927fad">s</a>;
<a name="l00727"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html">00727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html">cvmx_mpi_tx_cn30xx</a> {
<a name="l00728"></a>00728 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#af838123384e1cb84e8b67e6980419451">reserved_17_63</a>               : 47;
<a name="l00730"></a>00730     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#afa386eb148785d95de4a901b57bccc8a">leavecs</a>                      : 1;  <span class="comment">/**&lt; If 0, deassert CS after transaction is done</span>
<a name="l00731"></a>00731 <span class="comment">                                                         1, leave CS asserted after transactrion is done */</span>
<a name="l00732"></a>00732     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a4540dff0c3dc101b04ba3ff9c7b89e5e">reserved_13_15</a>               : 3;
<a name="l00733"></a>00733     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#abb07e8b6e64ae95d9b1b0bf8a84d7cf9">txnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes to transmit */</span>
<a name="l00734"></a>00734     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a46c4d80f87aeafa1d9a4befd3face412">reserved_5_7</a>                 : 3;
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#ae40301cd3d33cb2fc90c60bb34225fec">totnum</a>                       : 5;  <span class="comment">/**&lt; Number of bytes to shift (transmit + receive) */</span>
<a name="l00736"></a>00736 <span class="preprocessor">#else</span>
<a name="l00737"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#ae40301cd3d33cb2fc90c60bb34225fec">00737</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#ae40301cd3d33cb2fc90c60bb34225fec">totnum</a>                       : 5;
<a name="l00738"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a46c4d80f87aeafa1d9a4befd3face412">00738</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a46c4d80f87aeafa1d9a4befd3face412">reserved_5_7</a>                 : 3;
<a name="l00739"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#abb07e8b6e64ae95d9b1b0bf8a84d7cf9">00739</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#abb07e8b6e64ae95d9b1b0bf8a84d7cf9">txnum</a>                        : 5;
<a name="l00740"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a4540dff0c3dc101b04ba3ff9c7b89e5e">00740</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#a4540dff0c3dc101b04ba3ff9c7b89e5e">reserved_13_15</a>               : 3;
<a name="l00741"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#afa386eb148785d95de4a901b57bccc8a">00741</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#afa386eb148785d95de4a901b57bccc8a">leavecs</a>                      : 1;
<a name="l00742"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#af838123384e1cb84e8b67e6980419451">00742</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html#af838123384e1cb84e8b67e6980419451">reserved_17_63</a>               : 47;
<a name="l00743"></a>00743 <span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__tx.html#acd4ea525c930b140c5e20867ac9da835">cn30xx</a>;
<a name="l00745"></a><a class="code" href="unioncvmx__mpi__tx.html#a813696c75fb6a7a787e0eeeb5d3b289b">00745</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html">cvmx_mpi_tx_cn30xx</a>             <a class="code" href="unioncvmx__mpi__tx.html#a813696c75fb6a7a787e0eeeb5d3b289b">cn31xx</a>;
<a name="l00746"></a><a class="code" href="unioncvmx__mpi__tx.html#ade2f4c67d4611ed176be9c8d99252c86">00746</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn30xx.html">cvmx_mpi_tx_cn30xx</a>             <a class="code" href="unioncvmx__mpi__tx.html#ade2f4c67d4611ed176be9c8d99252c86">cn50xx</a>;
<a name="l00747"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html">00747</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html">cvmx_mpi_tx_cn61xx</a> {
<a name="l00748"></a>00748 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a4d50a42f5778e0c0fe17e3534e2b07d6">reserved_21_63</a>               : 43;
<a name="l00750"></a>00750     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ad26c505e4ea25b632878ca6e7feb3033">csid</a>                         : 1;  <span class="comment">/**&lt; Which CS to assert for this transaction            |          NS */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a2c97592908b958f1a6eba5cba088c525">reserved_17_19</a>               : 3;
<a name="l00752"></a>00752     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a620c1dccb32165053216e260dca0785c">leavecs</a>                      : 1;  <span class="comment">/**&lt; If 0, deassert CS after transaction is done        |          NS</span>
<a name="l00753"></a>00753 <span class="comment">                                                         1, leave CS asserted after transactrion is done */</span>
<a name="l00754"></a>00754     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a7f08d6d4dd94d3eed0c927da3a3ea11a">reserved_13_15</a>               : 3;
<a name="l00755"></a>00755     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ace152487702bcc7607031a87c30887ac">txnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes to transmit                        |          NS */</span>
<a name="l00756"></a>00756     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#aa08a926e0ef3a08da541170de3292e95">reserved_5_7</a>                 : 3;
<a name="l00757"></a>00757     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a05661810c64a1bf282a2ff673b3ff5f0">totnum</a>                       : 5;  <span class="comment">/**&lt; Number of bytes to shift (transmit + receive)      |          NS */</span>
<a name="l00758"></a>00758 <span class="preprocessor">#else</span>
<a name="l00759"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a05661810c64a1bf282a2ff673b3ff5f0">00759</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a05661810c64a1bf282a2ff673b3ff5f0">totnum</a>                       : 5;
<a name="l00760"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#aa08a926e0ef3a08da541170de3292e95">00760</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#aa08a926e0ef3a08da541170de3292e95">reserved_5_7</a>                 : 3;
<a name="l00761"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ace152487702bcc7607031a87c30887ac">00761</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ace152487702bcc7607031a87c30887ac">txnum</a>                        : 5;
<a name="l00762"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a7f08d6d4dd94d3eed0c927da3a3ea11a">00762</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a7f08d6d4dd94d3eed0c927da3a3ea11a">reserved_13_15</a>               : 3;
<a name="l00763"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a620c1dccb32165053216e260dca0785c">00763</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a620c1dccb32165053216e260dca0785c">leavecs</a>                      : 1;
<a name="l00764"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a2c97592908b958f1a6eba5cba088c525">00764</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a2c97592908b958f1a6eba5cba088c525">reserved_17_19</a>               : 3;
<a name="l00765"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ad26c505e4ea25b632878ca6e7feb3033">00765</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#ad26c505e4ea25b632878ca6e7feb3033">csid</a>                         : 1;
<a name="l00766"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a4d50a42f5778e0c0fe17e3534e2b07d6">00766</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html#a4d50a42f5778e0c0fe17e3534e2b07d6">reserved_21_63</a>               : 43;
<a name="l00767"></a>00767 <span class="preprocessor">#endif</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__tx.html#abee05c2dc55080b0d03e039c074d48f0">cn61xx</a>;
<a name="l00769"></a><a class="code" href="unioncvmx__mpi__tx.html#aa2ecc1be955e34c6b4d3d30d6dc92012">00769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">cvmx_mpi_tx_s</a>                  <a class="code" href="unioncvmx__mpi__tx.html#aa2ecc1be955e34c6b4d3d30d6dc92012">cn66xx</a>;
<a name="l00770"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html">00770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html">cvmx_mpi_tx_cn70xx</a> {
<a name="l00771"></a>00771 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac8a67c277b473e6e5af246558feef4e1">reserved_63_22</a>               : 42;
<a name="l00773"></a>00773     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ae7683ee087fd74532f16cfc2a4cbb9dc">csid</a>                         : 2;  <span class="comment">/**&lt; Which CS to assert for this transaction */</span>
<a name="l00774"></a>00774     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#af2ac0e90bd32e8c8c11be8925a632d14">reserved_19_17</a>               : 3;
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#adcc25129a6f1b05fd00741c36c6fcb08">leavecs</a>                      : 1;  <span class="comment">/**&lt; If 0, deassert CS after transaction is done</span>
<a name="l00776"></a>00776 <span class="comment">                                                         1, leave CS asserted after transactrion is done */</span>
<a name="l00777"></a>00777     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac039c55249a8adac483a2966f111f249">reserved_15_13</a>               : 3;
<a name="l00778"></a>00778     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a125ba912a0ab63bab502dd1d821629e0">txnum</a>                        : 5;  <span class="comment">/**&lt; Number of bytes to transmit */</span>
<a name="l00779"></a>00779     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a0ddccab165e4e89937d9305b1892e880">reserved_7_5</a>                 : 3;
<a name="l00780"></a>00780     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a02814092d75dcd1b80fe0e5e7e3ee77d">totnum</a>                       : 5;  <span class="comment">/**&lt; Number of bytes to shift (transmit + receive) */</span>
<a name="l00781"></a>00781 <span class="preprocessor">#else</span>
<a name="l00782"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a02814092d75dcd1b80fe0e5e7e3ee77d">00782</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a02814092d75dcd1b80fe0e5e7e3ee77d">totnum</a>                       : 5;
<a name="l00783"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a0ddccab165e4e89937d9305b1892e880">00783</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a0ddccab165e4e89937d9305b1892e880">reserved_7_5</a>                 : 3;
<a name="l00784"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a125ba912a0ab63bab502dd1d821629e0">00784</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#a125ba912a0ab63bab502dd1d821629e0">txnum</a>                        : 5;
<a name="l00785"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac039c55249a8adac483a2966f111f249">00785</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac039c55249a8adac483a2966f111f249">reserved_15_13</a>               : 3;
<a name="l00786"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#adcc25129a6f1b05fd00741c36c6fcb08">00786</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#adcc25129a6f1b05fd00741c36c6fcb08">leavecs</a>                      : 1;
<a name="l00787"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#af2ac0e90bd32e8c8c11be8925a632d14">00787</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#af2ac0e90bd32e8c8c11be8925a632d14">reserved_19_17</a>               : 3;
<a name="l00788"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ae7683ee087fd74532f16cfc2a4cbb9dc">00788</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ae7683ee087fd74532f16cfc2a4cbb9dc">csid</a>                         : 2;
<a name="l00789"></a><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac8a67c277b473e6e5af246558feef4e1">00789</a>     uint64_t <a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html#ac8a67c277b473e6e5af246558feef4e1">reserved_63_22</a>               : 42;
<a name="l00790"></a>00790 <span class="preprocessor">#endif</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__tx.html#a9a34fdda951e8dd7d080a6a6dc41e329">cn70xx</a>;
<a name="l00792"></a><a class="code" href="unioncvmx__mpi__tx.html#a78636e672208cd5151277d210bda783e">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn70xx.html">cvmx_mpi_tx_cn70xx</a>             <a class="code" href="unioncvmx__mpi__tx.html#a78636e672208cd5151277d210bda783e">cn70xxp1</a>;
<a name="l00793"></a><a class="code" href="unioncvmx__mpi__tx.html#a3a5d9a40bd7cd64364e186b85df9c06e">00793</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">cvmx_mpi_tx_s</a>                  <a class="code" href="unioncvmx__mpi__tx.html#a3a5d9a40bd7cd64364e186b85df9c06e">cn73xx</a>;
<a name="l00794"></a><a class="code" href="unioncvmx__mpi__tx.html#aea4857bb4191ea72567c802084717bba">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">cvmx_mpi_tx_s</a>                  <a class="code" href="unioncvmx__mpi__tx.html#aea4857bb4191ea72567c802084717bba">cn78xx</a>;
<a name="l00795"></a><a class="code" href="unioncvmx__mpi__tx.html#aeda50805ecf1e156d7a2e51bf3bee428">00795</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__s.html">cvmx_mpi_tx_s</a>                  <a class="code" href="unioncvmx__mpi__tx.html#aeda50805ecf1e156d7a2e51bf3bee428">cn78xxp1</a>;
<a name="l00796"></a><a class="code" href="unioncvmx__mpi__tx.html#a6ff5eb3f3d95880c388b5d4411dd3128">00796</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__tx_1_1cvmx__mpi__tx__cn61xx.html">cvmx_mpi_tx_cn61xx</a>             <a class="code" href="unioncvmx__mpi__tx.html#a6ff5eb3f3d95880c388b5d4411dd3128">cnf71xx</a>;
<a name="l00797"></a>00797 };
<a name="l00798"></a><a class="code" href="cvmx-mpi-defs_8h.html#a329d1b42cee8c5e581269ee45837cd0a">00798</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__tx.html" title="cvmx_mpi_tx">cvmx_mpi_tx</a> <a class="code" href="unioncvmx__mpi__tx.html" title="cvmx_mpi_tx">cvmx_mpi_tx_t</a>;
<a name="l00799"></a>00799 <span class="comment"></span>
<a name="l00800"></a>00800 <span class="comment">/**</span>
<a name="l00801"></a>00801 <span class="comment"> * cvmx_mpi_wide_dat</span>
<a name="l00802"></a>00802 <span class="comment"> *</span>
<a name="l00803"></a>00803 <span class="comment"> * This register aliases operations to MPI_DAT(0..7) in a single access</span>
<a name="l00804"></a>00804 <span class="comment"> *</span>
<a name="l00805"></a>00805 <span class="comment"> */</span>
<a name="l00806"></a><a class="code" href="unioncvmx__mpi__wide__dat.html">00806</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__wide__dat.html" title="cvmx_mpi_wide_dat">cvmx_mpi_wide_dat</a> {
<a name="l00807"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#a470c8252c8c2bb08be96735463c0193a">00807</a>     uint64_t <a class="code" href="unioncvmx__mpi__wide__dat.html#a470c8252c8c2bb08be96735463c0193a">u64</a>;
<a name="l00808"></a><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">00808</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a> {
<a name="l00809"></a>00809 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html#ad070ab03171acbe1e5e4bec1a61bdbe6">data</a>                         : 64; <span class="comment">/**&lt; Data to transmit/receive. */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html#ad070ab03171acbe1e5e4bec1a61bdbe6">00812</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html#ad070ab03171acbe1e5e4bec1a61bdbe6">data</a>                         : 64;
<a name="l00813"></a>00813 <span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mpi__wide__dat.html#a69542215c41103ea4d3d102ad1bc96d8">s</a>;
<a name="l00815"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#a9421d31d6b8b8f20dcfe8a9fe369176e">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a>            <a class="code" href="unioncvmx__mpi__wide__dat.html#a9421d31d6b8b8f20dcfe8a9fe369176e">cn70xx</a>;
<a name="l00816"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#a8f7ec0d8afc7591bb8841b82cb0e6921">00816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a>            <a class="code" href="unioncvmx__mpi__wide__dat.html#a8f7ec0d8afc7591bb8841b82cb0e6921">cn70xxp1</a>;
<a name="l00817"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#a9e324364e64f91c29c9173ff200ca13a">00817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a>            <a class="code" href="unioncvmx__mpi__wide__dat.html#a9e324364e64f91c29c9173ff200ca13a">cn73xx</a>;
<a name="l00818"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#ac9b534e99f5e2fa07bc9f2a70c8f6416">00818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a>            <a class="code" href="unioncvmx__mpi__wide__dat.html#ac9b534e99f5e2fa07bc9f2a70c8f6416">cn78xx</a>;
<a name="l00819"></a><a class="code" href="unioncvmx__mpi__wide__dat.html#a9d08c40310996ef964681a00d3fa379f">00819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mpi__wide__dat_1_1cvmx__mpi__wide__dat__s.html">cvmx_mpi_wide_dat_s</a>            <a class="code" href="unioncvmx__mpi__wide__dat.html#a9d08c40310996ef964681a00d3fa379f">cn78xxp1</a>;
<a name="l00820"></a>00820 };
<a name="l00821"></a><a class="code" href="cvmx-mpi-defs_8h.html#a6d80ac3de1b91e136485e321f10cd6db">00821</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mpi__wide__dat.html" title="cvmx_mpi_wide_dat">cvmx_mpi_wide_dat</a> <a class="code" href="unioncvmx__mpi__wide__dat.html" title="cvmx_mpi_wide_dat">cvmx_mpi_wide_dat_t</a>;
<a name="l00822"></a>00822 
<a name="l00823"></a>00823 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
