ARM GAS  /tmp/ccE0M29c.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB40:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
ARM GAS  /tmp/ccE0M29c.s 			page 2


  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c **** */
  36:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  37:Core/Src/gpio.c **** {
  27              		.loc 1 37 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 88B0     		sub	sp, sp, #32
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  38:Core/Src/gpio.c **** 
  39:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 39 3 view .LVU1
  40              		.loc 1 39 20 is_stmt 0 view .LVU2
  41 0004 1422     		movs	r2, #20
  42 0006 0021     		movs	r1, #0
  43 0008 03A8     		add	r0, sp, #12
  44 000a FFF7FEFF 		bl	memset
  45              	.LVL0:
  40:Core/Src/gpio.c **** 
  41:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  42:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 42 3 is_stmt 1 view .LVU3
  47              	.LBB2:
  48              		.loc 1 42 3 view .LVU4
  49              		.loc 1 42 3 view .LVU5
  50 000e 134B     		ldr	r3, .L2
  51 0010 5969     		ldr	r1, [r3, #20]
  52 0012 8020     		movs	r0, #128
  53 0014 8002     		lsls	r0, r0, #10
  54 0016 0143     		orrs	r1, r0
  55 0018 5961     		str	r1, [r3, #20]
  56              		.loc 1 42 3 view .LVU6
  57 001a 5A69     		ldr	r2, [r3, #20]
  58 001c 0240     		ands	r2, r0
  59 001e 0192     		str	r2, [sp, #4]
  60              		.loc 1 42 3 view .LVU7
  61 0020 019A     		ldr	r2, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 42 3 view .LVU8
  43:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  64              		.loc 1 43 3 view .LVU9
  65              	.LBB3:
  66              		.loc 1 43 3 view .LVU10
  67              		.loc 1 43 3 view .LVU11
  68 0022 5A69     		ldr	r2, [r3, #20]
  69 0024 8021     		movs	r1, #128
  70 0026 C902     		lsls	r1, r1, #11
  71 0028 0A43     		orrs	r2, r1
  72 002a 5A61     		str	r2, [r3, #20]
ARM GAS  /tmp/ccE0M29c.s 			page 3


  73              		.loc 1 43 3 view .LVU12
  74 002c 5B69     		ldr	r3, [r3, #20]
  75 002e 0B40     		ands	r3, r1
  76 0030 0293     		str	r3, [sp, #8]
  77              		.loc 1 43 3 view .LVU13
  78 0032 029B     		ldr	r3, [sp, #8]
  79              	.LBE3:
  80              		.loc 1 43 3 view .LVU14
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  46:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
  81              		.loc 1 46 3 view .LVU15
  82 0034 0A4C     		ldr	r4, .L2+4
  83 0036 0022     		movs	r2, #0
  84 0038 0221     		movs	r1, #2
  85 003a 2000     		movs	r0, r4
  86 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  87              	.LVL1:
  47:Core/Src/gpio.c **** 
  48:Core/Src/gpio.c ****   /*Configure GPIO pin : PB1 */
  49:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
  88              		.loc 1 49 3 view .LVU16
  89              		.loc 1 49 23 is_stmt 0 view .LVU17
  90 0040 0223     		movs	r3, #2
  91 0042 0393     		str	r3, [sp, #12]
  50:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  92              		.loc 1 50 3 is_stmt 1 view .LVU18
  93              		.loc 1 50 24 is_stmt 0 view .LVU19
  94 0044 013B     		subs	r3, r3, #1
  95 0046 0493     		str	r3, [sp, #16]
  51:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  96              		.loc 1 51 3 is_stmt 1 view .LVU20
  97              		.loc 1 51 24 is_stmt 0 view .LVU21
  98 0048 0023     		movs	r3, #0
  99 004a 0593     		str	r3, [sp, #20]
  52:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 100              		.loc 1 52 3 is_stmt 1 view .LVU22
 101              		.loc 1 52 25 is_stmt 0 view .LVU23
 102 004c 0693     		str	r3, [sp, #24]
  53:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 103              		.loc 1 53 3 is_stmt 1 view .LVU24
 104 004e 03A9     		add	r1, sp, #12
 105 0050 2000     		movs	r0, r4
 106 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 107              	.LVL2:
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c **** }
 108              		.loc 1 55 1 is_stmt 0 view .LVU25
 109 0056 08B0     		add	sp, sp, #32
 110              		@ sp needed
 111 0058 10BD     		pop	{r4, pc}
 112              	.L3:
 113 005a C046     		.align	2
 114              	.L2:
 115 005c 00100240 		.word	1073876992
 116 0060 00040048 		.word	1207960576
 117              		.cfi_endproc
ARM GAS  /tmp/ccE0M29c.s 			page 4


 118              	.LFE40:
 120              		.text
 121              	.Letext0:
 122              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 123              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 124              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x6.h"
 125              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 126              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 127              		.file 7 "<built-in>"
ARM GAS  /tmp/ccE0M29c.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccE0M29c.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccE0M29c.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccE0M29c.s:115    .text.MX_GPIO_Init:000000000000005c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
