Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ip_core/fifo" "../ip_core/clk"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_data.v" into library work
Parsing module <sdram_data>.
Parsing verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\/parameter.v" included at line 29.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_ctrl.v" into library work
Parsing module <sdram_ctrl>.
Parsing verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\/parameter.v" included at line 35.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_cmd.v" into library work
Parsing module <sdram_cmd>.
Parsing verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\/parameter.v" included at line 40.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\fifo\wrfifo.v" into library work
Parsing module <wrfifo>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\fifo\rdfifo.v" into library work
Parsing module <rdfifo>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" into library work
Parsing module <sdram_fifo_ctrl>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_controller.v" into library work
Parsing module <sdram_controller>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_top.v" into library work
Parsing module <sdram_top>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_test.v" into library work
Parsing module <sdram_test>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\clk\pll_clk.v" into library work
Parsing module <pll_clk>.
Analyzing Verilog file "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\top.v" Line 69: Port CE is not connected to this instance

Elaborating module <top>.

Elaborating module <pll_clk>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=12,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=12,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=6,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=6,CLKOUT2_PHASE=-75.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\clk\pll_clk.v" Line 126: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\clk\pll_clk.v" Line 127: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\clk\pll_clk.v" Line 128: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0D0",INIT=1'b1)>.

Elaborating module <sdram_test>.
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\top.v" Line 90: Assignment to error_flag ignored, since the identifier is never used

Elaborating module <sdram_top>.

Elaborating module <sdram_fifo_ctrl>.

Elaborating module <wrfifo>.
WARNING:HDLCompiler:1499 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\fifo\wrfifo.v" Line 39: Empty module <wrfifo> remains a black box.
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" Line 219: Assignment to _ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" Line 220: Assignment to _ ignored, since the identifier is never used

Elaborating module <rdfifo>.
WARNING:HDLCompiler:1499 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\fifo\rdfifo.v" Line 39: Empty module <rdfifo> remains a black box.
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" Line 237: Assignment to _ ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" Line 238: Assignment to _ ignored, since the identifier is never used

Elaborating module <sdram_controller>.

Elaborating module <sdram_ctrl>.

Elaborating module <sdram_cmd>.

Elaborating module <sdram_data>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\top.v".
INFO:Xst:3210 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\top.v" line 80: Output port <error_flag> of the instance <u_sdram_test> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <pll_clk>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\ip_core\clk\pll_clk.v".
    Summary:
	no macro.
Unit <pll_clk> synthesized.

Synthesizing Unit <sdram_test>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_test.v".
    Found 11-bit register for signal <wr_cnt>.
    Found 11-bit register for signal <rd_cnt>.
    Found 16-bit register for signal <wr_data>.
    Found 1-bit register for signal <init_done_d1>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_valid>.
    Found 1-bit register for signal <error_flag>.
    Found 1-bit register for signal <init_done_d0>.
    Found 11-bit adder for signal <wr_cnt[10]_GND_7_o_add_1_OUT> created at line 58.
    Found 11-bit adder for signal <rd_cnt[10]_GND_7_o_add_10_OUT> created at line 93.
    Found 11-bit comparator lessequal for signal <n0007> created at line 69
    Found 11-bit comparator greater for signal <n0009> created at line 69
    Found 11-bit comparator greater for signal <rd_cnt[10]_PWR_7_o_LessThan_10_o> created at line 92
    Found 16-bit comparator not equal for signal <n0026> created at line 113
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <sdram_test> synthesized.

Synthesizing Unit <sdram_top>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_top.v".
    Summary:
	no macro.
Unit <sdram_top> synthesized.

Synthesizing Unit <sdram_fifo_ctrl>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v".
INFO:Xst:3210 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" line 206: Output port <full> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" line 206: Output port <empty> of the instance <u_wrfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" line 224: Output port <full> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_fifo_ctrl.v" line 224: Output port <empty> of the instance <u_rdfifo> is unconnected or connected to loadless signal.
    Found 24-bit register for signal <sdram_wr_addr>.
    Found 24-bit register for signal <sdram_rd_addr>.
    Found 1-bit register for signal <wr_ack_r2>.
    Found 1-bit register for signal <rd_ack_r1>.
    Found 1-bit register for signal <rd_ack_r2>.
    Found 1-bit register for signal <wr_load_r1>.
    Found 1-bit register for signal <wr_load_r2>.
    Found 1-bit register for signal <rd_load_r1>.
    Found 1-bit register for signal <rd_load_r2>.
    Found 1-bit register for signal <read_valid_r1>.
    Found 1-bit register for signal <read_valid_r2>.
    Found 1-bit register for signal <sdram_wr_req>.
    Found 1-bit register for signal <sdram_rd_req>.
    Found 1-bit register for signal <wr_ack_r1>.
    Found 24-bit adder for signal <sdram_wr_addr[23]_GND_9_o_add_2_OUT> created at line 156.
    Found 24-bit adder for signal <sdram_rd_addr[23]_GND_9_o_add_9_OUT> created at line 171.
    Found 24-bit comparator greater for signal <sdram_wr_addr[23]_wr_max_addr[23]_LessThan_2_o> created at line 155
    Found 24-bit comparator greater for signal <sdram_rd_addr[23]_rd_max_addr[23]_LessThan_9_o> created at line 170
    Found 10-bit comparator lessequal for signal <n0032> created at line 185
    Found 10-bit comparator greater for signal <rdf_use[9]_rd_length[9]_LessThan_16_o> created at line 189
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <sdram_fifo_ctrl> synthesized.

Synthesizing Unit <sdram_controller>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_controller.v".
    Summary:
	no macro.
Unit <sdram_controller> synthesized.

Synthesizing Unit <sdram_ctrl>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_ctrl.v".
        TRP_CLK = 10'b0000000100
        TRC_CLK = 10'b0000000110
        TRSC_CLK = 10'b0000000110
        TRCD_CLK = 10'b0000000010
        TCL_CLK = 10'b0000000011
        TWR_CLK = 10'b0000000010
    Found 11-bit register for signal <cnt_refresh>.
    Found 10-bit register for signal <cnt_clk>.
    Found 4-bit register for signal <init_ar_cnt>.
    Found 4-bit register for signal <work_state>.
    Found 5-bit register for signal <init_state>.
    Found 15-bit register for signal <cnt_200us>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sdram_rd_wr>.
    Found finite state machine <FSM_0> for signal <work_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 25                                             |
    | Inputs             | 11                                             |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <cnt_200us[14]_GND_13_o_add_13_OUT> created at line 83.
    Found 11-bit adder for signal <cnt_refresh[10]_GND_13_o_add_17_OUT> created at line 93.
    Found 10-bit adder for signal <cnt_clk[9]_GND_13_o_add_21_OUT> created at line 113.
    Found 4-bit adder for signal <init_ar_cnt[3]_GND_13_o_add_26_OUT> created at line 122.
    Found 10-bit comparator greater for signal <cnt_clk[9]_sdram_wr_burst[9]_LessThan_8_o> created at line 72
    Found 10-bit comparator lessequal for signal <n0014> created at line 76
    Found 10-bit comparator greater for signal <cnt_clk[9]_sdram_rd_burst[9]_LessThan_12_o> created at line 76
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_14_o_LessThan_13_o> created at line 82
    Found 11-bit comparator greater for signal <cnt_refresh[10]_GND_13_o_LessThan_17_o> created at line 92
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <sdram_ctrl> synthesized.

Synthesizing Unit <sdram_cmd>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_cmd.v".
    Found 13-bit register for signal <sdram_addr>.
    Found 2-bit register for signal <sdram_ba>.
    Found 5-bit register for signal <sdram_cmd_r>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
Unit <sdram_cmd> synthesized.

Synthesizing Unit <sdram_data>.
    Related source file is "F:\01FPGA_PRO\HighSpeedAcquisitionCard\RTL\sdram\sdram_driver\sdram_data.v".
WARNING:Xst:647 - Input <cnt_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sdram_din_r>.
    Found 16-bit register for signal <sdram_dout_r>.
    Found 1-bit register for signal <sdram_out_en>.
    Found 1-bit tristate buffer for signal <sdram_data<15>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<14>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<13>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<12>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<11>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<10>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<9>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<8>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<7>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<6>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<5>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<4>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<3>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<2>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<1>> created at line 41
    Found 1-bit tristate buffer for signal <sdram_data<0>> created at line 41
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <sdram_data> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 15-bit adder                                          : 1
 24-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 35
 1-bit register                                        : 21
 10-bit register                                       : 1
 11-bit register                                       : 3
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 2
 4-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 13
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
 15-bit comparator greater                             : 1
 16-bit comparator not equal                           : 1
 24-bit comparator greater                             : 2
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 16
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 17
 24-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 9
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ip_core/fifo/wrfifo.ngc>.
Reading core <../ip_core/fifo/rdfifo.ngc>.
Loading core <wrfifo> for timing and area information for instance <u_wrfifo>.
Loading core <rdfifo> for timing and area information for instance <u_rdfifo>.

Synthesizing (advanced) Unit <sdram_ctrl>.
The following registers are absorbed into counter <cnt_refresh>: 1 register on signal <cnt_refresh>.
The following registers are absorbed into counter <cnt_clk>: 1 register on signal <cnt_clk>.
The following registers are absorbed into counter <init_ar_cnt>: 1 register on signal <init_ar_cnt>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_test>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
Unit <sdram_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 24-bit adder                                          : 2
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 3
 15-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 137
 Flip-Flops                                            : 137
# Comparators                                          : 13
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 3
 11-bit comparator lessequal                           : 1
 15-bit comparator greater                             : 1
 16-bit comparator not equal                           : 1
 24-bit comparator greater                             : 2
# Multiplexers                                         : 51
 1-bit 2-to-1 multiplexer                              : 3
 13-bit 2-to-1 multiplexer                             : 16
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 17
 24-bit 2-to-1 multiplexer                             : 5
 5-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <wr_load_r1> in Unit <sdram_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rd_load_r1> 
INFO:Xst:2261 - The FF/Latch <wr_load_r2> in Unit <sdram_fifo_ctrl> is equivalent to the following FF/Latch, which will be removed : <rd_load_r2> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_1> on signal <init_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00010 | 010
 00011 | 011
 00100 | 100
 00101 | 101
 00110 | 110
 00111 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_sdram_top/u_sdram_controller/u_sdram_ctrl/FSM_0> on signal <work_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1011  | 1011
 0010  | 0010
 0110  | 0110
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1100  | 1100
-------------------
WARNING:Xst:1710 - FF/Latch <wr_data_11> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_12> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_13> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_14> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_15> (without init value) has a constant value of 0 in block <sdram_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_rd_addr_8> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_7> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_6> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_5> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_4> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_3> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_2> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_1> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_rd_addr_0> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_8> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_7> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_6> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_5> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_4> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_3> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_2> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_1> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_wr_addr_0> (without init value) has a constant value of 0 in block <sdram_fifo_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1902 - Value C0D0 for attribute DDR_ALIGNMENT of instance u_oddr2 in unit top is not supported
INFO:Xst:1901 - Instance u_pll_clk/pll_base_inst in unit u_pll_clk/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:1902 - Value C0D0 for attribute DDR_ALIGNMENT of instance u_oddr2 in unit top is not supported

Optimizing unit <top> ...

Optimizing unit <sdram_test> ...

Optimizing unit <sdram_fifo_ctrl> ...

Optimizing unit <sdram_cmd> ...

Optimizing unit <sdram_ctrl> ...
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/error_flag> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u_sdram_test/rd_valid> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_refresh_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_16> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_17> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_18> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_19> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/sdram_rd_addr_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_12> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_3> <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_ba_1> <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_ba_0> 
INFO:Xst:2261 - The FF/Latch <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_addr_1> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <u_sdram_top/u_sdram_controller/u_sdram_cmd/sdram_cmd_r_4> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_1 has been replicated 1 time(s)
FlipFlop u_sdram_top/u_sdram_fifo_ctrl/read_valid_r1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 136
 Flip-Flops                                            : 136

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 624
#      GND                         : 5
#      INV                         : 16
#      LUT1                        : 33
#      LUT2                        : 102
#      LUT3                        : 78
#      LUT4                        : 69
#      LUT5                        : 50
#      LUT6                        : 97
#      MUXCY                       : 100
#      MUXF7                       : 3
#      VCC                         : 3
#      XORCY                       : 68
# FlipFlops/Latches                : 447
#      FD                          : 8
#      FDC                         : 272
#      FDCE                        : 118
#      FDP                         : 44
#      FDPE                        : 3
#      FDSE                        : 1
#      ODDR2                       : 1
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 41
#      IBUF                        : 1
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             445  out of  30064     1%  
 Number of Slice LUTs:                  445  out of  15032     2%  
    Number used as Logic:               445  out of  15032     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    625
   Number with an unused Flip Flop:     180  out of    625    28%  
   Number with an unused LUT:           180  out of    625    28%  
   Number of fully used LUT-FF pairs:   265  out of    625    42%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  41  out of    186    22%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     52     3%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u_pll_clk/pll_base_inst/CLKOUT2    | BUFG                   | 2     |
u_pll_clk/pll_base_inst/CLKOUT1    | BUFG                   | 277   |
u_pll_clk/pll_base_inst/CLKOUT0    | BUFG                   | 173   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.130ns (Maximum Frequency: 140.252MHz)
   Minimum input arrival time before clock: 5.201ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_pll_clk/pll_base_inst/CLKOUT1'
  Clock period: 7.130ns (frequency: 140.252MHz)
  Total number of paths / destination ports: 4865 / 515
-------------------------------------------------------------------------
Delay:               7.130ns (Levels of Logic = 5)
  Source:            u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_7 (FF)
  Destination:       u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9 (FF)
  Source Clock:      u_pll_clk/pll_base_inst/CLKOUT1 rising
  Destination Clock: u_pll_clk/pll_base_inst/CLKOUT1 rising

  Data Path: u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_7 to u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.331  u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_7 (u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_7)
     LUT6:I0->O           12   0.254   1.069  u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_136_o221 (u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_rst_n_INV_136_o22)
     LUT5:I4->O            1   0.254   0.682  u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack1 (u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack)
     LUT5:I4->O            5   0.254   0.949  u_sdram_top/u_sdram_controller/u_sdram_ctrl/sdram_rd_ack4 (u_sdram_top/sdram_rd_ack)
     begin scope: 'u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo:wr_en'
     LUT2:I0->O           19   0.250   1.260  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.302          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      7.130ns (1.839ns logic, 5.291ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_pll_clk/pll_base_inst/CLKOUT0'
  Clock period: 5.617ns (frequency: 178.031MHz)
  Total number of paths / destination ports: 1075 / 374
-------------------------------------------------------------------------
Delay:               5.617ns (Levels of Logic = 3)
  Source:            u_sdram_test/wr_cnt_6 (FF)
  Destination:       u_sdram_test/wr_cnt_10 (FF)
  Source Clock:      u_pll_clk/pll_base_inst/CLKOUT0 rising
  Destination Clock: u_pll_clk/pll_base_inst/CLKOUT0 rising

  Data Path: u_sdram_test/wr_cnt_6 to u_sdram_test/wr_cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.196  u_sdram_test/wr_cnt_6 (u_sdram_test/wr_cnt_6)
     LUT5:I0->O            1   0.254   0.682  u_sdram_test/GND_7_o_wr_cnt[10]_AND_3_o1_SW0 (N0)
     LUT6:I5->O           10   0.254   1.116  u_sdram_test/GND_7_o_wr_cnt[10]_AND_3_o1 (u_sdram_test/GND_7_o_wr_cnt[10]_AND_3_o1)
     LUT3:I1->O           11   0.250   1.038  u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o1 (u_sdram_test/init_done_d1_wr_cnt[10]_AND_2_o)
     FDCE:CE                   0.302          u_sdram_test/wr_cnt_0
    ----------------------------------------
    Total                      5.617ns (1.585ns logic, 4.032ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_pll_clk/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 134 / 134
-------------------------------------------------------------------------
Offset:              5.201ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en (FF)
  Destination Clock: u_pll_clk/pll_base_inst/CLKOUT1 rising

  Data Path: rst_n to u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.841  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O          136   0.254   2.319  u_sdram_top/u_sdram_controller/u_sdram_data/rst_n_inv1 (u_sdram_test/rst_n_inv)
     FDC:CLR                   0.459          u_sdram_top/u_sdram_fifo_ctrl/rd_ack_r1
    ----------------------------------------
    Total                      5.201ns (2.041ns logic, 3.160ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_pll_clk/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.201ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       u_sdram_test/wr_cnt_10 (FF)
  Destination Clock: u_pll_clk/pll_base_inst/CLKOUT0 rising

  Data Path: rst_n to u_sdram_test/wr_cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.841  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O          136   0.254   2.319  u_sdram_top/u_sdram_controller/u_sdram_data/rst_n_inv1 (u_sdram_test/rst_n_inv)
     FDC:CLR                   0.459          u_sdram_test/wr_en
    ----------------------------------------
    Total                      5.201ns (2.041ns logic, 3.160ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_pll_clk/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 52 / 36
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en (FF)
  Destination:       sdram_data<15> (PAD)
  Source Clock:      u_pll_clk/pll_base_inst/CLKOUT1 rising

  Data Path: u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en to sdram_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en (u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en)
     INV:I->O             16   0.255   1.181  u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en_inv1_INV_0 (u_sdram_top/u_sdram_controller/u_sdram_data/sdram_out_en_inv)
     IOBUF:T->IO               2.912          sdram_data_15_IOBUF (sdram_data<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock u_pll_clk/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
u_pll_clk/pll_base_inst/CLKOUT0|    5.617|         |         |         |
u_pll_clk/pll_base_inst/CLKOUT1|    3.319|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_pll_clk/pll_base_inst/CLKOUT1
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
u_pll_clk/pll_base_inst/CLKOUT0|    1.280|         |         |         |
u_pll_clk/pll_base_inst/CLKOUT1|    7.130|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.79 secs
 
--> 

Total memory usage is 228784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :   27 (   0 filtered)

