PI-PROG Gerber Files - Issue 1.1
56 x 110 mm

IMPEDANCE NOTE

JLC3313    4 LAYER STACKUP
(Layer 1)  5.95mil /  7mil = 90R EC USB Traces -- Reference Plane = Layer 2


4 LAYER PCB
FR4 1.6mm PCB
LEAD FREE RoHS ENIG Finish
2 X SOLDER RESIST
1 X IDENT - WHITE TOP

*** 1 OZ COPPER ***

art001.pho				- Layer 1 - Top Layer Copper
art002.pho 				- Layer 2 - GROUND Layer 
art003.pho 				- Layer 3 - VCC Layer Copper
art004.pho				- Layer 4 - Bottom Layer Copper

drl*					- NC Drill Files

sm001.pho				- Top Layer Solder Resist 
sm004.pho				- Bottom Layer Solder Resist
	
sst001.pho  				- Top Side Silk Screen
ssb004.pho  				- Bottom Side Silk Screen

smd001.pho  				- Top Side Solder Paste File

PICKANDPLACE-BOT.TXT			- SMT TOP PICK AND PLACE FILE

JLC PCB ASSEMBLY NOTE:

- When uploaded for JLC PCBA service J1 & J2 may need to be re-aligned after upload using web interface.
- JLC's DFM check footprint for J2 is a miss-match for our footprint, our footprint works fine.

