W. Abadeer and W. Ellis. 2003. Behavior of NBTI under AC dynamic circuit conditions. In Proceedings of the IEEE International Reliability Physics Symposium. 17--22.
S. Aota, S. Fujii, Z. W. Jin, Y. Ito, K. Utsumi, E. Morifuji, S. Yamada, F. Matsuoka, and T. Noguchi. 2005. A new method for precise evaluation of dynamic recovery of negative bias temperature instability. In Proceedings of the IEEE International Conference on Microelectronic Test Structures. 197--199.
N. Ayala , J. Martin-Martinez , E. Amat , M. B. Gonzalez , P. Verheyen , R. Rodriguez , M. Nafria , X. Aymerich , E. Simoen, NBTI related time-dependent variability of mobility and threshold voltage in pMOSFETs and their impact on circuit performance, Microelectronic Engineering, v.88 n.7, p.1384-1387, July, 2011[doi>10.1016/j.mee.2011.03.093]
Mehmet Basoglu , Michael Orshansky , Mattan Erez, NBTI-aware DVFS: a new approach to saving energy and increasing processor lifetime, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840898]
David R. Bild , Gregory E. Bok , Robert P. Dick, Minimization of NBTI performance degradation using internal node control, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
K. A. Bowman, S. G. Duvall, and J. D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits 37, 2, 183--190.
Andrea Calimera , Enrico Macii , Massimo Poncino, NBTI-aware power gating for concurrent leakage and aging optimization, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594264]
Yunus A. Cengel. 1997. Introduction to thermodynamics and heat. McGraw Hill Higher Education, Chicago, IL.
T. Chan, J. Sartori, P. Gupta, and R. Kumar. 2011. On the efficacy of NBTI mitigation techniques. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’11). 1--6.
Tuck-Boon Chan , Wei-Ting Jonas Chan , Andrew B. Kahng, Impact of adaptive voltage scaling on aging-aware signoff, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
A. Chaudhary and S. Mahapatra. 2013. A physical and SPICE mobility degradation analysis for NBTI. IEEE Transactions on Electronic Devices 60, 7, 2096--2103.
G. Chen, K. Y. Chuah, M.-F. Li, D. S. H. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and Kwong, D. L. Kwong. 2002. Dynamic NBTI of PMOS transistors and its impact on device lifetime. IEEE Electron Device Letter 734--736.
Xiaoming Chen , Yu Wang , Yu Cao , Yuchun Ma , Huazhong Yang, Variation-aware supply voltage assignment for simultaneous power and aging optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2143-2147, November 2012[doi>10.1109/TVLSI.2011.2168433]
B. E. Deal, M. Sklar, A. S. Grove, and E. H. Snow. 1967. Characteristics of the surface-state charge (Q<sub>ss</sub>) of thermally oxidized silicon. Journal of the Electrochemical Society 114, 3, 266--274.
M. Denais, C. Parthasarathy, G. Ribes, Y. Rey-Tauriac, N. Revil, A. Bravaix, V. Huard, and F. Perrier. 2004. On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's. In Proceedings of the IEEE International Electron Devices Meeting. 109--112.
Mojtaba Ebrahimi , Fabian Oboril , Saman Kiamehr , Mehdi B. Tahoori, Aging-aware logic synthesis, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Shuguang Feng , Shantanu Gupta , Amin Ansari , Scott Mahlke, Maestro: orchestrating lifetime reliability in chip multiprocessors, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_15]
R. Ferńandez, B. Kaczer, A. Nackaerts, S. Demuynck, R. Rodriguez, M. Nafria, and G. Groeseneken. 2006. AC NBTI studied in the 1 Hz--2 GHz range on dedicated on-chip circuits. In Proceedings of the IEEE International Electron Devices Meeting. 337--340.
D. Frohman-Bentchkowsky. 1971. A fully decoded 2048-bit electrically programmable FAMOS read-only memory. IEEE Journal of Solid-State Circuits 6, 5, 301--306.
Xin Fu , Tao Li , Jose Fortes, NBTI tolerant microarchitecture design in the presence of process variation, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.399-410, November 08-12, 2008[doi>10.1109/MICRO.2008.4771808]
Seyab , Said Hamdioui, NBTI modeling in the framework of temperature variation, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Jörg Henkel , Lars Bauer , Nikil Dutt , Puneet Gupta , Sani Nassif , Muhammad Shafique , Mehdi Tahoori , Norbert Wehn, Reliable on-chip systems in the nano-era: lessons learnt and future trends, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488857]
J. Hicks, E. Bergstrom, M. Hattendorf, J. Jopling, J. Maiz, S. Pae, C. Prasad, and J. Wiedemer. 2008. 45 nm Transistor Reliability. Intel Technology Journal 12, 2, 131--144.
Lin Huang , Qiang Xu, Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Lin Huang , Qiang Xu, Characterizing the lifetime reliability of manycore processors with core-level redundancy, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Lin Huang , Feng Yuan , Qiang Xu, On Task Allocation and Scheduling for Lifetime Extension of Platform-Based MPSoC Designs, IEEE Transactions on Parallel and Distributed Systems, v.22 n.12, p.2088-2099, December 2011[doi>10.1109/TPDS.2011.132]
V. Huard and M. Denais. 2004. Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors. In Proceedings of the International Reliability Physics Symposium. 40--45.
V. Huard, M. Denais, and C. Parthasarathy. 2006. NBTI degradation: From physical mechanisms to modeling. Microelectronics Reliability 46, 1, 1--23.
V. Huard, C. Parthasarathy, N. Rallet, C. Guerin, M. Mammase, D. Barge, and C. Ouvrard. 2007. New characterization and modeling approach for NBTI degradation from transistor to product level. In Proceedings of the IEEE International Electron Devices Meeting (IEDM). 797--800.
Tao Jin , Shuai Wang, Aging-Aware Instruction Cache Design by Duty Cycle Balancing, Proceedings of the 2012 IEEE Computer Society Annual Symposium on VLSI, p.195-200, August 19-21, 2012[doi>10.1109/ISVLSI.2012.30]
K. Kang, H. Kufluoglu, M. A. Alain, and K. Roy. 2006. Efficient transistor-level sizing technique under temporal performance degradation due to NBTI. In Proceedings of the International Conference on Computer Design (ICCD’06).
Kunhyuk Kang , Saakshi Gangwal , Sang Phill Park , Kaushik Roy, NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Georgios Karakonstantis , Charles Augustine , Kaushik Roy, A self-consistent model to estimate NBTI degradation and a comprehensive on-line system lifetime enhancement technique, Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, p.3-8, July 05-07, 2010[doi>10.1109/IOLTS.2010.5560240]
Ulya R. Karpuzcu , Brian Greskamp , Josep Torrellas, The BubbleWrap many-core: popping cores for sequential acceleration, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669169]
John Keane , Tae-Hyoung Kim , Chris H. Kim, An on-chip NBTI sensor for measuring pMOS threshold voltage degradation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.6, p.947-956, June 2010[doi>10.1109/TVLSI.2009.2017751]
J. Keane, D. Persaud, and. C. H. Kim. 2009. An all-in-one silicon Odometer for separately monitoring HCI, BTI, and TDDB. In Proceedings of the IEEE Symposium on VLSI Circuits. 108--109.
M. B. Ketchen, M. Bhushan, and R. Bolam. 2007. Ring oscillator based test structure for NBTI analysis. In Proceedings of the IEEE International Conference on Microelectronic Test Structures. 42--47.
Seyab Khan , Nor Zaidi Haron , Said Hamdioui , Francky Catthoor, NBTI Monitoring and Design for Reliability in Nanoscale Circuits, Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, p.68-76, October 03-05, 2011[doi>10.1109/DFT.2011.49]
T.-H. Kim, R. Persaud, and C. H. Kim. 2008. Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits. IEEE Journal of Solid-State Circuits 43, 4, 874--880.
P. Ko, J. Huang, Z. Liu, and C. Hu. 1993. BSIM3 for analog and digital circuit simulation. In Proceedings of the IEEE Symposium on VLSI Technology CAD. 400--429.
S. K. Krishnappa and H. Mahmoodi. 2011. Comparative BTI reliability analysis of SRAM cell designs in nano-scale CMOS technology. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 1--6.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278574]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.4, p.603-614, April 2011[doi>10.1109/TVLSI.2009.2036628]
G. La Rosa, F. Guarin, S. Rauch, A. Acovic, J. Lukaitis, and E. Crabbe. 1997. NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologies. In Proceedings of the IEEE International Reliability Physics Symposium. 282--286.
L. Lai, V. Chandra, R. Aitken, and P. Gupta. 2014. BTI-Gater: An aging-resilient clock gating methodology. IEEE Journal on Emerging and Selected Topics in Circuits and System 4, 2, 180--189.
Yongho Lee , Taewhan Kim, A fine-grained technique of NBTI-aware voltage scaling and body biasing for standard cell based designs, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.603-608, January 25-28, 2011, Yokohama, Japan
L. Li, Y. Zhang, and J. Yang. 2011. Proactive recovery for BTI in high-k SRAM cells. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’11). 1--6.
Z.-H. Liu, C. Hu, J.-H. Huang, T.-Y. Chan, M.-C. Jeng, P. K. Ko, and Y. C. Cheng. 1993. Threshold voltage model for deep submicrometer MOSFETs. IEEE Transactions on Electron Devices 40, 1, 86--95.
Yinghai Lu , Li Shang , Hai Zhou , Hengliang Zhu , Fan Yang , Xuan Zeng, Statistical reliability analysis under process variation and aging effects, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630044]
H. Masuda, S. Ohkawa, A. Kurokawa, and M. Aoki. 2005. Challenge: Variability characterization and modeling for 65-nm to 90-nm processes. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 593--599.
E. Mintarno , J. Skaf , Rui Zheng , J. B. Velamala , Yu Cao , S. Boyd , R. W. Dutton , S. Mitra, Self-Tuning for Maximized Lifetime Energy-Efficiency in the Presence of Circuit Aging, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.5, p.760-773, May 2011[doi>10.1109/TCAD.2010.2100531]
H. Mostafa, M. Anis, and M. Elmasry. 2011. Adaptive Body Bias for Reducing the Impacts of NBTI and Process Variations on 6T SRAM Cells. IEEE Transactions on Circuits and Systems I 58, 12, 2859--2871.
H. Mostafa, M. Anis, and M. Elmasry. 2012. NBTI and process variations compensation circuits using adaptive body bias. IEEE Transactions on Semiconductor Manufacturing 25, 3, 460--467.
S. Narendra, A. Keshavarzi, B. A. Bloechel, S. Borkar, and V. De. 2003. Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE Journal of Solid State Circuits 38, 5, 696--701.
A. Neugroschel, C. T. Sah, K. M. Han, M. S. Carroll, T. Nishida, J. T. Kavalieros, and Y. Lu. 1995. Direct-current measurement of oxide and interface traps on oxidized silicon. IEEE Transactions on Electron Devices 42, 9, 1657--1662.
F. Oboril and M. B. Tahoori. 2012a. Reducing wearout in embedded processors using proactive fine-grain dynamic runtime adaptation. In Proceedings of the IEEE European Test Symposium (ETS). 1--6.
Fabian Oboril , Mehdi B. Tahoori, ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
F. Oboril, F. Firouzi, S. Kiamehr, and M. B. Tahoori. 2013. Negative bias temperature instability-aware instruction scheduling: A cross-layer approach. Journal of Low Power Electronics, 9, 4, 389--402.
S. Ogawa and N. Shiono. 1995. Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO<sub>2</sub> interface. Physical Review B 51, 7, 4218--4230.
S. Pae, M. Agostinelli, M. Brazier, G. Chau, G. Dewey, Y. Ghani, M. Hattendorf, J. Hicks, J. Kavalieros, M. Kuhn, J. Maiz, M. Metz, K. Mistry, C. Prasad, S. Ramey, A. Roskowski, J. Sandford, C. Thomas, J. Thomas, C. Wiegand, and J. Wiedemer. 2008. BTI reliability of 45 nm high-k + metal-gate process technology. IEEE International Reliability Physics Symposium 352--357.
B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam, and K. Roy. 2005. Impact of NBTI on the temporal performance degradation of digital circuits. IEEE Electron Device Letter 560--562.
Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Anuj Pushkarna , Hamid Mahmoodi, Reliability analysis of power gated SRAM under combined effects of NBTI and PBTI in nano-scale CMOS, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785567]
Zhenyu Qi , Mircea R. Stan, NBTI resilient circuits using adaptive body biasing, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366179]
S. Rangan, N. Mielke, and E. C. C. Yeh. 2003. Universal recovery behavior of negative bias temperature instability. In Proceedings of the IEEE International Electron Devices Meeting. 341--344.
Bogdan F. Romanescu , Daniel J. Sorin, Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454124]
Subhendu Roy , David Z. Pan, Reliability Aware Gate Sizing Combating NBTI and Oxide Breakdown, Proceedings of the 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, p.38-43, January 05-09, 2014[doi>10.1109/VLSID.2014.14]
N. Sa, J. F. Kand, H. Yang, X. Y. Liu, Y. D. He, R. Q. Han, C. Ren, H. Y. Yu, D. S. H. Chan, and D. L. Kwong. 2002. Mechanism of positive-bias temperature instability in sub-1-nm TaN/HfN/HfO<sub>2</sub> gate stack with low preexisting traps. IEEE Electron Device Letters 26, 9, 610--612.
T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits 25, 2, 584--594.
C. Shen, C. E. Li, M.-F. Foo, T. Yang, D. M. Huang, A. Yap, G. S. Samudra, and Y.-C. Yeo. 2006. Characterization and physical origin of fast V<sub>th</sub> transient in NBTI of pMOSFETs with SiON dielectrics. In Proceedings of the IEEE International Electron Devices Meeting. 1--4.
T. Siddiqua and S. Gurumurthi. 2009. NBTI-aware dynamic instruction scheduling. In Proceedings of the IEEE Workshop on Silicon Errors in Logic--System Effects.
Taniya Siddiqua , Sudhanva Gurumurthi, A multi-level approach to reduce the impact of NBTI on processor functional units, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785498]
T. Siddiqua, S. Gurumurthi, and M. R. Stan. 2011. Modeling and analyzing NBTI in the presence of process variation. In Proceedings of the Quality of Electronic Design (ISQED). 1--8.
Prashant Singh , Eric Karl , David Blaauw , Dennis Sylvester, Compact degradation sensors for monitoring NBTI and oxide degradation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.9, p.1645-1655, September 2012[doi>10.1109/TVLSI.2011.2161784]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Lifetime Reliability: Toward an Architectural Solution, IEEE Micro, v.25 n.3, p.70-80, May 2005[doi>10.1109/MM.2005.54]
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005[doi>10.1109/ISCA.2005.28]
N. Strikos. 2013. Enhancing Lifetime Reliability Of Chip Multiprocessors Through 3D Resource Sharing. Master's thesis. University of California, San Diego.
Jin Sun , Avinash Kodi , Ahmed Louri , Janet M. Wang, NBTI aware workload balancing in multi-core systems, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.833-838, March 16-18, 2009[doi>10.1109/ISQED.2009.4810400]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
K. Uwasawa, T. Yamamoto, and T. Mogami. 1995. A new degradation mode of scaled p+ polysilicon gate pMOSFETs induced by bias temperature (BT) instability. In Proceedings of the IEEE International Electron Devices Meeting. 871--874.
Rakesh Vattikonda , Wenping Wang , Yu Cao, Modeling and minimization of PMOS NBTI effect for robust nanometer design, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147172]
I. Wagner and V. Bertacco. 2008. Reversi: Post-silicon validation system for modern micro-processors. In Proceedings of the International Conference on Computer Design (ICCD’08).
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278573]
Yu Wang , Hong Luo , Ku He , Rong Luo , Huazhong Yang , Yuan Xie, Temperature-aware NBTI modeling and the impact of input vector control on performance degradation, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Yu Wang , Xiaoming Chen , Wenping Wang , Varsha Balakrishnan , Yu Cao , Yuan Xie , Huazhong Yang, On the efficacy of input Vector Control to mitigate NBTI effects and leakage power, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.19-26, March 16-18, 2009[doi>10.1109/ISQED.2009.4810264]
Yao Wang , Sorin Cotofana , Liang Fang, A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.175-180, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941501]
M. White. 2008. Microelectronics reliability: physics-of-failure based modeling and lifetime evaluation. Technical Report. Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA.
Hao-I Yang , Wei Hwang , Ching-Te Chuang, Impacts of NBTI/PBTI and Contact Resistance on Power-Gated SRAM With High-Metal-Gate Devices, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.7, p.1192-1204, July 2011[doi>10.1109/TVLSI.2010.2049038]
Xiangning Yang , Kewal Saluja, Combating NBTI Degradation via Gate Sizing, Proceedings of the 8th International Symposium on Quality Electronic Design, p.47-52, March 26-28, 2007[doi>10.1109/ISQED.2007.48]
S. Zafar, B. H. Lee, J. Stathis, and A. Callegari. 2004. A model for negative bias temperature instability (NBTI) in oxide and high k pFETs. In Proceedings of the Symposium on VLSI Technology. 208--209.
S. Zafar, Y. H. Kim, V. Narayanan, C. Cabral, V. Paruchuri, B. Doris, J. Stahis, A. Callegari, and M. Chudzik. 2006. A comparative study of NBTI and PBTI (Charge Trapping) in SiO<sub>2</sub>/HfO<sub>2</sub> Stacks with FUSI, TiN, Re Gates. In Proceedings of the Symposium on VLSI Technology. 23--25.
Lide Zhang , Robert P. Dick, Scheduled voltage scaling for increasing lifetime in the presence of NBTI, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
K. Zhao, J. H. Stathis, B. P. Linder, E. Cartier, and A. Kerber. 2011. PBTI under dynamic stress: From a single defect point of view. IEEE International Reliability Physics Symposium 4A.3.1--4A.3.9.
