xrun: 19.03-s013: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	19.03-s013: Started on Oct 24, 2022 at 18:16:32 CEST
/opt/tools/cadence/2019-20/RHELx86/XCELIUM_19.03.013/tools/bin/xrun
	-access rwc
	/home/20200969/Estimation/validation/fir/fir_8bit/tb/tb_fir_8bit.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_11Ux11U_11U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_LessThan_1U_10_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Mul_8Ux8U_11U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Muxb_1_2_11_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Not_1U_1U_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_RAM_8X8_1.v
	/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v
	-timescale 10ns/1ns
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v
module fir_Add_3U_4_4 (
                    |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v,12|20): recompiling design unit worklib.fir_Add_3U_4_4:v.
	First compiled from line 17 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_Add_3U_4_4:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3U_4_4.v".
xmvlog: *E,MNPDEC: Module name (fir_Add_3U_4_4) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v
module fir_Add_3Ux1U_4U_4 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v,12|24): recompiling design unit worklib.fir_Add_3Ux1U_4U_4:v.
	First compiled from line 28 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_Add_3Ux1U_4U_4:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Add_3Ux1U_4U_4.v".
xmvlog: *E,MNPDEC: Module name (fir_Add_3Ux1U_4U_4) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v
module fir_And_1Ux1U_1U_1 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v,12|24): recompiling design unit worklib.fir_And_1Ux1U_1U_1:v.
	First compiled from line 41 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_And_1Ux1U_1U_1:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_And_1Ux1U_1U_1.v".
xmvlog: *E,MNPDEC: Module name (fir_And_1Ux1U_1U_1) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v
module fir_gen_busy_r_1 (
                      |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v,12|22): recompiling design unit worklib.fir_gen_busy_r_1:v.
	First compiled from line 174 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_gen_busy_r_1:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_gen_busy_r_1.v".
xmvlog: *E,MNPDEC: Module name (fir_gen_busy_r_1) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v
module fir_8bit(clk, coeffs_table_7, coeffs_table_6, coeffs_table_5, coeffs_table_4, coeffs_table_3, coeffs_table_2, coeffs_table_1, coeffs_table_0, dout_data, rst, din_data, din_busy, din_vld, dout_vld, dout_busy);
              |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v,8|14): recompiling design unit worklib.fir_8bit:v.
	First compiled from line 183 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_8bit:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_logic_1.v".
xmvlog: *E,MNPDEC: Module name (fir_8bit) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v
module fir_N_Mux_8_8_12_4 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v,12|24): recompiling design unit worklib.fir_N_Mux_8_8_12_4:v.
	First compiled from line 49 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_N_Mux_8_8_12_4:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_N_Mux_8_8_12_4.v".
xmvlog: *E,MNPDEC: Module name (fir_N_Mux_8_8_12_4) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v
module fir_Or_1Ux1U_1U_4 (
                       |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v,12|23): recompiling design unit worklib.fir_Or_1Ux1U_1U_4:v.
	First compiled from line 158 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_Or_1Ux1U_1U_4:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Or_1Ux1U_1U_4.v".
xmvlog: *E,MNPDEC: Module name (fir_Or_1Ux1U_1U_4) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
file: /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v
module fir_Xor_1Ux1U_1U_1 (
                        |
xmvlog: *W,RECOME (/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v,12|24): recompiling design unit worklib.fir_Xor_1Ux1U_1U_1:v.
	First compiled from line 166 of /home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v.
xmvlog: *E,DUPUNI: Unit "worklib.fir_Xor_1Ux1U_1U_1:v" multiply defined in files "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_8bit_netlist.v" and "/home/20200969/Estimation/validation/fir/fir_8bit/hdl/fir_Xor_1Ux1U_1U_1.v".
xmvlog: *E,MNPDEC: Module name (fir_Xor_1Ux1U_1U_1) previously declared. Use -ALLOWREDEFINITION option for duplicate module names.
xrun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	xrun	19.03-s013: Exiting on Oct 24, 2022 at 18:16:33 CEST  (total: 00:00:01)
