// Seed: 382551747
module module_0 (
    output supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output uwire id_3
);
  assign module_1.id_2 = 0;
  logic id_5 = id_2, id_6;
  assign id_0 = 1'h0;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output wor   id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  initial begin : LABEL_0
    id_0 <= id_4;
    disable id_7;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8 = -1;
endmodule
