# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--binary --trace -Wno-TIMESCALEMOD -Wno-WIDTHEXPAND -DSYNTHESIS --timing -j 0 --top-module i2s_clock_gen_tb_verilator -Mdir obj_dir sim/i2s_clock_gen_tb_verilator.sv digital/all_files/i2s_clock_gen.sv"
S  10993608 11799820  1760371953     1795822  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12732024  1760371953    20795743  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S      6914 27428055  1761218846   199427796  1761218846   199427796 "digital/all_files/i2s_clock_gen.sv"
T      6134 27266614  1761220388   969016408  1761220388   969016408 "obj_dir/Vi2s_clock_gen_tb_verilator.cpp"
T      3471 27266615  1761220388   968941909  1761220388   968941909 "obj_dir/Vi2s_clock_gen_tb_verilator.h"
T      1866 27266616  1761220388   970447664  1761220388   970447664 "obj_dir/Vi2s_clock_gen_tb_verilator.mk"
T      1147 27266620  1761220388   968884693  1761220388   968884693 "obj_dir/Vi2s_clock_gen_tb_verilator__ConstPool_0.cpp"
T      2421 27266621  1761220388   968676785  1761220388   968676785 "obj_dir/Vi2s_clock_gen_tb_verilator__Syms.cpp"
T      1914 27266622  1761220388   968820673  1761220388   968820673 "obj_dir/Vi2s_clock_gen_tb_verilator__Syms.h"
T       359 27266121  1761220388   969695813  1761220388   969695813 "obj_dir/Vi2s_clock_gen_tb_verilator__TraceDecls__0__Slow.cpp"
T      5401 27266106  1761220388   969495691  1761220388   969495691 "obj_dir/Vi2s_clock_gen_tb_verilator__Trace__0.cpp"
T     19172 27266104  1761220388   969695813  1761220388   969695813 "obj_dir/Vi2s_clock_gen_tb_verilator__Trace__0__Slow.cpp"
T      3593 27266623  1761220388   969142172  1761220388   969142172 "obj_dir/Vi2s_clock_gen_tb_verilator___024root.h"
T     37715 27266624  1761220388   969695813  1761220388   969695813 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h18c16e5c__0.cpp"
T      1004 27266836  1761220388   969552897  1761220388   969552897 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h18c16e5c__0__Slow.cpp"
T      9272 27266837  1761220388   970246379  1761220388   970246379 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h59c1f88c__0.cpp"
T      6553 27266861  1761220388   969695813  1761220388   969695813 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__DepSet_h59c1f88c__0__Slow.cpp"
T       954 27266862  1761220388   969377611  1761220388   969377611 "obj_dir/Vi2s_clock_gen_tb_verilator___024root__Slow.cpp"
T      1060 27266863  1761220388   970352596  1761220388   970352596 "obj_dir/Vi2s_clock_gen_tb_verilator__main.cpp"
T       799 27266864  1761220388   969072783  1761220388   969072783 "obj_dir/Vi2s_clock_gen_tb_verilator__pch.h"
T      1171 27266866  1761220388   970447664  1761220388   970447664 "obj_dir/Vi2s_clock_gen_tb_verilator__ver.d"
T         0        0  1761220388   970447664  1761220388   970447664 "obj_dir/Vi2s_clock_gen_tb_verilator__verFiles.dat"
T      2065 27266875  1761220388   970398873  1761220388   970398873 "obj_dir/Vi2s_clock_gen_tb_verilator_classes.mk"
S     15492 27427250  1761034576   355357913  1761034576   355357913 "sim/i2s_clock_gen_tb_verilator.sv"
