#======================================================
#  Global Parameters
#======================================================
set DESIGN "HT_TOP"
set CYCLE 20.0
set INPUT_DLY [expr 0.5*$CYCLE]
set OUTPUT_DLY [expr 0.5*$CYCLE]

#======================================================
#  Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
analyze -f sverilog $DESIGN\.v 
analyze -f sverilog SORT_IP.v
elaborate $DESIGN 

# (B-2) read_sverilog
#read_sverilog $DESIGN\.v

# (B-3) set current design
current_design $DESIGN 
link

#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
# set_operating_conditions -max WCCOM -min BCCOM ; #?
# set_wire_load_model -name umc18_wl10 -library slow

#======================================================
#  Set Design Constraints
#======================================================
# (D-1) Setting Clock Constraints
create_clock -name "clk" -period $CYCLE clk
set_dont_touch_network             [get_clocks clk] ; #?
set_fix_hold                       [get_clocks clk] ; #?
set_clock_uncertainty       0.1    [get_clocks clk] ; #?
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
set_input_transition        0.5    [all_inputs] ; #?
set_clock_transition        0.1    [all_clocks] ; #?

# (D-2) Setting in/out Constraints
# from previous lab
set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
# from pdf & 2023Spring 
# set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
# set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
# set_input_delay 0 -clock clk clk
# set_input_delay 0 -clock clk rst_n

set_load 0.05 [all_outputs]

# (D-4) Setting DRC Constraint
#set_max_delay           0     ; # Optimize delay max effort                 
#set_max_area            0      ; # Optimize area max effort           
set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  #?
set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value #?
set_max_fanout          10      [all_inputs] ; #?
# set_dont_use slow/JKFF*
#set_dont_touch [get_cells core_reg_macro]
#set hdlin_ff_always_sync_set_reset true

# set_dont_use slow/JKFF*

# (D-5) Report Clock skew
report_clock -skew clk
check_timing

#======================================================
#  Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
set_fix_hold [all_clocks]
compile_ultra
#uniquify
#compile

#======================================================
#  Output Reports 
#======================================================
# report_design  >  Report/$DESIGN\.design
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
# report_power > Report/$DESIGN\.power
# report_clock > Report/$DESIGN\.clock
# report_port >  Report/$DESIGN\.port
# report_power >  Report/$DESIGN\.power
# report_reference > Report/$DESIGN\.reference

#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
set bus_naming_style "%s\[%d\]"
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule

#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
write_sdc Netlist/$DESIGN\_SYN.sdc

#======================================================
#  Finish and Quit
#======================================================
report_area -designware -hierarchy
report_area
report_timing 

exit