l1 cache : 16 + 16 & nbsp ; kb ( data + instructions ) l2 cache : 512 & nbsp ; kb external chip on cpu module running at 100 % of cpu speed socket : socket 8 front-side bus : 60 or 66 & nbsp ; mhz , gtl+ vcore : 3.1–3.3 & nbsp ; v ( has on-board voltage regulator ) fabrication : 0.25 & nbsp ; μm based on the deschutes-generation pentium ii first release : 1998 supports mmx technology the sspec number sl2ke denotes a pentium ii overdrive sold with an integrated heatsink/fan combination for socket 8 package : bga1 , mmc-1 , mmc-2 , μpga1 ppga-b615 mmx front-side bus : 66 , 100 & nbsp ; mhz , gtl+ vcore : 1.5 , 1.55 , 1.6 , 2.0 & nbsp ; v process : 0.25 ; 0.18 ( 400 mhz ) & nbsp ; μm cmos first release : january 25 , 1999 clockrate : 266 , 300 , 333 , 366 , 400 & nbsp ; mhz containing 27.4 million transistors die size ( semiconductor chip ) is 10.36 & nbsp ; mm x 17.36 & nbsp ; mm 179.8496 & nbsp ; mm 2 listing of various pii , piii , and celeron alphanumeric model designations cpu-info : intel pentium ii , indepth processor history construction analysis : intel 266mhz 32-bit pentium ii ( klamath ) processor , integrated circuit engineering corporation intel datasheets pentium ii ( klamath ) pentium ii ( deschutes ) mobile pentium ii ( tonga ) mobile pentium ii in micro-pga and bga packages ( dixon ) however , its associativity was increased to 16-way ( compared to 4-way on the pentium pro ) and its size was always 512 & nbsp ; kb , twice of the smallest option of 256 & nbsp ; kb on the pentium pro combining the deschutes core in a flip-chip package with a 512 & nbsp ; kb full-speed l2 cache chip from the pentium ii xeon into a socket 8-compatible module resulted in a 300 or 333 & nbsp ; mhz processor that could run on a 60 or 66 & nbsp ; mhz front side bus later , in 1999 , the 0.25 ; 0.18 ( 400 & nbsp ; mhz ) μm dixon core with 256 & nbsp ; kb of on-die full speed cache was produced for the mobile market versions were produced with 512 & nbsp ; kb , 1 & nbsp ; mb or 2 & nbsp ; mb l2 caches by varying the number of 512 & nbsp ; kb chips incorporated on the board to compensate for the slower l2 cache , the pentium ii featured 32 & nbsp ; kb of l1 cache , double that of the pentium pro , as well as 4 write buffers ( vs mobile pentium ii pe ( '' performance enhanced '' ) l1 cache : 16 + 16 & nbsp ; kb ( data + instructions ) l2 cache : 256 & nbsp ; kb , on-die , full speed packaging : slot 1 module mmx front-side bus : 66 , 100 & nbsp ; mhz , gtl+ vcore : 2.0 & nbsp ; v process : 0.25 & nbsp ; μm cmos first release : january 26 , 1998 clockrate : 266–450 & nbsp ; mhz 66 & nbsp ; mhz fsb : 266 , 300 , 333 & nbsp ; mhz 100 & nbsp ; mhz fsb : 350 , 400 , 450 & nbsp ; mhz overclockers , upon learning of this , purchased the units in question and ran them well over 500 & nbsp ; mhz ; most notably , when overclocking , the final batch of '' 333 mhz '' cpus were capable of speeds much higher than cpus sold at 350 , 400 , or 450 & nbsp ; mhz replacing the aged 66 & nbsp ; mhz fsb , which had been on the market since 1993 , the 100 & nbsp ; mhz fsb resulted in solid performance improvements for the pentium ii lineup packaging : slot 1 module mmx front-side bus : 66 & nbsp ; mhz , gtl+ vcore : 2.8 & nbsp ; v process : 0.35 & nbsp ; μm cmos first release : may 7 , 1997 clockrate : 233 , 266 , 300 & nbsp ; mhz wayback machine archive of heise , accessed june 17 , 2009 the later '' dixon '' mobile pentium ii would emulate this combination with 256 & nbsp ; kb of full-speed cache on july 14 , 1997 , intel announced a version of the pentium ii klamath with 2× 72-bit ecc l2 cache for entry-level servers , as opposed to the 2× 64-bit non-ecc l2 cache on regular models mobile pentium ii l1 cache : 16 + 16 & nbsp ; kb ( data + instructions ) l2 cache : 512 & nbsp ; kb , as external chips on the cpu module clocked at half the cpu frequency package : mmc-1 , mmc-2 , mini-cartridge mmx front side bus : 66 & nbsp ; mhz , gtl+ vcore : 1.6 & nbsp ; v process : 0.25 & nbsp ; μm cmos first release : april 2 , 1998 clockrate : 233 , 266 , 300 & nbsp ; mhz the deschutes core pentium ii ( 80523 ) , which debuted at 333 & nbsp ; mhz in january 1998 , was produced with a 0.25 μm process and has a significantly lower power draw 