Analysis & Synthesis report for DE0_CV_Default
Wed Oct 30 14:06:14 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|state
 11. State Machine - |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1
 18. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component
 19. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated
 20. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p
 21. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p
 22. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram
 23. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp
 24. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12
 25. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp
 26. Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15
 27. Source assignments for MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated
 28. Parameter Settings for User Entity Instance: Top-level Entity: |Computador
 29. Parameter Settings for User Entity Instance: PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
 30. Parameter Settings for User Entity Instance: ROM32K:ROM|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD
 32. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component
 33. Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0
 36. altsyncram Parameter Settings by Entity Instance
 37. dcfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Register16:REG"
 39. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst"
 40. Port Connectivity Checks: "MemoryIO:MEMORY_MAPED"
 41. Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Register16:Reg"
 42. Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Mux16:Mux2"
 43. Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc"
 44. Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn"
 45. Port Connectivity Checks: "CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0|FlipFlopD:c2"
 46. Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add16"
 47. Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add1"
 48. In-System Memory Content Editor Settings
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 30 14:06:14 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE0_CV_Default                              ;
; Top-level Entity Name           ; Computador                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 533                                         ;
; Total pins                      ; 44                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 679,954                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Computador         ; DE0_CV_Default     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; State Machine Processing                                                        ; One-Hot            ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/rtl/Dispositivos/PLL/PLL.vhd                                ; yes             ; User Wizard-Generated File                   ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd                                           ; PLL         ;
; ../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v                         ; yes             ; User Verilog HDL File                        ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v                                    ; PLL         ;
; ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd                ; yes             ; User Wizard-Generated File                   ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd                           ;             ;
; ../src/rtl/Dispositivos/Screen/Screen.vhd                          ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd                                     ;             ;
; ../src/rtl/Dispositivos/Screen/ILI9341.vhd                         ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd                                    ;             ;
; ../src/rtl/Dispositivos/ROM/ROM32K.vhd                             ; yes             ; User Wizard-Generated File                   ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd                                        ;             ;
; ../src/rtl/Dispositivos/RAM/RAM16K.vhd                             ; yes             ; User Wizard-Generated File                   ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd                                        ;             ;
; ../src/rtl/MemoryIO.vhd                                            ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd                                                       ;             ;
; ../src/rtl/CPU.vhd                                                 ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd                                                            ;             ;
; ../src/rtl/ControlUnit.vhd                                         ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/ControlUnit.vhd                                                    ;             ;
; ../src/rtl/Computador.vhd                                          ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd                                                     ;             ;
; ../../E-LogicaSequencial/src/rtl/Register64.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd                                               ;             ;
; ../../E-LogicaSequencial/src/rtl/Register32.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd                                               ;             ;
; ../../E-LogicaSequencial/src/rtl/Register16.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd                                               ;             ;
; ../../E-LogicaSequencial/src/rtl/Register8.vhd                     ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd                                                ;             ;
; ../../E-LogicaSequencial/src/rtl/Ram512.vhd                        ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd                                                   ;             ;
; ../../E-LogicaSequencial/src/rtl/Ram64.vhd                         ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd                                                    ;             ;
; ../../E-LogicaSequencial/src/rtl/Ram8.vhd                          ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd                                                     ;             ;
; ../../E-LogicaSequencial/src/rtl/Ram4K.vhd                         ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd                                                    ;             ;
; ../../E-LogicaSequencial/src/rtl/PC.vhd                            ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/PC.vhd                                                       ;             ;
; ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd                     ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd                                                ;             ;
; ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd                   ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd                                              ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd              ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd                                         ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd             ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd                                        ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd                  ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd                                             ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd              ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd                                         ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd              ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd                                         ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd           ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd                                      ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd                                               ;             ;
; ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd                  ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd                                             ;             ;
; ../../C-LogicaCombinacional/src/rtl/Or16.vhd                       ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd                                                  ;             ;
; ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd                     ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd                                                ;             ;
; ../../C-LogicaCombinacional/src/rtl/Not16.vhd                      ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd                                                 ;             ;
; ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd                                               ;             ;
; ../../C-LogicaCombinacional/src/rtl/Nand.vhd                       ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd                                                  ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux16.vhd                      ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd                                                 ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd                  ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd                                             ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd                                               ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd                  ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd                                             ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd                                               ;             ;
; ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd                    ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd                                               ;             ;
; ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd                   ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd                                              ;             ;
; ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd                   ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd                                              ;             ;
; ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd                   ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd                                              ;             ;
; ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd            ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd                                       ;             ;
; ../../C-LogicaCombinacional/src/rtl/And16.vhd                      ; yes             ; User VHDL File                               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd                                                 ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                       ;             ;
; db/altsyncram_3i34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf                                             ;             ;
; db/altsyncram_3943.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf                                             ;             ;
; tmpROM.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/tmpROM.mif                                                         ;             ;
; db/decode_7la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_7la.tdf                                                  ;             ;
; db/decode_01a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_01a.tdf                                                  ;             ;
; db/mux_8hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/mux_8hb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                  ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                       ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                     ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                  ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                ;             ;
; db/dcfifo_qol1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf                                                 ;             ;
; db/a_graycounter_oh6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/a_graycounter_oh6.tdf                                           ;             ;
; db/a_graycounter_kvb.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/a_graycounter_kvb.tdf                                           ;             ;
; db/altsyncram_4la1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf                                             ;             ;
; db/alt_synch_pipe_sal.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf                                          ;             ;
; db/dffpipe_d09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dffpipe_d09.tdf                                                 ;             ;
; db/alt_synch_pipe_tal.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf                                          ;             ;
; db/dffpipe_e09.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dffpipe_e09.tdf                                                 ;             ;
; db/cmpr_c06.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/cmpr_c06.tdf                                                    ;             ;
; db/altsyncram_fn14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_5la.tdf                                                  ;             ;
; db/decode_u0a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_u0a.tdf                                                  ;             ;
; db/mux_4hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/mux_4hb.tdf                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ; altera_sld  ;
; db/ip/sld81ef7864/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;             ;
; db/lpm_divide_jbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/lpm_divide_jbm.tdf                                              ;             ;
; db/sign_div_unsign_plh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/sign_div_unsign_plh.tdf                                         ;             ;
; db/alt_u_div_ove.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_u_div_ove.tdf                                               ;             ;
; db/lpm_divide_65m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/lpm_divide_65m.tdf                                              ;             ;
; db/sign_div_unsign_9nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/sign_div_unsign_9nh.tdf                                         ;             ;
; db/alt_u_div_o2f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_u_div_o2f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 641                                                                            ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 1063                                                                           ;
;     -- 7 input functions                    ; 3                                                                              ;
;     -- 6 input functions                    ; 195                                                                            ;
;     -- 5 input functions                    ; 109                                                                            ;
;     -- 4 input functions                    ; 185                                                                            ;
;     -- <=3 input functions                  ; 571                                                                            ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 533                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 44                                                                             ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 679954                                                                         ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 2                                                                              ;
;     -- PLLs                                 ; 2                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 376                                                                            ;
; Total fan-out                               ; 8288                                                                           ;
; Average fan-out                             ; 4.54                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Computador                                                                                                                             ; 1063 (3)            ; 533 (0)                   ; 679954            ; 0          ; 44   ; 0            ; |Computador                                                                                                                                                                                                                                                                                                                                            ; Computador                        ; work         ;
;    |CPU:MAIN_CPU|                                                                                                                       ; 128 (0)             ; 63 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU                                                                                                                                                                                                                                                                                                                               ; CPU                               ; work         ;
;       |ALU:ULA|                                                                                                                         ; 101 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |Add16:somador|                                                                                                                ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador                                                                                                                                                                                                                                                                                                         ; Add16                             ; work         ;
;             |FullAdder:add10|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add10                                                                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |FullAdder:add11|                                                                                                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add11                                                                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |FullAdder:add12|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add12                                                                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |FullAdder:add13|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add13                                                                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |FullAdder:add15|                                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add15                                                                                                                                                                                                                                                                                         ; FullAdder                         ; work         ;
;             |FullAdder:add2|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add2                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add3|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add3                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add4|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add4                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add5|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add5                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add6|                                                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add6                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add7|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add7                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add8|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add8                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;             |FullAdder:add9|                                                                                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add9                                                                                                                                                                                                                                                                                          ; FullAdder                         ; work         ;
;          |comparador16:comparadorzr|                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|comparador16:comparadorzr                                                                                                                                                                                                                                                                                             ; comparador16                      ; work         ;
;          |inversor16:inversor|                                                                                                          ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:inversor                                                                                                                                                                                                                                                                                                   ; inversor16                        ; work         ;
;          |inversor16:negadorx|                                                                                                          ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:negadorx                                                                                                                                                                                                                                                                                                   ; inversor16                        ; work         ;
;          |inversor16:negadory|                                                                                                          ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:negadory                                                                                                                                                                                                                                                                                                   ; inversor16                        ; work         ;
;       |ControlUnit:c_unit|                                                                                                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|ControlUnit:c_unit                                                                                                                                                                                                                                                                                                            ; ControlUnit                       ; work         ;
;       |PC:PCn|                                                                                                                          ; 18 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn                                                                                                                                                                                                                                                                                                                        ; PC                                ; work         ;
;          |Inc16:Inc|                                                                                                                    ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc                                                                                                                                                                                                                                                                                                              ; Inc16                             ; work         ;
;             |Add16:inc|                                                                                                                 ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc                                                                                                                                                                                                                                                                                                    ; Add16                             ; work         ;
;                |FullAdder:add10|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add10                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add11|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add11                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add12|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add12                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add13|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add13                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add14|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add14                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add15|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add15                                                                                                                                                                                                                                                                                    ; FullAdder                         ; work         ;
;                |FullAdder:add2|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add2                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add3|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add3                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add4|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add4                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add5|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add5                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add6|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add6                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add7|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add7                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add8|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add8                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;                |FullAdder:add9|                                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc|FullAdder:add9                                                                                                                                                                                                                                                                                     ; FullAdder                         ; work         ;
;          |Register16:Reg|                                                                                                               ; 1 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg                                                                                                                                                                                                                                                                                                         ; Register16                        ; work         ;
;             |Register8:r1|                                                                                                              ; 0 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1                                                                                                                                                                                                                                                                                            ; Register8                         ; work         ;
;                |BinaryDigit:r0|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r0                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r1|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r1                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r2|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r2                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r3|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r3                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r4|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r4                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r5|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r5                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r6|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r6                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;             |Register8:r2|                                                                                                              ; 1 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2                                                                                                                                                                                                                                                                                            ; Register8                         ; work         ;
;                |BinaryDigit:r0|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r0                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r1|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r1                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r2|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r2                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r3|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r3                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r4|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r4                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r5|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r5                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r6|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r6                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;                |BinaryDigit:r7|                                                                                                         ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r7                                                                                                                                                                                                                                                                             ; BinaryDigit                       ; work         ;
;                   |FlipFlopD:c2|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r2|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                ; FlipFlopD                         ; work         ;
;       |Register16:regA|                                                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA                                                                                                                                                                                                                                                                                                               ; Register16                        ; work         ;
;          |Register8:r1|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r1|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;          |Register8:r2|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regA|Register8:r2|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;       |Register16:regD|                                                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD                                                                                                                                                                                                                                                                                                               ; Register16                        ; work         ;
;          |Register8:r1|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r1|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;          |Register8:r2|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regD|Register8:r2|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;       |Register16:regS|                                                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS                                                                                                                                                                                                                                                                                                               ; Register16                        ; work         ;
;          |Register8:r1|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;          |Register8:r2|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2                                                                                                                                                                                                                                                                                                  ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r0                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r1                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r2                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r3                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r4                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r5                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r6                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r7                                                                                                                                                                                                                                                                                   ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|CPU:MAIN_CPU|Register16:regS|Register8:r2|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                                      ; FlipFlopD                         ; work         ;
;    |MemoryIO:MEMORY_MAPED|                                                                                                              ; 739 (1)             ; 321 (0)                   ; 385024            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED                                                                                                                                                                                                                                                                                                                      ; MemoryIO                          ; work         ;
;       |RAM16K:RAM|                                                                                                                      ; 2 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM                                                                                                                                                                                                                                                                                                           ; RAM16K                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 2 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_fn14:auto_generated|                                                                                            ; 2 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated                                                                                                                                                                                                                                            ; altsyncram_fn14                   ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_5la:decode3                                                                                                                                                                                                                         ; decode_5la                        ; work         ;
;       |Register16:REG|                                                                                                                  ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG                                                                                                                                                                                                                                                                                                       ; Register16                        ; work         ;
;          |Register8:r1|                                                                                                                 ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r1                                                                                                                                                                                                                                                                                          ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r1|BinaryDigit:r0                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r1|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r1|BinaryDigit:r1                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r1|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;          |Register8:r2|                                                                                                                 ; 0 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2                                                                                                                                                                                                                                                                                          ; Register8                         ; work         ;
;             |BinaryDigit:r0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r0                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r0|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r1|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r1                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r1|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r2|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r2                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r2|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r3|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r3                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r3|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r4|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r4                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r4|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r5|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r5                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r5|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r6|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r6                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r6|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;             |BinaryDigit:r7|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r7                                                                                                                                                                                                                                                                           ; BinaryDigit                       ; work         ;
;                |FlipFlopD:c2|                                                                                                           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Register16:REG|Register8:r2|BinaryDigit:r7|FlipFlopD:c2                                                                                                                                                                                                                                                              ; FlipFlopD                         ; work         ;
;       |Screen:screenportmap|                                                                                                            ; 736 (108)           ; 309 (70)                  ; 122880            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap                                                                                                                                                                                                                                                                                                 ; Screen                            ; work         ;
;          |FIFO16x4096:FIFO16x4096_inst|                                                                                                 ; 58 (0)              ; 125 (0)                   ; 122880            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst                                                                                                                                                                                                                                                                    ; FIFO16x4096                       ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 58 (0)              ; 125 (0)                   ; 122880            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_qol1:auto_generated|                                                                                             ; 58 (7)              ; 125 (39)                  ; 122880            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated                                                                                                                                                                                                                 ; dcfifo_qol1                       ; work         ;
;                   |a_graycounter_kvb:wrptr_g1p|                                                                                         ; 19 (19)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p                                                                                                                                                                                     ; a_graycounter_kvb                 ; work         ;
;                   |a_graycounter_oh6:rdptr_g1p|                                                                                         ; 21 (21)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p                                                                                                                                                                                     ; a_graycounter_oh6                 ; work         ;
;                   |alt_synch_pipe_sal:rs_dgwp|                                                                                          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp                                                                                                                                                                                      ; alt_synch_pipe_sal                ; work         ;
;                      |dffpipe_d09:dffpipe12|                                                                                            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12                                                                                                                                                                ; dffpipe_d09                       ; work         ;
;                   |alt_synch_pipe_tal:ws_dgrp|                                                                                          ; 0 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp                                                                                                                                                                                      ; alt_synch_pipe_tal                ; work         ;
;                      |dffpipe_e09:dffpipe15|                                                                                            ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15                                                                                                                                                                ; dffpipe_e09                       ; work         ;
;                   |altsyncram_4la1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 122880            ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram                                                                                                                                                                                        ; altsyncram_4la1                   ; work         ;
;                   |cmpr_c06:rdempty_eq_comp|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:rdempty_eq_comp                                                                                                                                                                                        ; cmpr_c06                          ; work         ;
;                   |cmpr_c06:wrfull_eq_comp|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:wrfull_eq_comp                                                                                                                                                                                         ; cmpr_c06                          ; work         ;
;          |ILI9341:LCD|                                                                                                                  ; 212 (212)           ; 114 (114)                 ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD                                                                                                                                                                                                                                                                                     ; ILI9341                           ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;             |lpm_divide_jbm:auto_generated|                                                                                             ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_jbm                    ; work         ;
;                |sign_div_unsign_plh:divider|                                                                                            ; 128 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                       ; sign_div_unsign_plh               ; work         ;
;                   |alt_u_div_ove:divider|                                                                                               ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                                                                                                 ; alt_u_div_ove                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0                                                                                                                                                                                                                                                                                 ; lpm_divide                        ; work         ;
;             |lpm_divide_65m:auto_generated|                                                                                             ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                   ; lpm_divide_65m                    ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                            ; 230 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                       ; sign_div_unsign_9nh               ; work         ;
;                   |alt_u_div_o2f:divider|                                                                                               ; 230 (230)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                 ; alt_u_div_o2f                     ; work         ;
;    |PLL:\PLL_RTL:PLL_inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|PLL:\PLL_RTL:PLL_inst                                                                                                                                                                                                                                                                                                                      ; PLL                               ; pll          ;
;       |PLL_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst                                                                                                                                                                                                                                                                                                    ; PLL_0002                          ; PLL          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                            ; altera_pll                        ; work         ;
;    |ROM32K:ROM|                                                                                                                         ; 95 (0)              ; 62 (0)                    ; 294930            ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM                                                                                                                                                                                                                                                                                                                                 ; ROM32K                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 95 (0)              ; 62 (0)                    ; 294930            ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3i34:auto_generated|                                                                                               ; 95 (0)              ; 62 (0)                    ; 294930            ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3i34                   ; work         ;
;             |altsyncram_3943:altsyncram1|                                                                                               ; 26 (0)              ; 6 (6)                     ; 294930            ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_3943                   ; work         ;
;                |decode_01a:rden_decode_a|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_01a:rden_decode_a                                                                                                                                                                                                             ; decode_01a                        ; work         ;
;                |decode_01a:rden_decode_b|                                                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_01a:rden_decode_b                                                                                                                                                                                                             ; decode_01a                        ; work         ;
;                |decode_7la:decode5|                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_7la:decode5                                                                                                                                                                                                                   ; decode_7la                        ; work         ;
;                |mux_8hb:mux6|                                                                                                           ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|mux_8hb:mux6                                                                                                                                                                                                                         ; mux_8hb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 69 (52)             ; 56 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (64)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Single Port      ; 16384        ; 16           ; --           ; --           ; 262144 ; None       ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None       ;
; ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|ALTSYNCRAM                                               ; AUTO ; True Dual Port   ; 16385        ; 18           ; 16385        ; 18           ; 294930 ; tmpROM.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |Computador|PLL:\PLL_RTL:PLL_inst                                                                                                                                                                                                                                               ; ../src/rtl/Dispositivos/PLL/PLL.vhd ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|state            ;
+------------------+-----------------+------------------+--------------+------------------+
; Name             ; state.s_pxWrite ; state.s_pxUpdate ; state.s_load ; state.s_waitData ;
+------------------+-----------------+------------------+--------------+------------------+
; state.s_waitData ; 0               ; 0                ; 0            ; 0                ;
; state.s_load     ; 0               ; 0                ; 1            ; 1                ;
; state.s_pxUpdate ; 0               ; 1                ; 0            ; 1                ;
; state.s_pxWrite  ; 1               ; 0                ; 0            ; 1                ;
+------------------+-----------------+------------------+--------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state                                                                                                                                                                                                                                                                                                ;
+------------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+-----------+----------+-----------+----------+-----------+----------+-----------+----------+----------+----------+----------+----------+----------+-----------+-----------+----------+----------+----------+----------+
; Name       ; state.s15d ; state.s15 ; state.s14d ; state.s14 ; state.s13d ; state.s13 ; state.s12d ; state.s12 ; state.s11d ; state.s11 ; state.s10d ; state.s10 ; state.s9d ; state.s9 ; state.s8d ; state.s8 ; state.s7d ; state.s7 ; state.s6d ; state.s6 ; state.s5 ; state.s4 ; state.c3 ; state.c2 ; state.c1 ; state.s3m ; state.s3n ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+------------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+-----------+----------+-----------+----------+-----------+----------+-----------+----------+----------+----------+----------+----------+----------+-----------+-----------+----------+----------+----------+----------+
; state.s0   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ;
; state.s1   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 1        ; 1        ;
; state.s2   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 1        ; 0        ; 1        ;
; state.s3   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 1        ; 0        ; 0        ; 1        ;
; state.s3n  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 1         ; 0        ; 0        ; 0        ; 1        ;
; state.s3m  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.c1   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.c2   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.c3   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s4   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s5   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s6   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s6d  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s7   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 1        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s7d  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 1         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s8   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 1        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s8d  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 1         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s9   ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 1        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s9d  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 1         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s10  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 1         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s10d ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 1          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s11  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 1         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s11d ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 1          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s12  ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 1         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s12d ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 1          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s13  ; 0          ; 0         ; 0          ; 0         ; 0          ; 1         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s13d ; 0          ; 0         ; 0          ; 0         ; 1          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s14  ; 0          ; 0         ; 0          ; 1         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s14d ; 0          ; 0         ; 1          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s15  ; 0          ; 1         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; state.s15d ; 1          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0          ; 0         ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
+------------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+------------+-----------+-----------+----------+-----------+----------+-----------+----------+-----------+----------+----------+----------+----------+----------+----------+-----------+-----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[12] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[12] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[12] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[12] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 52                                                                                                                                               ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                     ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                                              ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[1..5,8,13,22,27..30] ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[0]  ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[21,24..26]           ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[11] ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[7,15,20,23]          ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[12] ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[6]                   ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[14] ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|PX_COLOR[1..15]                           ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|PX_COLOR[0]              ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|PX_X[15]                                  ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|PX_X[14]                 ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[17,18]               ; Merged with MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[16] ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[0]                   ; Stuck at GND due to stuck port data_in                                          ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state.s4                      ; Lost fanout                                                                     ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state.s15                     ; Lost fanout                                                                     ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state.s15d                    ; Lost fanout                                                                     ;
; Total Number of Removed Registers = 43                                               ;                                                                                 ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 533   ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 262   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|LCD_WR_N                                                                                                                                                                                                                                                                 ; 2       ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p|counter5a0                                                                                                                                                               ; 9       ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p|parity6                                                                                                                                                                  ; 6       ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p|counter8a0                                                                                                                                                               ; 7       ;
; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p|parity9                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 7                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|counterClear[16]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|cnt[2]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                                                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Computador|CPU:MAIN_CPU|PC:PCn|Register16:Reg|Register8:r1|BinaryDigit:r5|FlipFlopD:c2|q                                                                                                                                                                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|counter[23]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; Yes        ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|DELAY_MS[10]                                                                                                                                                                                                                                                                                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|LCD_D[15]~reg0                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|LCD_D[9]~reg0                                                                                                                                                                                                                                                                                     ;
; 83:1               ; 5 bits    ; 275 LEs       ; 240 LEs              ; 35 LEs                 ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|LCD_D[3]~reg0                                                                                                                                                                                                                                                                                     ;
; 84:1               ; 2 bits    ; 112 LEs       ; 90 LEs               ; 22 LEs                 ; Yes        ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|LCD_D[1]~reg0                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Computador|MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD|state                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |Computador|ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|mux_8hb:mux6|result_node[15]                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:inversor|y[9]                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:negadorx|y[10]                                                                                                                                                                                                                                                                                                           ;
; 12:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:negadory|y[13]                                                                                                                                                                                                                                                                                                           ;
; 12:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Computador|CPU:MAIN_CPU|ALU:ULA|inversor16:negadory|y[3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Computador|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Computador ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; IS_SIMULATION  ; '0'   ; Enumerated                                        ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                               ;
; operation_mode                       ; direct                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM32K:ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 18                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 16385                ; Signed Integer              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; tmpROM.mif           ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_3i34      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD ;
+----------------+-----------+------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                   ;
+----------------+-----------+------------------------------------------------------------------------+
; clk_freq       ; 100000000 ; Signed Integer                                                         ;
+----------------+-----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 12          ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_qol1 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tmpRAM.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_fn14      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                           ;
; LPM_WIDTHD             ; 5              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                                           ;
; LPM_WIDTHD             ; 14             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                ;
; Entity Instance                           ; ROM32K:ROM|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 18                                                               ;
;     -- NUMWORDS_A                         ; 16385                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                               ;
;     -- NUMWORDS_A                         ; 16384                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                               ;
; Entity Instance            ; MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                              ;
;     -- LPM_NUMWORDS        ; 4096                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Register16:REG"                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryIO:MEMORY_MAPED"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_on ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Register16:Reg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Mux16:Mux2" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; b    ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn|Inc16:Inc|Add16:inc" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; b[15..1] ; Input ; Info     ; Stuck at GND                          ;
; b[0]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|PC:PCn"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; increment  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; output[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0|FlipFlopD:c2" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; clear  ; Input ; Info     ; Stuck at GND                                                          ;
; preset ; Input ; Info     ; Stuck at GND                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add16"                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; vaium ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add1" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c    ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; ROM         ; 18    ; 16385 ; Read/Write ; ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 446                         ;
;     CLR               ; 6                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 140                         ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 106                         ;
;     SCLR SLD          ; 15                          ;
;     SLD               ; 3                           ;
;     plain             ; 113                         ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 966                         ;
;     arith             ; 305                         ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 124                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 48                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 646                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 145                         ;
;         3 data inputs ; 104                         ;
;         4 data inputs ; 122                         ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 180                         ;
;     shared            ; 12                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
; boundary_port         ; 71                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 116                         ;
;                       ;                             ;
; Max LUT depth         ; 22.60                       ;
; Average LUT depth     ; 8.30                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 87                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 98                                       ;
;     normal            ; 98                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 24                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 15                                       ;
; boundary_port         ; 103                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.43                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct 30 14:05:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file ../tests/TesteDisplay.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd
    Info (12022): Found design unit 1: PLL-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 21
    Info (12023): Found entity 1: PLL File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v
    Info (12023): Found entity 1: PLL_0002 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd
    Info (12022): Found design unit 1: fifo16x4096-SYN File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 58
    Info (12023): Found entity 1: FIFO16x4096 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd
    Info (12022): Found design unit 1: Screen-logic File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 31
    Info (12023): Found entity 1: Screen File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd
    Info (12022): Found design unit 1: ILI9341-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 57
    Info (12023): Found entity 1: ILI9341 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd
    Info (12022): Found design unit 1: rom32k-SYN File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 52
    Info (12023): Found entity 1: ROM32K File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd
    Info (12022): Found design unit 1: ram16k-SYN File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 55
    Info (12023): Found entity 1: RAM16K File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd
    Info (12022): Found design unit 1: MemoryIO-logic File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 36
    Info (12023): Found entity 1: MemoryIO File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd
    Info (12022): Found design unit 1: CPU-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 22
    Info (12023): Found entity 1: CPU File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/ControlUnit.vhd
    Info (12022): Found design unit 1: ControlUnit-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 25
    Info (12023): Found entity 1: ControlUnit File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd
    Info (12022): Found design unit 1: Computador-logic File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 42
    Info (12023): Found entity 1: Computador File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
    Info (12022): Found design unit 1: Register64-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 17
    Info (12023): Found entity 1: Register64 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
    Info (12022): Found design unit 1: Register32-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 17
    Info (12023): Found entity 1: Register32 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
    Info (12022): Found design unit 1: Register16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 17
    Info (12023): Found entity 1: Register16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
    Info (12022): Found design unit 1: Register8-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 17
    Info (12023): Found entity 1: Register8 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
    Info (12022): Found design unit 1: Ram512-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 18
    Info (12023): Found entity 1: Ram512 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
    Info (12022): Found design unit 1: Ram64-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 18
    Info (12023): Found entity 1: Ram64 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
    Info (12022): Found design unit 1: ram8-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 18
    Info (12023): Found entity 1: Ram8 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
    Info (12022): Found design unit 1: Ram4k-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 18
    Info (12023): Found entity 1: Ram4K File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
    Info (12022): Found design unit 1: PC-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 27
    Info (12023): Found entity 1: PC File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
    Info (12022): Found design unit 1: FlipFlopD-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 18
    Info (12023): Found entity 1: FlipFlopD File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
    Info (12022): Found design unit 1: BinaryDigit-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 17
    Info (12023): Found entity 1: BinaryDigit File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
    Info (12022): Found design unit 1: zerador16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 16
    Info (12023): Found entity 1: zerador16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
    Info (12022): Found design unit 1: inversor16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 16
    Info (12023): Found entity 1: inversor16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
    Info (12022): Found design unit 1: Inc16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 18
    Info (12023): Found entity 1: Inc16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
    Info (12022): Found design unit 1: HalfAdder-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 17
    Info (12023): Found entity 1: HalfAdder File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
    Info (12022): Found design unit 1: FullAdder-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 17
    Info (12023): Found entity 1: FullAdder File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
    Info (12022): Found design unit 1: comparador16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 16
    Info (12023): Found entity 1: comparador16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
    Info (12022): Found design unit 1: alu-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 44
    Info (12023): Found entity 1: ALU File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
    Info (12022): Found design unit 1: Add16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 19
    Info (12023): Found entity 1: Add16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
    Info (12022): Found design unit 1: Or3Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 12
    Info (12023): Found entity 1: Or3Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
    Info (12022): Found design unit 1: Or2Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 11
    Info (12023): Found entity 1: Or2Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
    Info (12022): Found design unit 1: Not16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 10
    Info (12023): Found entity 1: Not16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
    Info (12022): Found design unit 1: Nor8Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 17
    Info (12023): Found entity 1: Nor8Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
    Info (12022): Found design unit 1: nand_z01-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 12
    Info (12023): Found entity 1: nand_z01 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
    Info (12022): Found design unit 1: Mux16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 12
    Info (12023): Found entity 1: Mux16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
    Info (12022): Found design unit 1: Mux8Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 18
    Info (12023): Found entity 1: Mux8Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
    Info (12022): Found design unit 1: Mux4Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 14
    Info (12023): Found entity 1: Mux4Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
    Info (12022): Found design unit 1: Mux2Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 12
    Info (12023): Found entity 1: Mux2Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
    Info (12022): Found design unit 1: DMux8Way-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 18
    Info (12023): Found entity 1: DMux8Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
    Info (12022): Found design unit 1: DMux4Way-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 14
    Info (12023): Found entity 1: DMux4Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
    Info (12022): Found design unit 1: DMux2Way-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 12
    Info (12023): Found entity 1: DMux2Way File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 12
    Info (12023): Found entity 1: BarrelShifter16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd Line: 4
Warning (12019): Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
    Info (12022): Found design unit 1: And16-arch File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 11
    Info (12023): Found entity 1: And16 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd Line: 4
Info (12127): Elaborating entity "Computador" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:\PLL_RTL:PLL_inst" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 125
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL:\PLL_RTL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:MAIN_CPU" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 140
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:MAIN_CPU|ALU:ULA" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 112
Info (12128): Elaborating entity "zerador16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|zerador16:zeradorx" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 100
Info (12128): Elaborating entity "inversor16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|inversor16:negadorx" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 101
Info (12128): Elaborating entity "Add16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|Add16:somador" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 105
Info (12128): Elaborating entity "FullAdder" for hierarchy "CPU:MAIN_CPU|ALU:ULA|Add16:somador|FullAdder:add1" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd Line: 34
Info (12128): Elaborating entity "And16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|And16:adder" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 106
Info (12128): Elaborating entity "comparador16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|comparador16:comparadorzr" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 109
Info (12128): Elaborating entity "Mux16" for hierarchy "CPU:MAIN_CPU|ALU:ULA|Mux16:mux" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd Line: 111
Info (12128): Elaborating entity "Register16" for hierarchy "CPU:MAIN_CPU|Register16:regS" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 122
Info (12128): Elaborating entity "Register8" for hierarchy "CPU:MAIN_CPU|Register16:regS|Register8:r1" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd Line: 36
Info (12128): Elaborating entity "BinaryDigit" for hierarchy "CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd Line: 34
Info (12128): Elaborating entity "Mux2Way" for hierarchy "CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0|Mux2Way:c1" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 47
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "CPU:MAIN_CPU|Register16:regS|Register8:r1|BinaryDigit:r0|FlipFlopD:c2" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd Line: 49
Info (12128): Elaborating entity "PC" for hierarchy "CPU:MAIN_CPU|PC:PCn" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 128
Info (12128): Elaborating entity "Inc16" for hierarchy "CPU:MAIN_CPU|PC:PCn|Inc16:Inc" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/E-LogicaSequencial/src/rtl/PC.vhd Line: 57
Info (12128): Elaborating entity "ControlUnit" for hierarchy "CPU:MAIN_CPU|ControlUnit:c_unit" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/CPU.vhd Line: 130
Info (12128): Elaborating entity "ROM32K" for hierarchy "ROM32K:ROM" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "ROM32K:ROM|altsyncram:altsyncram_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 59
Info (12133): Instantiated megafunction "ROM32K:ROM|altsyncram:altsyncram_component" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "tmpROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16385"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "18"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3i34.tdf
    Info (12023): Found entity 1: altsyncram_3i34 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3i34" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3943.tdf
    Info (12023): Found entity 1: altsyncram_3943 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_3943" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_7la:decode4" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|decode_01a:rden_decode_a" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|altsyncram_3943:altsyncram1|mux_8hb:mux6" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3943.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf Line: 35
Info (12133): Instantiated megafunction "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_3i34.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "16385"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "18"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM32K:ROM|altsyncram:altsyncram_component|altsyncram_3i34:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "MemoryIO" for hierarchy "MemoryIO:MEMORY_MAPED" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 157
Warning (10540): VHDL Signal Declaration warning at MemoryIO.vhd(25): used explicit default value for signal "LCD_ON" because signal was never assigned a value File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at MemoryIO.vhd(91): object "wReg" assigned a value but never read File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 91
Warning (10873): Using initial value X (don't care) for net "swout[15..10]" at MemoryIO.vhd(90) File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 90
Info (12128): Elaborating entity "Screen" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 117
Warning (10036): Verilog HDL or VHDL warning at Screen.vhd(88): object "fifo_wfull" assigned a value but never read File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 88
Info (12128): Elaborating entity "ILI9341" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|ILI9341:LCD" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 97
Info (12128): Elaborating entity "FIFO16x4096" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 118
Info (12128): Elaborating entity "dcfifo" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd Line: 97
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_qol1.tdf
    Info (12023): Found entity 1: dcfifo_qol1 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_qol1" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_oh6.tdf
    Info (12023): Found entity 1: a_graycounter_oh6 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/a_graycounter_oh6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_oh6" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_oh6:rdptr_g1p" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kvb.tdf
    Info (12023): Found entity 1: a_graycounter_kvb File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/a_graycounter_kvb.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kvb" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|a_graycounter_kvb:wrptr_g1p" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4la1.tdf
    Info (12023): Found entity 1: altsyncram_4la1 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4la1" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sal File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_sal" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dffpipe_d09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_sal:rs_dgwp|dffpipe_d09:dffpipe12" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_sal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tal File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_tal" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dffpipe_e09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|alt_synch_pipe_tal:ws_dgrp|dffpipe_e09:dffpipe15" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_synch_pipe_tal.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf
    Info (12023): Found entity 1: cmpr_c06 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/cmpr_c06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_c06" for hierarchy "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|cmpr_c06:rdempty_eq_comp" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/dcfifo_qol1.tdf Line: 59
Info (12128): Elaborating entity "RAM16K" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/MemoryIO.vhd Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "tmpRAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fn14.tdf
    Info (12023): Found entity 1: altsyncram_fn14 File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_fn14" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated" File: /home/borg/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_5la:decode3" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/decode_u0a.tdf Line: 22
Info (12128): Elaborating entity "decode_u0a" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|decode_u0a:rden_decode" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/mux_4hb.tdf Line: 22
Info (12128): Elaborating entity "mux_4hb" for hierarchy "MemoryIO:MEMORY_MAPED|RAM16K:RAM|altsyncram:altsyncram_component|altsyncram_fn14:auto_generated|mux_4hb:mux2" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_fn14.tdf Line: 46
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.10.30.15:05:59 Progress: Loading sld81ef7864/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/ip/sld81ef7864/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|q_b[0]" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf Line: 40
        Warning (14320): Synthesized away node "MemoryIO:MEMORY_MAPED|Screen:screenportmap|FIFO16x4096:FIFO16x4096_inst|dcfifo:dcfifo_component|dcfifo_qol1:auto_generated|altsyncram_4la1:fifo_ram|q_b[1]" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/altsyncram_4la1.tdf Line: 72
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MemoryIO:MEMORY_MAPED|Screen:screenportmap|Div0" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 193
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MemoryIO:MEMORY_MAPED|Screen:screenportmap|Mod0" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 192
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 193
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Div0" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 193
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/lpm_divide_jbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 192
Info (12133): Instantiated megafunction "MemoryIO:MEMORY_MAPED|Screen:screenportmap|lpm_divide:Mod0" with the following parameter: File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd Line: 192
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/lpm_divide_65m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/Quartus/db/alt_u_div_o2f.tdf Line: 22
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[0]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[1]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[2]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[3]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[4]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[5]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[6]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[7]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[8]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[9]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[10]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[11]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[12]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[13]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[14]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_D[15]" and its non-tri-state driver. File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[0]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[1]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[2]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[3]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[4]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[5]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[6]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[7]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[8]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[9]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[10]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[11]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[12]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[13]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[14]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "LCD_D[15]" is moved to its source File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_D[0]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[1]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[2]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[3]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[4]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[5]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[6]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[7]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[8]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[9]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[10]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[11]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[12]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[13]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[14]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
    Warning (13010): Node "LCD_D[15]~synth" File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RD_N" is stuck at VCC File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 31
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: /home/borg/Repositorios/4Semestre/Z01.1-macarrao/Projetos/G-Computador/src/rtl/Computador.vhd Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1432 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 17 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1265 logic cells
    Info (21064): Implemented 116 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 1135 megabytes
    Info: Processing ended: Wed Oct 30 14:06:14 2019
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:05


