Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb  9 10:49:55 2023
| Host         : DESKTOP-PPIVJC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.471        0.000                      0                 2930        0.056        0.000                      0                 2930        4.020        0.000                       0                  1481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.471        0.000                      0                 2930        0.056        0.000                      0                 2930        4.020        0.000                       0                  1481  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.686ns (34.622%)  route 5.072ns (65.378%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.923    10.700    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.654    12.833    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/ready_checker_0/inst/cycles_reg[28]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.686ns (34.622%)  route 5.072ns (65.378%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.923    10.700    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.654    12.833    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/ready_checker_0/inst/cycles_reg[29]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.686ns (34.622%)  route 5.072ns (65.378%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.923    10.700    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.654    12.833    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/ready_checker_0/inst/cycles_reg[30]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 2.686ns (34.622%)  route 5.072ns (65.378%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.923    10.700    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.654    12.833    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y100        FDRE (Setup_fdre_C_R)       -0.637    12.171    design_1_i/ready_checker_0/inst/cycles_reg[31]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.686ns (35.059%)  route 4.975ns (64.941%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.826    10.603    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[10]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[10]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.686ns (35.059%)  route 4.975ns (64.941%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.826    10.603    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[11]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[11]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.686ns (35.059%)  route 4.975ns (64.941%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.826    10.603    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[8]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[8]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.686ns (35.059%)  route 4.975ns (64.941%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.826    10.603    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y95         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[9]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y95         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[9]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 2.686ns (35.083%)  route 4.970ns (64.917%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.821    10.598    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y96         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[12]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[12]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 2.686ns (35.083%)  route 4.970ns (64.917%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.648     2.942    design_1_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.518     3.460 r  design_1_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=5, routed)           0.890     4.350    design_1_i/Dual_Adder_0/i_A[4]
    SLICE_X39Y84         LUT4 (Prop_lut4_I3_O)        0.124     4.474 r  design_1_i/Dual_Adder_0/o_Sum_0[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.818     5.292    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_1
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.152     5.444 r  design_1_i/Dual_Adder_0/o_Sum_0[7]_INST_0_i_1/O
                         net (fo=4, routed)           0.604     6.047    design_1_i/Dual_Adder_0/inst/adder0/w_carryChain_3
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.326     6.373 r  design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4/O
                         net (fo=4, routed)           0.611     6.984    design_1_i/Dual_Adder_0/o_Sum_0[11]_INST_0_i_4_n_0
    SLICE_X45Y84         LUT5 (Prop_lut5_I4_O)        0.352     7.336 r  design_1_i/Dual_Adder_0/o_Sum_0[10]_INST_0/O
                         net (fo=3, routed)           0.445     7.781    design_1_i/ready_checker_0/inst/i_IN[10]
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.332     8.113 r  design_1_i/ready_checker_0/inst/cycles1_carry_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/ready_checker_0/inst/cycles1_carry_i_1_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.514 r  design_1_i/ready_checker_0/inst/cycles1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.514    design_1_i/ready_checker_0/inst/cycles1_carry_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.671 f  design_1_i/ready_checker_0/inst/cycles1_carry__0/CO[1]
                         net (fo=2, routed)           0.782     9.453    design_1_i/ready_checker_0/inst/cycles1
    SLICE_X39Y90         LUT2 (Prop_lut2_I0_O)        0.324     9.777 r  design_1_i/ready_checker_0/inst/cycles[0]_i_1/O
                         net (fo=32, routed)          0.821    10.598    design_1_i/ready_checker_0/inst/cycles[0]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        1.479    12.658    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y96         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[13]/C
                         clock pessimism              0.263    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.637    12.130    design_1_i/ready_checker_0/inst/cycles_reg[13]
  -------------------------------------------------------------------
                         required time                         12.130    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ready_checker_0/inst/cycles_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.557     0.893    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ready_checker_0/inst/cycles_reg[24]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/ready_checker_0/inst/cycles_reg[24]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.403 r  design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.403    design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1_n_7
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.911     1.277    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/ready_checker_0/inst/cycles_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.113     1.148    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.820%)  route 0.147ns (44.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.147     1.283    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.328 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ready_checker_0/inst/cycles_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.557     0.893    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ready_checker_0/inst/cycles_reg[24]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/ready_checker_0/inst/cycles_reg[24]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.414    design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1_n_5
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.911     1.277    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/ready_checker_0/inst/cycles_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.516%)  route 0.114ns (33.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.114     1.237    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X29Y98         LUT4 (Prop_lut4_I3_O)        0.099     1.336 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.520%)  route 0.120ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.120     1.140    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.177    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X32Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ready_checker_0/inst/cycles_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.557     0.893    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ready_checker_0/inst/cycles_reg[24]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/ready_checker_0/inst/cycles_reg[24]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.439 r  design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.439    design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1_n_6
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.911     1.277    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/ready_checker_0/inst/cycles_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ready_checker_0/inst/cycles_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ready_checker_0/inst/cycles_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.557     0.893    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ready_checker_0/inst/cycles_reg[24]/Q
                         net (fo=3, routed)           0.117     1.151    design_1_i/ready_checker_0/inst/cycles_reg[24]
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/ready_checker_0/inst/cycles_reg[24]_i_1_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.439 r  design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/ready_checker_0/inst/cycles_reg[28]_i_1_n_4
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1481, routed)        0.911     1.277    design_1_i/ready_checker_0/inst/i_clk
    SLICE_X39Y100        FDRE                                         r  design_1_i/ready_checker_0/inst/cycles_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/ready_checker_0/inst/cycles_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y88    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y85    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y83    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y83    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y83    design_1_i/axi_gpio_A/U0/ip2bus_data_i_D1_reg[21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_OUT_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    design_1_i/axi_gpio_OUT_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y102   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK



