#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 20:20:29 2019
# Process ID: 3476
# Current directory: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11384 C:\Users\JAY\Downloads\THE_ENDGAME_FPGA\FPGA_IMPLEMENTATION_ENDGAME\FPGA_IMPLEMENTATION_ENDGAME.xpr
# Log file: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/vivado.log
# Journal file: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/RAGHAV/Desktop/DS Project/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 839.391 ; gain = 155.777
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Thu Nov 14 20:21:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Thu Nov 14 20:25:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Thu Nov 14 20:26:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CACHE_CONTROLLER' is not ideal for floorplanning, since the cellview 'CACHE_CONTROLLER' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1836.016 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 1836.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1836.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1950.543 ; gain = 1026.730
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CACHE_CONTROLLER
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2157.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CACHE_CONTROLLER' [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:23]
	Parameter no_of_address_bits bound to: 11 - type: integer 
	Parameter no_of_blkoffset_bits bound to: 2 - type: integer 
	Parameter byte_size bound to: 4 - type: integer 
	Parameter no_of_l2_ways bound to: 4 - type: integer 
	Parameter no_of_l2_ways_bits bound to: 2 - type: integer 
	Parameter no_of_l2_blocks bound to: 16 - type: integer 
	Parameter no_of_bytes_l2_block bound to: 16 - type: integer 
	Parameter l2_block_bit_size bound to: 64 - type: integer 
	Parameter no_of_l2_index_bits bound to: 4 - type: integer 
	Parameter no_of_l2_tag_bits bound to: 5 - type: integer 
	Parameter no_of_l1_blocks bound to: 8 - type: integer 
	Parameter no_of_bytes_l1_block bound to: 4 - type: integer 
	Parameter l1_block_bit_size bound to: 16 - type: integer 
	Parameter no_of_l1_index_bits bound to: 3 - type: integer 
	Parameter no_of_l1_tag_bits bound to: 6 - type: integer 
	Parameter no_of_main_memory_blocks bound to: 32 - type: integer 
	Parameter main_memory_block_size bound to: 16 - type: integer 
	Parameter no_of_bytes_main_memory_block bound to: 4 - type: integer 
	Parameter main_memory_byte_size bound to: 128 - type: integer 
	Parameter l1_latency bound to: 1 - type: integer 
	Parameter l2_latency bound to: 2 - type: integer 
	Parameter main_memory_latency bound to: 5 - type: integer 
INFO: [Synth 8-251] Check Started [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:207]
INFO: [Synth 8-251] Not Found in L1 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:221]
INFO: [Synth 8-251] Found in L2 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:245]
INFO: [Synth 8-251] Not Found in L2 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:246]
INFO: [Synth 8-251] Not found in L2 cache, Extracting from main memory [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:315]
INFO: [Synth 8-251] x [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:341]
INFO: [Synth 8-251] x [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:358]
INFO: [Synth 8-251] Initially not present in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:362]
INFO: [Synth 8-251] 4'bxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:364]
INFO: [Synth 8-251] 1'bx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:366]
INFO: [Synth 8-251] 5'bxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:368]
INFO: [Synth 8-251] Initially not present in l1 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:372]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:374]
INFO: [Synth 8-251] 1'bx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:376]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:378]
INFO: [Synth 8-251] Initially present in l1 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:384]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:386]
INFO: [Synth 8-251] 5'bxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:388]
INFO: [Synth 8-251] 4'bxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:390]
INFO: [Synth 8-251] found l1 eviction in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:402]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:404]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:406]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:409]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:417]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:420]
INFO: [Synth 8-251] Initially valid data present in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:430]
WARNING: [Synth 8-6014] Unused sequential element main_memory_blk_id_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:199]
WARNING: [Synth 8-6014] Unused sequential element l2_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:200]
WARNING: [Synth 8-6014] Unused sequential element l2_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:201]
WARNING: [Synth 8-6014] Unused sequential element l1_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:202]
WARNING: [Synth 8-6014] Unused sequential element l1_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:203]
WARNING: [Synth 8-6014] Unused sequential element offset_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:204]
WARNING: [Synth 8-6014] Unused sequential element dummy_hit_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:236]
WARNING: [Synth 8-6014] Unused sequential element lru_value2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:249]
WARNING: [Synth 8-6014] Unused sequential element lru_value_dummy2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:252]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:270]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:271]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:272]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:273]
WARNING: [Synth 8-6014] Unused sequential element lru_value_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:342]
WARNING: [Synth 8-6014] Unused sequential element lru_value_dummy_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:347]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:385]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:387]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:389]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:391]
WARNING: [Synth 8-6014] Unused sequential element l2_evict_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:431]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:449]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:450]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:451]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:452]
WARNING: [Synth 8-6014] Unused sequential element dummy_hit_w_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:515]
WARNING: [Synth 8-4767] Trying to implement RAM 'lru_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lru_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l2_cache_memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l2_cache_memory_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l1_valid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l1_valid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l1_tag_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l1_tag_array_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'main_memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "main_memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'CACHE_CONTROLLER' (1#1) [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.270 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2157.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/constrs_1/new/Cache_Controller_Constraints.xdc]
Finished Parsing XDC File [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/constrs_1/new/Cache_Controller_Constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2238.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.930 ; gain = 81.660
31 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2238.930 ; gain = 81.660
open_run impl_1
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CACHE_CONTROLLER' is not ideal for floorplanning, since the cellview 'CACHE_CONTROLLER' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 2392.406 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.938 . Memory (MB): peak = 2392.406 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2392.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2441.855 ; gain = 202.926
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_READ' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_READ_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CACHE_CONTROLLER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sim_1/new/TB_READ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_READ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim'
"xelab -wto a922ad8a643545188dc56a337b0cb99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a922ad8a643545188dc56a337b0cb99e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_READ_behav xil_defaultlib.TB_READ xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CACHE_CONTROLLER
Compiling module xil_defaultlib.TB_READ
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_READ_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim/xsim.dir/TB_READ_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim/xsim.dir/TB_READ_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 14 22:53:02 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 22:53:02 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_READ_behav -key {Behavioral:sim_1:Functional:TB_READ} -tclbatch {TB_READ.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TB_READ.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_READ_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2789.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.961 ; gain = 42.594
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 22:56:23 2019...
