<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 404</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page404-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce404.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">10-42&#160;Vol. 3A</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER&#160;(APIC)</p>
<p style="position:absolute;top:100px;left:93px;white-space:nowrap" class="ft07">which&#160;was not&#160;initialized&#160;at reset,&#160;is not architecturally defined across&#160;this transition&#160;and system&#160;software&#160;<br/>should explicitly&#160;initialize those&#160;programmable APIC registers.&#160;</p>
<p style="position:absolute;top:139px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:139px;left:93px;white-space:nowrap" class="ft02">to&#160;the disabled state&#160;by setting EN&#160;to&#160;0 (resulting&#160;EN=0,&#160;EXTD=&#160;0).</p>
<p style="position:absolute;top:162px;left:68px;white-space:nowrap" class="ft07">The result&#160;of&#160;an INIT in the xAPIC&#160;state places&#160;the APIC&#160;in&#160;the state with EN=&#160;1,&#160;EXTD= 0.&#160;The state&#160;of the&#160;local&#160;<br/>APIC ID register&#160;is preserved (the&#160;8-bit xAPIC&#160;ID&#160;is in&#160;the upper 8&#160;bits&#160;of&#160;the&#160;APIC ID register). All the&#160;other APIC&#160;<br/>registers&#160;are&#160;initialized as&#160;a result of&#160;INIT.&#160;<br/>A reset in&#160;this state&#160;places the&#160;APIC&#160;in&#160;the state with EN=&#160;1,&#160;EXTD= 0. The state of the&#160;local APIC ID register&#160;is&#160;<br/>initialized as&#160;described&#160;<a href="o_fe12b1e2a880e0ce-402.html">in Section 10.12.5.1. All the&#160;</a>other&#160;APIC registers&#160;are initialized descri<a href="o_fe12b1e2a880e0ce-402.html">bed in&#160;Section&#160;<br/>10.12.5.1.</a>&#160;</p>
<p style="position:absolute;top:286px;left:68px;white-space:nowrap" class="ft04">x2APIC Transitions From x2APIC Mode</p>
<p style="position:absolute;top:315px;left:68px;white-space:nowrap" class="ft07">From the&#160;x2APIC mode,&#160;the only valid&#160;x2APIC transition&#160;using&#160;IA32_APIC_BASE&#160;is&#160;to&#160;the state where&#160;the x2APIC&#160;<br/>is disabled by setting EN&#160;to 0&#160;and EXTD&#160;to 0.&#160;The x2APIC&#160;ID&#160;(32&#160;bits) and&#160;the legacy local&#160;xAPIC ID&#160;(8&#160;bits)&#160;are&#160;<br/>preserved across&#160;this&#160;transition. A&#160;transition from the&#160;x2APIC mode&#160;to xAPIC&#160;mode&#160;is not valid, and the&#160;corre-<br/>sponding WRMSR&#160;to&#160;the&#160;IA32_APIC_BASE MSR&#160;causes a&#160;general-protection exception.&#160;<br/>A&#160;reset&#160;in this&#160;state places&#160;the&#160;x2APIC in xAPIC&#160;mode. All&#160;APIC&#160;registers (including&#160;the&#160;local APIC ID register) are&#160;<br/>initialized as&#160;described&#160;<a href="o_fe12b1e2a880e0ce-402.html">in Section 10.12.5.1.&#160;<br/></a>An&#160;INIT&#160;in&#160;this&#160;state&#160;keeps&#160;the&#160;x2APIC&#160;in&#160;the&#160;x2APIC&#160;mode. The&#160;state of the local APIC ID register&#160;is preserved (all&#160;<br/>32&#160;bits).&#160;However,&#160;all the&#160;other APIC registers&#160;are&#160;initialized&#160;as a&#160;result of&#160;the INIT transition.</p>
<p style="position:absolute;top:478px;left:68px;white-space:nowrap" class="ft04">x2APIC Transitions From Disabled Mode</p>
<p style="position:absolute;top:507px;left:68px;white-space:nowrap" class="ft07">From the&#160;disabled&#160;state,&#160;the only valid x2APIC&#160;transition&#160;using IA32_APIC_BASE&#160;is&#160;to the&#160;xAPIC mode (EN=&#160;1,&#160;<br/>EXTD&#160;=&#160;0). Thus&#160;the only means to&#160;transition&#160;from&#160;x2APIC mode&#160;to&#160;xAPIC mode&#160;is a&#160;two-step&#160;process:&#160;</p>
<p style="position:absolute;top:545px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:546px;left:93px;white-space:nowrap" class="ft02">first&#160;transition&#160;from&#160;x2APIC&#160;mode&#160;to local APIC disabled&#160;mode&#160;(EN= 0,&#160;EXTD&#160;= 0),</p>
<p style="position:absolute;top:568px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:568px;left:93px;white-space:nowrap" class="ft02">followed by&#160;another&#160;transition from disabled&#160;mode&#160;to xAPIC&#160;mode&#160;(EN= 1, EXTD=&#160;0).</p>
<p style="position:absolute;top:591px;left:68px;white-space:nowrap" class="ft08">Consequently, all&#160;the APIC&#160;register states in&#160;the x2APIC,&#160;except&#160;for&#160;the x2APIC ID&#160;(32&#160;bits), are&#160;not preserved&#160;<br/>across mode&#160;transitions.&#160;<br/>A reset in&#160;the disabled state&#160;places the&#160;x2APIC&#160;in&#160;the xAPIC&#160;mode. All APIC registers&#160;(including the&#160;local APIC ID&#160;<br/>register)&#160;are initialized as&#160;described&#160;<a href="o_fe12b1e2a880e0ce-402.html">in Section 10.12.5.1.</a>&#160;<br/>An&#160;INIT in&#160;the disabled&#160;state&#160;keeps&#160;the&#160;x2APIC in the&#160;disabled&#160;state.</p>
<p style="position:absolute;top:704px;left:68px;white-space:nowrap" class="ft04">State Changes From xAPIC Mode to&#160;x2APIC Mode</p>
<p style="position:absolute;top:733px;left:68px;white-space:nowrap" class="ft07">After&#160;APIC&#160;register&#160;states have&#160;been initialized by software in&#160;xAPIC mode,&#160;a&#160;transition from&#160;xAPIC mode&#160;to x2APIC&#160;<br/>mode&#160;does&#160;not&#160;affect most of the&#160;APIC&#160;register&#160;states, except&#160;the following:</p>
<p style="position:absolute;top:772px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:772px;left:93px;white-space:nowrap" class="ft02">The&#160;Logical Destination Register is&#160;not preserved.</p>
<p style="position:absolute;top:794px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:795px;left:93px;white-space:nowrap" class="ft02">Any APIC ID value written to&#160;the memory-mapped&#160;local APIC ID register&#160;is not preserved.</p>
<p style="position:absolute;top:817px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:817px;left:93px;white-space:nowrap" class="ft02">The high half&#160;of&#160;the Interrupt&#160;Command&#160;Register&#160;is not preserved.&#160;</p>
<p style="position:absolute;top:868px;left:68px;white-space:nowrap" class="ft04">10.12.6&#160;&#160;Routing of&#160;Device&#160;Interrupts in x2APIC Mode</p>
<p style="position:absolute;top:898px;left:68px;white-space:nowrap" class="ft07">The x2APIC architecture&#160;is&#160;intended to&#160;work with all existing IOxAPIC units as well&#160;as all PCI and PCI Express (PCIe)&#160;<br/>devices&#160;that support the&#160;capability for message-signaled interrupts (MSI).&#160;Support for&#160;x2APIC&#160;modifies only the&#160;<br/>following:</p>
<p style="position:absolute;top:953px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:954px;left:93px;white-space:nowrap" class="ft02">the&#160;local APIC units;</p>
<p style="position:absolute;top:976px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:976px;left:93px;white-space:nowrap" class="ft02">the&#160;interconnects joining IOxAPIC&#160;units to the&#160;local&#160;APIC units;&#160;and</p>
<p style="position:absolute;top:998px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:999px;left:93px;white-space:nowrap" class="ft02">the&#160;interconnects joining MSI-capable PCI&#160;and PCIe&#160;devices to&#160;the local&#160;APIC&#160;units.</p>
<p style="position:absolute;top:1023px;left:68px;white-space:nowrap" class="ft07">No modifications are&#160;required&#160;to MSI-capable&#160;PCI&#160;and&#160;PCIe&#160;devices. Similarly,&#160;no&#160;modifications&#160;are required&#160;to&#160;<br/>IOxAPIC units. This&#160;made&#160;possible through use&#160;of&#160;the&#160;interrupt-remapping architecture&#160;specified in&#160;the&#160;<i>Intel</i></p>
<p style="position:absolute;top:1037px;left:797px;white-space:nowrap" class="ft06"><i>®</i></p>
<p style="position:absolute;top:1039px;left:807px;white-space:nowrap" class="ft05"><i>&#160;</i></p>
</div>
</body>
</html>
