INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:13:34 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 tehb8/data_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller1/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.177ns (31.080%)  route 2.610ns (68.920%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=864, unset)          0.537     0.537    tehb8/clk
                         FDCE                                         r  tehb8/data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 f  tehb8/data_reg_reg[9]/Q
                         net (fo=3, unplaced)         0.434     1.146    tehb8/Q[9]
                         LUT4 (Prop_lut4_I1_O)        0.123     1.269 r  tehb8/full_reg_i_4/O
                         net (fo=2, unplaced)         0.753     2.022    tehb8/full_reg_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.065 f  tehb8/full_reg_i_3__0/O
                         net (fo=17, unplaced)        0.326     2.391    fork6/generateBlocks[0].regblock/counter1_reg[3]
                         LUT3 (Prop_lut3_I2_O)        0.043     2.434 r  fork6/generateBlocks[0].regblock/end_valid_INST_0_i_3/O
                         net (fo=2, unplaced)         0.281     2.715    fork6/generateBlocks[0].regblock/reg_value_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.758 r  fork6/generateBlocks[0].regblock/minusOp__0_carry_i_1/O
                         net (fo=1, unplaced)         0.497     3.255    mem_controller1/DI[0]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.508 r  mem_controller1/minusOp__0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.515    mem_controller1/minusOp__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.569 r  mem_controller1/minusOp__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.569    mem_controller1/minusOp__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.623 r  mem_controller1/minusOp__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.623    mem_controller1/minusOp__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.677 r  mem_controller1/minusOp__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.677    mem_controller1/minusOp__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.731 r  mem_controller1/minusOp__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     3.731    mem_controller1/minusOp__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.785 r  mem_controller1/minusOp__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    mem_controller1/minusOp__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.839 r  mem_controller1/minusOp__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     3.839    mem_controller1/minusOp__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.012 r  mem_controller1/minusOp__0_carry__6/O[1]
                         net (fo=2, unplaced)         0.312     4.324    mem_controller1/minusOp__0_carry__6_n_6
                         FDCE                                         r  mem_controller1/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=864, unset)          0.510     4.510    mem_controller1/clk
                         FDCE                                         r  mem_controller1/counter_reg[29]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_D)       -0.141     4.334    mem_controller1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  0.010    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2489.531 ; gain = 273.082 ; free physical = 187914 ; free virtual = 249334
