// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Mon Jun 24 14:40:51 2019
// Host        : linux-e4n3 running 64-bit openSUSE Leap 42.2
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_sw_new_3_0_sim_netlist.v
// Design      : design_1_sobel_sw_new_3_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_sw_new_3_0,sobel_sw_new,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_sw_new,Vivado 2017.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_BRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_INPUT_r_AWADDR,
    m_axi_INPUT_r_AWLEN,
    m_axi_INPUT_r_AWSIZE,
    m_axi_INPUT_r_AWBURST,
    m_axi_INPUT_r_AWLOCK,
    m_axi_INPUT_r_AWREGION,
    m_axi_INPUT_r_AWCACHE,
    m_axi_INPUT_r_AWPROT,
    m_axi_INPUT_r_AWQOS,
    m_axi_INPUT_r_AWVALID,
    m_axi_INPUT_r_AWREADY,
    m_axi_INPUT_r_WDATA,
    m_axi_INPUT_r_WSTRB,
    m_axi_INPUT_r_WLAST,
    m_axi_INPUT_r_WVALID,
    m_axi_INPUT_r_WREADY,
    m_axi_INPUT_r_BRESP,
    m_axi_INPUT_r_BVALID,
    m_axi_INPUT_r_BREADY,
    m_axi_INPUT_r_ARADDR,
    m_axi_INPUT_r_ARLEN,
    m_axi_INPUT_r_ARSIZE,
    m_axi_INPUT_r_ARBURST,
    m_axi_INPUT_r_ARLOCK,
    m_axi_INPUT_r_ARREGION,
    m_axi_INPUT_r_ARCACHE,
    m_axi_INPUT_r_ARPROT,
    m_axi_INPUT_r_ARQOS,
    m_axi_INPUT_r_ARVALID,
    m_axi_INPUT_r_ARREADY,
    m_axi_INPUT_r_RDATA,
    m_axi_INPUT_r_RRESP,
    m_axi_INPUT_r_RLAST,
    m_axi_INPUT_r_RVALID,
    m_axi_INPUT_r_RREADY,
    m_axi_OUTPUT_r_AWADDR,
    m_axi_OUTPUT_r_AWLEN,
    m_axi_OUTPUT_r_AWSIZE,
    m_axi_OUTPUT_r_AWBURST,
    m_axi_OUTPUT_r_AWLOCK,
    m_axi_OUTPUT_r_AWREGION,
    m_axi_OUTPUT_r_AWCACHE,
    m_axi_OUTPUT_r_AWPROT,
    m_axi_OUTPUT_r_AWQOS,
    m_axi_OUTPUT_r_AWVALID,
    m_axi_OUTPUT_r_AWREADY,
    m_axi_OUTPUT_r_WDATA,
    m_axi_OUTPUT_r_WSTRB,
    m_axi_OUTPUT_r_WLAST,
    m_axi_OUTPUT_r_WVALID,
    m_axi_OUTPUT_r_WREADY,
    m_axi_OUTPUT_r_BRESP,
    m_axi_OUTPUT_r_BVALID,
    m_axi_OUTPUT_r_BREADY,
    m_axi_OUTPUT_r_ARADDR,
    m_axi_OUTPUT_r_ARLEN,
    m_axi_OUTPUT_r_ARSIZE,
    m_axi_OUTPUT_r_ARBURST,
    m_axi_OUTPUT_r_ARLOCK,
    m_axi_OUTPUT_r_ARREGION,
    m_axi_OUTPUT_r_ARCACHE,
    m_axi_OUTPUT_r_ARPROT,
    m_axi_OUTPUT_r_ARQOS,
    m_axi_OUTPUT_r_ARVALID,
    m_axi_OUTPUT_r_ARREADY,
    m_axi_OUTPUT_r_RDATA,
    m_axi_OUTPUT_r_RRESP,
    m_axi_OUTPUT_r_RLAST,
    m_axi_OUTPUT_r_RVALID,
    m_axi_OUTPUT_r_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR" *) input [4:0]s_axi_CTRL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID" *) input s_axi_CTRL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY" *) output s_axi_CTRL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA" *) input [31:0]s_axi_CTRL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB" *) input [3:0]s_axi_CTRL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID" *) input s_axi_CTRL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY" *) output s_axi_CTRL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP" *) output [1:0]s_axi_CTRL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID" *) output s_axi_CTRL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY" *) input s_axi_CTRL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR" *) input [4:0]s_axi_CTRL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID" *) input s_axi_CTRL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY" *) output s_axi_CTRL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA" *) output [31:0]s_axi_CTRL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP" *) output [1:0]s_axi_CTRL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID" *) output s_axi_CTRL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY" *) input s_axi_CTRL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWADDR" *) output [31:0]m_axi_INPUT_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWLEN" *) output [7:0]m_axi_INPUT_r_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWSIZE" *) output [2:0]m_axi_INPUT_r_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWBURST" *) output [1:0]m_axi_INPUT_r_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWLOCK" *) output [1:0]m_axi_INPUT_r_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWREGION" *) output [3:0]m_axi_INPUT_r_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWCACHE" *) output [3:0]m_axi_INPUT_r_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWPROT" *) output [2:0]m_axi_INPUT_r_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWQOS" *) output [3:0]m_axi_INPUT_r_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWVALID" *) output m_axi_INPUT_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r AWREADY" *) input m_axi_INPUT_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r WDATA" *) output [31:0]m_axi_INPUT_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r WSTRB" *) output [3:0]m_axi_INPUT_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r WLAST" *) output m_axi_INPUT_r_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r WVALID" *) output m_axi_INPUT_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r WREADY" *) input m_axi_INPUT_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r BRESP" *) input [1:0]m_axi_INPUT_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r BVALID" *) input m_axi_INPUT_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r BREADY" *) output m_axi_INPUT_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARADDR" *) output [31:0]m_axi_INPUT_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARLEN" *) output [7:0]m_axi_INPUT_r_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARSIZE" *) output [2:0]m_axi_INPUT_r_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARBURST" *) output [1:0]m_axi_INPUT_r_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARLOCK" *) output [1:0]m_axi_INPUT_r_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARREGION" *) output [3:0]m_axi_INPUT_r_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARCACHE" *) output [3:0]m_axi_INPUT_r_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARPROT" *) output [2:0]m_axi_INPUT_r_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARQOS" *) output [3:0]m_axi_INPUT_r_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARVALID" *) output m_axi_INPUT_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r ARREADY" *) input m_axi_INPUT_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r RDATA" *) input [31:0]m_axi_INPUT_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r RRESP" *) input [1:0]m_axi_INPUT_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r RLAST" *) input m_axi_INPUT_r_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r RVALID" *) input m_axi_INPUT_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_INPUT_r RREADY" *) output m_axi_INPUT_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWADDR" *) output [31:0]m_axi_OUTPUT_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWLEN" *) output [7:0]m_axi_OUTPUT_r_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWSIZE" *) output [2:0]m_axi_OUTPUT_r_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWBURST" *) output [1:0]m_axi_OUTPUT_r_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWLOCK" *) output [1:0]m_axi_OUTPUT_r_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWREGION" *) output [3:0]m_axi_OUTPUT_r_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWCACHE" *) output [3:0]m_axi_OUTPUT_r_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWPROT" *) output [2:0]m_axi_OUTPUT_r_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWQOS" *) output [3:0]m_axi_OUTPUT_r_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWVALID" *) output m_axi_OUTPUT_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r AWREADY" *) input m_axi_OUTPUT_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r WDATA" *) output [31:0]m_axi_OUTPUT_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r WSTRB" *) output [3:0]m_axi_OUTPUT_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r WLAST" *) output m_axi_OUTPUT_r_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r WVALID" *) output m_axi_OUTPUT_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r WREADY" *) input m_axi_OUTPUT_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r BRESP" *) input [1:0]m_axi_OUTPUT_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r BVALID" *) input m_axi_OUTPUT_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r BREADY" *) output m_axi_OUTPUT_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARADDR" *) output [31:0]m_axi_OUTPUT_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARLEN" *) output [7:0]m_axi_OUTPUT_r_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARSIZE" *) output [2:0]m_axi_OUTPUT_r_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARBURST" *) output [1:0]m_axi_OUTPUT_r_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARLOCK" *) output [1:0]m_axi_OUTPUT_r_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARREGION" *) output [3:0]m_axi_OUTPUT_r_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARCACHE" *) output [3:0]m_axi_OUTPUT_r_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARPROT" *) output [2:0]m_axi_OUTPUT_r_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARQOS" *) output [3:0]m_axi_OUTPUT_r_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARVALID" *) output m_axi_OUTPUT_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r ARREADY" *) input m_axi_OUTPUT_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r RDATA" *) input [31:0]m_axi_OUTPUT_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r RRESP" *) input [1:0]m_axi_OUTPUT_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r RLAST" *) input m_axi_OUTPUT_r_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r RVALID" *) input m_axi_OUTPUT_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_OUTPUT_r RREADY" *) output m_axi_OUTPUT_r_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_INPUT_r_ARADDR;
  wire [1:0]m_axi_INPUT_r_ARBURST;
  wire [3:0]m_axi_INPUT_r_ARCACHE;
  wire [7:0]m_axi_INPUT_r_ARLEN;
  wire [1:0]m_axi_INPUT_r_ARLOCK;
  wire [2:0]m_axi_INPUT_r_ARPROT;
  wire [3:0]m_axi_INPUT_r_ARQOS;
  wire m_axi_INPUT_r_ARREADY;
  wire [3:0]m_axi_INPUT_r_ARREGION;
  wire [2:0]m_axi_INPUT_r_ARSIZE;
  wire m_axi_INPUT_r_ARVALID;
  wire [31:0]m_axi_INPUT_r_AWADDR;
  wire [1:0]m_axi_INPUT_r_AWBURST;
  wire [3:0]m_axi_INPUT_r_AWCACHE;
  wire [7:0]m_axi_INPUT_r_AWLEN;
  wire [1:0]m_axi_INPUT_r_AWLOCK;
  wire [2:0]m_axi_INPUT_r_AWPROT;
  wire [3:0]m_axi_INPUT_r_AWQOS;
  wire m_axi_INPUT_r_AWREADY;
  wire [3:0]m_axi_INPUT_r_AWREGION;
  wire [2:0]m_axi_INPUT_r_AWSIZE;
  wire m_axi_INPUT_r_AWVALID;
  wire m_axi_INPUT_r_BREADY;
  wire [1:0]m_axi_INPUT_r_BRESP;
  wire m_axi_INPUT_r_BVALID;
  wire [31:0]m_axi_INPUT_r_RDATA;
  wire m_axi_INPUT_r_RLAST;
  wire m_axi_INPUT_r_RREADY;
  wire [1:0]m_axi_INPUT_r_RRESP;
  wire m_axi_INPUT_r_RVALID;
  wire [31:0]m_axi_INPUT_r_WDATA;
  wire m_axi_INPUT_r_WLAST;
  wire m_axi_INPUT_r_WREADY;
  wire [3:0]m_axi_INPUT_r_WSTRB;
  wire m_axi_INPUT_r_WVALID;
  wire [31:0]m_axi_OUTPUT_r_ARADDR;
  wire [1:0]m_axi_OUTPUT_r_ARBURST;
  wire [3:0]m_axi_OUTPUT_r_ARCACHE;
  wire [7:0]m_axi_OUTPUT_r_ARLEN;
  wire [1:0]m_axi_OUTPUT_r_ARLOCK;
  wire [2:0]m_axi_OUTPUT_r_ARPROT;
  wire [3:0]m_axi_OUTPUT_r_ARQOS;
  wire m_axi_OUTPUT_r_ARREADY;
  wire [3:0]m_axi_OUTPUT_r_ARREGION;
  wire [2:0]m_axi_OUTPUT_r_ARSIZE;
  wire m_axi_OUTPUT_r_ARVALID;
  wire [31:0]m_axi_OUTPUT_r_AWADDR;
  wire [1:0]m_axi_OUTPUT_r_AWBURST;
  wire [3:0]m_axi_OUTPUT_r_AWCACHE;
  wire [7:0]m_axi_OUTPUT_r_AWLEN;
  wire [1:0]m_axi_OUTPUT_r_AWLOCK;
  wire [2:0]m_axi_OUTPUT_r_AWPROT;
  wire [3:0]m_axi_OUTPUT_r_AWQOS;
  wire m_axi_OUTPUT_r_AWREADY;
  wire [3:0]m_axi_OUTPUT_r_AWREGION;
  wire [2:0]m_axi_OUTPUT_r_AWSIZE;
  wire m_axi_OUTPUT_r_AWVALID;
  wire m_axi_OUTPUT_r_BREADY;
  wire [1:0]m_axi_OUTPUT_r_BRESP;
  wire m_axi_OUTPUT_r_BVALID;
  wire [31:0]m_axi_OUTPUT_r_RDATA;
  wire m_axi_OUTPUT_r_RLAST;
  wire m_axi_OUTPUT_r_RREADY;
  wire [1:0]m_axi_OUTPUT_r_RRESP;
  wire m_axi_OUTPUT_r_RVALID;
  wire [31:0]m_axi_OUTPUT_r_WDATA;
  wire m_axi_OUTPUT_r_WLAST;
  wire m_axi_OUTPUT_r_WREADY;
  wire [3:0]m_axi_OUTPUT_r_WSTRB;
  wire m_axi_OUTPUT_r_WVALID;
  wire [4:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [4:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire [1:0]s_axi_CTRL_BUS_BRESP;
  wire s_axi_CTRL_BUS_BVALID;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire [1:0]s_axi_CTRL_BUS_RRESP;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire [0:0]NLW_inst_m_axi_INPUT_r_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_r_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_r_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_r_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_r_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_INPUT_r_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_OUTPUT_r_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_R_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_R_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_R_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_R_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_R_CACHE_VALUE = "3" *) 
  (* C_M_AXI_INPUT_R_DATA_WIDTH = "32" *) 
  (* C_M_AXI_INPUT_R_ID_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_R_PROT_VALUE = "0" *) 
  (* C_M_AXI_INPUT_R_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_INPUT_R_USER_VALUE = "0" *) 
  (* C_M_AXI_INPUT_R_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_INPUT_R_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_OUTPUT_R_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_CACHE_VALUE = "3" *) 
  (* C_M_AXI_OUTPUT_R_DATA_WIDTH = "32" *) 
  (* C_M_AXI_OUTPUT_R_ID_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_PROT_VALUE = "0" *) 
  (* C_M_AXI_OUTPUT_R_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_OUTPUT_R_USER_VALUE = "0" *) 
  (* C_M_AXI_OUTPUT_R_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_OUTPUT_R_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "27'b000000000000000000100000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "27'b000000000000000100000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "27'b000000100000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "27'b000010000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage1 = "27'b000100000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage2 = "27'b001000000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage3 = "27'b010000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "27'b000000000000000000000000001" *) 
  (* ap_ST_fsm_state12 = "27'b000000000000000001000000000" *) 
  (* ap_ST_fsm_state13 = "27'b000000000000000010000000000" *) 
  (* ap_ST_fsm_state16 = "27'b000000000000001000000000000" *) 
  (* ap_ST_fsm_state17 = "27'b000000000000010000000000000" *) 
  (* ap_ST_fsm_state18 = "27'b000000000000100000000000000" *) 
  (* ap_ST_fsm_state19 = "27'b000000000001000000000000000" *) 
  (* ap_ST_fsm_state2 = "27'b000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "27'b000000000010000000000000000" *) 
  (* ap_ST_fsm_state21 = "27'b000000000100000000000000000" *) 
  (* ap_ST_fsm_state22 = "27'b000000001000000000000000000" *) 
  (* ap_ST_fsm_state23 = "27'b000000010000000000000000000" *) 
  (* ap_ST_fsm_state27 = "27'b000001000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "27'b000000000000000000000000100" *) 
  (* ap_ST_fsm_state4 = "27'b000000000000000000000001000" *) 
  (* ap_ST_fsm_state43 = "27'b100000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "27'b000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "27'b000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "27'b000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "27'b000000000000000000010000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_INPUT_r_ARADDR(m_axi_INPUT_r_ARADDR),
        .m_axi_INPUT_r_ARBURST(m_axi_INPUT_r_ARBURST),
        .m_axi_INPUT_r_ARCACHE(m_axi_INPUT_r_ARCACHE),
        .m_axi_INPUT_r_ARID(NLW_inst_m_axi_INPUT_r_ARID_UNCONNECTED[0]),
        .m_axi_INPUT_r_ARLEN(m_axi_INPUT_r_ARLEN),
        .m_axi_INPUT_r_ARLOCK(m_axi_INPUT_r_ARLOCK),
        .m_axi_INPUT_r_ARPROT(m_axi_INPUT_r_ARPROT),
        .m_axi_INPUT_r_ARQOS(m_axi_INPUT_r_ARQOS),
        .m_axi_INPUT_r_ARREADY(m_axi_INPUT_r_ARREADY),
        .m_axi_INPUT_r_ARREGION(m_axi_INPUT_r_ARREGION),
        .m_axi_INPUT_r_ARSIZE(m_axi_INPUT_r_ARSIZE),
        .m_axi_INPUT_r_ARUSER(NLW_inst_m_axi_INPUT_r_ARUSER_UNCONNECTED[0]),
        .m_axi_INPUT_r_ARVALID(m_axi_INPUT_r_ARVALID),
        .m_axi_INPUT_r_AWADDR(m_axi_INPUT_r_AWADDR),
        .m_axi_INPUT_r_AWBURST(m_axi_INPUT_r_AWBURST),
        .m_axi_INPUT_r_AWCACHE(m_axi_INPUT_r_AWCACHE),
        .m_axi_INPUT_r_AWID(NLW_inst_m_axi_INPUT_r_AWID_UNCONNECTED[0]),
        .m_axi_INPUT_r_AWLEN(m_axi_INPUT_r_AWLEN),
        .m_axi_INPUT_r_AWLOCK(m_axi_INPUT_r_AWLOCK),
        .m_axi_INPUT_r_AWPROT(m_axi_INPUT_r_AWPROT),
        .m_axi_INPUT_r_AWQOS(m_axi_INPUT_r_AWQOS),
        .m_axi_INPUT_r_AWREADY(m_axi_INPUT_r_AWREADY),
        .m_axi_INPUT_r_AWREGION(m_axi_INPUT_r_AWREGION),
        .m_axi_INPUT_r_AWSIZE(m_axi_INPUT_r_AWSIZE),
        .m_axi_INPUT_r_AWUSER(NLW_inst_m_axi_INPUT_r_AWUSER_UNCONNECTED[0]),
        .m_axi_INPUT_r_AWVALID(m_axi_INPUT_r_AWVALID),
        .m_axi_INPUT_r_BID(1'b0),
        .m_axi_INPUT_r_BREADY(m_axi_INPUT_r_BREADY),
        .m_axi_INPUT_r_BRESP(m_axi_INPUT_r_BRESP),
        .m_axi_INPUT_r_BUSER(1'b0),
        .m_axi_INPUT_r_BVALID(m_axi_INPUT_r_BVALID),
        .m_axi_INPUT_r_RDATA(m_axi_INPUT_r_RDATA),
        .m_axi_INPUT_r_RID(1'b0),
        .m_axi_INPUT_r_RLAST(m_axi_INPUT_r_RLAST),
        .m_axi_INPUT_r_RREADY(m_axi_INPUT_r_RREADY),
        .m_axi_INPUT_r_RRESP(m_axi_INPUT_r_RRESP),
        .m_axi_INPUT_r_RUSER(1'b0),
        .m_axi_INPUT_r_RVALID(m_axi_INPUT_r_RVALID),
        .m_axi_INPUT_r_WDATA(m_axi_INPUT_r_WDATA),
        .m_axi_INPUT_r_WID(NLW_inst_m_axi_INPUT_r_WID_UNCONNECTED[0]),
        .m_axi_INPUT_r_WLAST(m_axi_INPUT_r_WLAST),
        .m_axi_INPUT_r_WREADY(m_axi_INPUT_r_WREADY),
        .m_axi_INPUT_r_WSTRB(m_axi_INPUT_r_WSTRB),
        .m_axi_INPUT_r_WUSER(NLW_inst_m_axi_INPUT_r_WUSER_UNCONNECTED[0]),
        .m_axi_INPUT_r_WVALID(m_axi_INPUT_r_WVALID),
        .m_axi_OUTPUT_r_ARADDR(m_axi_OUTPUT_r_ARADDR),
        .m_axi_OUTPUT_r_ARBURST(m_axi_OUTPUT_r_ARBURST),
        .m_axi_OUTPUT_r_ARCACHE(m_axi_OUTPUT_r_ARCACHE),
        .m_axi_OUTPUT_r_ARID(NLW_inst_m_axi_OUTPUT_r_ARID_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_ARLEN(m_axi_OUTPUT_r_ARLEN),
        .m_axi_OUTPUT_r_ARLOCK(m_axi_OUTPUT_r_ARLOCK),
        .m_axi_OUTPUT_r_ARPROT(m_axi_OUTPUT_r_ARPROT),
        .m_axi_OUTPUT_r_ARQOS(m_axi_OUTPUT_r_ARQOS),
        .m_axi_OUTPUT_r_ARREADY(m_axi_OUTPUT_r_ARREADY),
        .m_axi_OUTPUT_r_ARREGION(m_axi_OUTPUT_r_ARREGION),
        .m_axi_OUTPUT_r_ARSIZE(m_axi_OUTPUT_r_ARSIZE),
        .m_axi_OUTPUT_r_ARUSER(NLW_inst_m_axi_OUTPUT_r_ARUSER_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_ARVALID(m_axi_OUTPUT_r_ARVALID),
        .m_axi_OUTPUT_r_AWADDR(m_axi_OUTPUT_r_AWADDR),
        .m_axi_OUTPUT_r_AWBURST(m_axi_OUTPUT_r_AWBURST),
        .m_axi_OUTPUT_r_AWCACHE(m_axi_OUTPUT_r_AWCACHE),
        .m_axi_OUTPUT_r_AWID(NLW_inst_m_axi_OUTPUT_r_AWID_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_AWLEN(m_axi_OUTPUT_r_AWLEN),
        .m_axi_OUTPUT_r_AWLOCK(m_axi_OUTPUT_r_AWLOCK),
        .m_axi_OUTPUT_r_AWPROT(m_axi_OUTPUT_r_AWPROT),
        .m_axi_OUTPUT_r_AWQOS(m_axi_OUTPUT_r_AWQOS),
        .m_axi_OUTPUT_r_AWREADY(m_axi_OUTPUT_r_AWREADY),
        .m_axi_OUTPUT_r_AWREGION(m_axi_OUTPUT_r_AWREGION),
        .m_axi_OUTPUT_r_AWSIZE(m_axi_OUTPUT_r_AWSIZE),
        .m_axi_OUTPUT_r_AWUSER(NLW_inst_m_axi_OUTPUT_r_AWUSER_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_AWVALID(m_axi_OUTPUT_r_AWVALID),
        .m_axi_OUTPUT_r_BID(1'b0),
        .m_axi_OUTPUT_r_BREADY(m_axi_OUTPUT_r_BREADY),
        .m_axi_OUTPUT_r_BRESP(m_axi_OUTPUT_r_BRESP),
        .m_axi_OUTPUT_r_BUSER(1'b0),
        .m_axi_OUTPUT_r_BVALID(m_axi_OUTPUT_r_BVALID),
        .m_axi_OUTPUT_r_RDATA(m_axi_OUTPUT_r_RDATA),
        .m_axi_OUTPUT_r_RID(1'b0),
        .m_axi_OUTPUT_r_RLAST(m_axi_OUTPUT_r_RLAST),
        .m_axi_OUTPUT_r_RREADY(m_axi_OUTPUT_r_RREADY),
        .m_axi_OUTPUT_r_RRESP(m_axi_OUTPUT_r_RRESP),
        .m_axi_OUTPUT_r_RUSER(1'b0),
        .m_axi_OUTPUT_r_RVALID(m_axi_OUTPUT_r_RVALID),
        .m_axi_OUTPUT_r_WDATA(m_axi_OUTPUT_r_WDATA),
        .m_axi_OUTPUT_r_WID(NLW_inst_m_axi_OUTPUT_r_WID_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_WLAST(m_axi_OUTPUT_r_WLAST),
        .m_axi_OUTPUT_r_WREADY(m_axi_OUTPUT_r_WREADY),
        .m_axi_OUTPUT_r_WSTRB(m_axi_OUTPUT_r_WSTRB),
        .m_axi_OUTPUT_r_WUSER(NLW_inst_m_axi_OUTPUT_r_WUSER_UNCONNECTED[0]),
        .m_axi_OUTPUT_r_WVALID(m_axi_OUTPUT_r_WVALID),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARREADY(s_axi_CTRL_BUS_ARREADY),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWREADY(s_axi_CTRL_BUS_AWREADY),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_BRESP(s_axi_CTRL_BUS_BRESP),
        .s_axi_CTRL_BUS_BVALID(s_axi_CTRL_BUS_BVALID),
        .s_axi_CTRL_BUS_RDATA(s_axi_CTRL_BUS_RDATA),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RRESP(s_axi_CTRL_BUS_RRESP),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA(s_axi_CTRL_BUS_WDATA),
        .s_axi_CTRL_BUS_WREADY(s_axi_CTRL_BUS_WREADY),
        .s_axi_CTRL_BUS_WSTRB(s_axi_CTRL_BUS_WSTRB),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_INPUT_R_ADDR_WIDTH = "32" *) (* C_M_AXI_INPUT_R_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_INPUT_R_AWUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_R_BUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_R_CACHE_VALUE = "3" *) 
(* C_M_AXI_INPUT_R_DATA_WIDTH = "32" *) (* C_M_AXI_INPUT_R_ID_WIDTH = "1" *) (* C_M_AXI_INPUT_R_PROT_VALUE = "0" *) 
(* C_M_AXI_INPUT_R_RUSER_WIDTH = "1" *) (* C_M_AXI_INPUT_R_USER_VALUE = "0" *) (* C_M_AXI_INPUT_R_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_INPUT_R_WUSER_WIDTH = "1" *) (* C_M_AXI_OUTPUT_R_ADDR_WIDTH = "32" *) (* C_M_AXI_OUTPUT_R_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_OUTPUT_R_AWUSER_WIDTH = "1" *) (* C_M_AXI_OUTPUT_R_BUSER_WIDTH = "1" *) (* C_M_AXI_OUTPUT_R_CACHE_VALUE = "3" *) 
(* C_M_AXI_OUTPUT_R_DATA_WIDTH = "32" *) (* C_M_AXI_OUTPUT_R_ID_WIDTH = "1" *) (* C_M_AXI_OUTPUT_R_PROT_VALUE = "0" *) 
(* C_M_AXI_OUTPUT_R_RUSER_WIDTH = "1" *) (* C_M_AXI_OUTPUT_R_USER_VALUE = "0" *) (* C_M_AXI_OUTPUT_R_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_OUTPUT_R_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CTRL_BUS_ADDR_WIDTH = "5" *) 
(* C_S_AXI_CTRL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "27'b000000000000000000100000000" *) (* ap_ST_fsm_pp1_stage0 = "27'b000000000000000100000000000" *) 
(* ap_ST_fsm_pp2_stage0 = "27'b000000100000000000000000000" *) (* ap_ST_fsm_pp3_stage0 = "27'b000010000000000000000000000" *) (* ap_ST_fsm_pp3_stage1 = "27'b000100000000000000000000000" *) 
(* ap_ST_fsm_pp3_stage2 = "27'b001000000000000000000000000" *) (* ap_ST_fsm_pp3_stage3 = "27'b010000000000000000000000000" *) (* ap_ST_fsm_state1 = "27'b000000000000000000000000001" *) 
(* ap_ST_fsm_state12 = "27'b000000000000000001000000000" *) (* ap_ST_fsm_state13 = "27'b000000000000000010000000000" *) (* ap_ST_fsm_state16 = "27'b000000000000001000000000000" *) 
(* ap_ST_fsm_state17 = "27'b000000000000010000000000000" *) (* ap_ST_fsm_state18 = "27'b000000000000100000000000000" *) (* ap_ST_fsm_state19 = "27'b000000000001000000000000000" *) 
(* ap_ST_fsm_state2 = "27'b000000000000000000000000010" *) (* ap_ST_fsm_state20 = "27'b000000000010000000000000000" *) (* ap_ST_fsm_state21 = "27'b000000000100000000000000000" *) 
(* ap_ST_fsm_state22 = "27'b000000001000000000000000000" *) (* ap_ST_fsm_state23 = "27'b000000010000000000000000000" *) (* ap_ST_fsm_state27 = "27'b000001000000000000000000000" *) 
(* ap_ST_fsm_state3 = "27'b000000000000000000000000100" *) (* ap_ST_fsm_state4 = "27'b000000000000000000000001000" *) (* ap_ST_fsm_state43 = "27'b100000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "27'b000000000000000000000010000" *) (* ap_ST_fsm_state6 = "27'b000000000000000000000100000" *) (* ap_ST_fsm_state7 = "27'b000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "27'b000000000000000000010000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new
   (ap_clk,
    ap_rst_n,
    m_axi_INPUT_r_AWVALID,
    m_axi_INPUT_r_AWREADY,
    m_axi_INPUT_r_AWADDR,
    m_axi_INPUT_r_AWID,
    m_axi_INPUT_r_AWLEN,
    m_axi_INPUT_r_AWSIZE,
    m_axi_INPUT_r_AWBURST,
    m_axi_INPUT_r_AWLOCK,
    m_axi_INPUT_r_AWCACHE,
    m_axi_INPUT_r_AWPROT,
    m_axi_INPUT_r_AWQOS,
    m_axi_INPUT_r_AWREGION,
    m_axi_INPUT_r_AWUSER,
    m_axi_INPUT_r_WVALID,
    m_axi_INPUT_r_WREADY,
    m_axi_INPUT_r_WDATA,
    m_axi_INPUT_r_WSTRB,
    m_axi_INPUT_r_WLAST,
    m_axi_INPUT_r_WID,
    m_axi_INPUT_r_WUSER,
    m_axi_INPUT_r_ARVALID,
    m_axi_INPUT_r_ARREADY,
    m_axi_INPUT_r_ARADDR,
    m_axi_INPUT_r_ARID,
    m_axi_INPUT_r_ARLEN,
    m_axi_INPUT_r_ARSIZE,
    m_axi_INPUT_r_ARBURST,
    m_axi_INPUT_r_ARLOCK,
    m_axi_INPUT_r_ARCACHE,
    m_axi_INPUT_r_ARPROT,
    m_axi_INPUT_r_ARQOS,
    m_axi_INPUT_r_ARREGION,
    m_axi_INPUT_r_ARUSER,
    m_axi_INPUT_r_RVALID,
    m_axi_INPUT_r_RREADY,
    m_axi_INPUT_r_RDATA,
    m_axi_INPUT_r_RLAST,
    m_axi_INPUT_r_RID,
    m_axi_INPUT_r_RUSER,
    m_axi_INPUT_r_RRESP,
    m_axi_INPUT_r_BVALID,
    m_axi_INPUT_r_BREADY,
    m_axi_INPUT_r_BRESP,
    m_axi_INPUT_r_BID,
    m_axi_INPUT_r_BUSER,
    m_axi_OUTPUT_r_AWVALID,
    m_axi_OUTPUT_r_AWREADY,
    m_axi_OUTPUT_r_AWADDR,
    m_axi_OUTPUT_r_AWID,
    m_axi_OUTPUT_r_AWLEN,
    m_axi_OUTPUT_r_AWSIZE,
    m_axi_OUTPUT_r_AWBURST,
    m_axi_OUTPUT_r_AWLOCK,
    m_axi_OUTPUT_r_AWCACHE,
    m_axi_OUTPUT_r_AWPROT,
    m_axi_OUTPUT_r_AWQOS,
    m_axi_OUTPUT_r_AWREGION,
    m_axi_OUTPUT_r_AWUSER,
    m_axi_OUTPUT_r_WVALID,
    m_axi_OUTPUT_r_WREADY,
    m_axi_OUTPUT_r_WDATA,
    m_axi_OUTPUT_r_WSTRB,
    m_axi_OUTPUT_r_WLAST,
    m_axi_OUTPUT_r_WID,
    m_axi_OUTPUT_r_WUSER,
    m_axi_OUTPUT_r_ARVALID,
    m_axi_OUTPUT_r_ARREADY,
    m_axi_OUTPUT_r_ARADDR,
    m_axi_OUTPUT_r_ARID,
    m_axi_OUTPUT_r_ARLEN,
    m_axi_OUTPUT_r_ARSIZE,
    m_axi_OUTPUT_r_ARBURST,
    m_axi_OUTPUT_r_ARLOCK,
    m_axi_OUTPUT_r_ARCACHE,
    m_axi_OUTPUT_r_ARPROT,
    m_axi_OUTPUT_r_ARQOS,
    m_axi_OUTPUT_r_ARREGION,
    m_axi_OUTPUT_r_ARUSER,
    m_axi_OUTPUT_r_RVALID,
    m_axi_OUTPUT_r_RREADY,
    m_axi_OUTPUT_r_RDATA,
    m_axi_OUTPUT_r_RLAST,
    m_axi_OUTPUT_r_RID,
    m_axi_OUTPUT_r_RUSER,
    m_axi_OUTPUT_r_RRESP,
    m_axi_OUTPUT_r_BVALID,
    m_axi_OUTPUT_r_BREADY,
    m_axi_OUTPUT_r_BRESP,
    m_axi_OUTPUT_r_BID,
    m_axi_OUTPUT_r_BUSER,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWREADY,
    s_axi_CTRL_BUS_AWADDR,
    s_axi_CTRL_BUS_WVALID,
    s_axi_CTRL_BUS_WREADY,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_ARREADY,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_RDATA,
    s_axi_CTRL_BUS_RRESP,
    s_axi_CTRL_BUS_BVALID,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_INPUT_r_AWVALID;
  input m_axi_INPUT_r_AWREADY;
  output [31:0]m_axi_INPUT_r_AWADDR;
  output [0:0]m_axi_INPUT_r_AWID;
  output [7:0]m_axi_INPUT_r_AWLEN;
  output [2:0]m_axi_INPUT_r_AWSIZE;
  output [1:0]m_axi_INPUT_r_AWBURST;
  output [1:0]m_axi_INPUT_r_AWLOCK;
  output [3:0]m_axi_INPUT_r_AWCACHE;
  output [2:0]m_axi_INPUT_r_AWPROT;
  output [3:0]m_axi_INPUT_r_AWQOS;
  output [3:0]m_axi_INPUT_r_AWREGION;
  output [0:0]m_axi_INPUT_r_AWUSER;
  output m_axi_INPUT_r_WVALID;
  input m_axi_INPUT_r_WREADY;
  output [31:0]m_axi_INPUT_r_WDATA;
  output [3:0]m_axi_INPUT_r_WSTRB;
  output m_axi_INPUT_r_WLAST;
  output [0:0]m_axi_INPUT_r_WID;
  output [0:0]m_axi_INPUT_r_WUSER;
  output m_axi_INPUT_r_ARVALID;
  input m_axi_INPUT_r_ARREADY;
  output [31:0]m_axi_INPUT_r_ARADDR;
  output [0:0]m_axi_INPUT_r_ARID;
  output [7:0]m_axi_INPUT_r_ARLEN;
  output [2:0]m_axi_INPUT_r_ARSIZE;
  output [1:0]m_axi_INPUT_r_ARBURST;
  output [1:0]m_axi_INPUT_r_ARLOCK;
  output [3:0]m_axi_INPUT_r_ARCACHE;
  output [2:0]m_axi_INPUT_r_ARPROT;
  output [3:0]m_axi_INPUT_r_ARQOS;
  output [3:0]m_axi_INPUT_r_ARREGION;
  output [0:0]m_axi_INPUT_r_ARUSER;
  input m_axi_INPUT_r_RVALID;
  output m_axi_INPUT_r_RREADY;
  input [31:0]m_axi_INPUT_r_RDATA;
  input m_axi_INPUT_r_RLAST;
  input [0:0]m_axi_INPUT_r_RID;
  input [0:0]m_axi_INPUT_r_RUSER;
  input [1:0]m_axi_INPUT_r_RRESP;
  input m_axi_INPUT_r_BVALID;
  output m_axi_INPUT_r_BREADY;
  input [1:0]m_axi_INPUT_r_BRESP;
  input [0:0]m_axi_INPUT_r_BID;
  input [0:0]m_axi_INPUT_r_BUSER;
  output m_axi_OUTPUT_r_AWVALID;
  input m_axi_OUTPUT_r_AWREADY;
  output [31:0]m_axi_OUTPUT_r_AWADDR;
  output [0:0]m_axi_OUTPUT_r_AWID;
  output [7:0]m_axi_OUTPUT_r_AWLEN;
  output [2:0]m_axi_OUTPUT_r_AWSIZE;
  output [1:0]m_axi_OUTPUT_r_AWBURST;
  output [1:0]m_axi_OUTPUT_r_AWLOCK;
  output [3:0]m_axi_OUTPUT_r_AWCACHE;
  output [2:0]m_axi_OUTPUT_r_AWPROT;
  output [3:0]m_axi_OUTPUT_r_AWQOS;
  output [3:0]m_axi_OUTPUT_r_AWREGION;
  output [0:0]m_axi_OUTPUT_r_AWUSER;
  output m_axi_OUTPUT_r_WVALID;
  input m_axi_OUTPUT_r_WREADY;
  output [31:0]m_axi_OUTPUT_r_WDATA;
  output [3:0]m_axi_OUTPUT_r_WSTRB;
  output m_axi_OUTPUT_r_WLAST;
  output [0:0]m_axi_OUTPUT_r_WID;
  output [0:0]m_axi_OUTPUT_r_WUSER;
  output m_axi_OUTPUT_r_ARVALID;
  input m_axi_OUTPUT_r_ARREADY;
  output [31:0]m_axi_OUTPUT_r_ARADDR;
  output [0:0]m_axi_OUTPUT_r_ARID;
  output [7:0]m_axi_OUTPUT_r_ARLEN;
  output [2:0]m_axi_OUTPUT_r_ARSIZE;
  output [1:0]m_axi_OUTPUT_r_ARBURST;
  output [1:0]m_axi_OUTPUT_r_ARLOCK;
  output [3:0]m_axi_OUTPUT_r_ARCACHE;
  output [2:0]m_axi_OUTPUT_r_ARPROT;
  output [3:0]m_axi_OUTPUT_r_ARQOS;
  output [3:0]m_axi_OUTPUT_r_ARREGION;
  output [0:0]m_axi_OUTPUT_r_ARUSER;
  input m_axi_OUTPUT_r_RVALID;
  output m_axi_OUTPUT_r_RREADY;
  input [31:0]m_axi_OUTPUT_r_RDATA;
  input m_axi_OUTPUT_r_RLAST;
  input [0:0]m_axi_OUTPUT_r_RID;
  input [0:0]m_axi_OUTPUT_r_RUSER;
  input [1:0]m_axi_OUTPUT_r_RRESP;
  input m_axi_OUTPUT_r_BVALID;
  output m_axi_OUTPUT_r_BREADY;
  input [1:0]m_axi_OUTPUT_r_BRESP;
  input [0:0]m_axi_OUTPUT_r_BID;
  input [0:0]m_axi_OUTPUT_r_BUSER;
  input s_axi_CTRL_BUS_AWVALID;
  output s_axi_CTRL_BUS_AWREADY;
  input [4:0]s_axi_CTRL_BUS_AWADDR;
  input s_axi_CTRL_BUS_WVALID;
  output s_axi_CTRL_BUS_WREADY;
  input [31:0]s_axi_CTRL_BUS_WDATA;
  input [3:0]s_axi_CTRL_BUS_WSTRB;
  input s_axi_CTRL_BUS_ARVALID;
  output s_axi_CTRL_BUS_ARREADY;
  input [4:0]s_axi_CTRL_BUS_ARADDR;
  output s_axi_CTRL_BUS_RVALID;
  input s_axi_CTRL_BUS_RREADY;
  output [31:0]s_axi_CTRL_BUS_RDATA;
  output [1:0]s_axi_CTRL_BUS_RRESP;
  output s_axi_CTRL_BUS_BVALID;
  input s_axi_CTRL_BUS_BREADY;
  output [1:0]s_axi_CTRL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]INPUT_addr_1_reg_941;
  wire \INPUT_addr_1_reg_941[12]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[12]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[12]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941[12]_i_5_n_2 ;
  wire \INPUT_addr_1_reg_941[16]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[16]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[16]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941[16]_i_5_n_2 ;
  wire \INPUT_addr_1_reg_941[20]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[20]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[20]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941[20]_i_5_n_2 ;
  wire \INPUT_addr_1_reg_941[24]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[24]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[24]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941[24]_i_5_n_2 ;
  wire \INPUT_addr_1_reg_941[28]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[28]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[28]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941[28]_i_5_n_2 ;
  wire \INPUT_addr_1_reg_941[31]_i_2_n_2 ;
  wire \INPUT_addr_1_reg_941[31]_i_3_n_2 ;
  wire \INPUT_addr_1_reg_941[31]_i_4_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[12]_i_1_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[12]_i_1_n_3 ;
  wire \INPUT_addr_1_reg_941_reg[12]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[12]_i_1_n_5 ;
  wire \INPUT_addr_1_reg_941_reg[16]_i_1_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[16]_i_1_n_3 ;
  wire \INPUT_addr_1_reg_941_reg[16]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[16]_i_1_n_5 ;
  wire \INPUT_addr_1_reg_941_reg[20]_i_1_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[20]_i_1_n_3 ;
  wire \INPUT_addr_1_reg_941_reg[20]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[20]_i_1_n_5 ;
  wire \INPUT_addr_1_reg_941_reg[24]_i_1_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[24]_i_1_n_3 ;
  wire \INPUT_addr_1_reg_941_reg[24]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[24]_i_1_n_5 ;
  wire \INPUT_addr_1_reg_941_reg[28]_i_1_n_2 ;
  wire \INPUT_addr_1_reg_941_reg[28]_i_1_n_3 ;
  wire \INPUT_addr_1_reg_941_reg[28]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[28]_i_1_n_5 ;
  wire \INPUT_addr_1_reg_941_reg[31]_i_1_n_4 ;
  wire \INPUT_addr_1_reg_941_reg[31]_i_1_n_5 ;
  wire [7:0]INPUT_r_RDATA;
  wire INPUT_r_RREADY;
  wire I_RREADY1;
  wire [31:0]OUTPUT_addr_1_reg_1102;
  wire OUTPUT_addr_1_reg_11020;
  wire [31:0]OUTPUT_addr_reg_1092;
  wire OUTPUT_addr_reg_10920;
  wire \OUTPUT_addr_reg_1092[11]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[11]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[11]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[11]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[15]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[15]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[15]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[15]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[19]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[19]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[19]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[19]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[23]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[23]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[23]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[23]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[27]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[27]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[27]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[27]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[31]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[31]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[31]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[31]_i_6_n_2 ;
  wire \OUTPUT_addr_reg_1092[3]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[3]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[3]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[3]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092[7]_i_2_n_2 ;
  wire \OUTPUT_addr_reg_1092[7]_i_3_n_2 ;
  wire \OUTPUT_addr_reg_1092[7]_i_4_n_2 ;
  wire \OUTPUT_addr_reg_1092[7]_i_5_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[11]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[11]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[11]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[11]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[15]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[15]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[15]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[15]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[19]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[19]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[19]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[19]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[23]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[23]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[23]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[23]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[27]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[27]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[27]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[27]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[31]_i_2_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[31]_i_2_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[31]_i_2_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[3]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[3]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[3]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[3]_i_1_n_5 ;
  wire \OUTPUT_addr_reg_1092_reg[7]_i_1_n_2 ;
  wire \OUTPUT_addr_reg_1092_reg[7]_i_1_n_3 ;
  wire \OUTPUT_addr_reg_1092_reg[7]_i_1_n_4 ;
  wire \OUTPUT_addr_reg_1092_reg[7]_i_1_n_5 ;
  wire abscond4_reg_1068;
  wire abscond4_reg_10680;
  wire \abscond4_reg_1068[0]_i_2_n_2 ;
  wire \abscond4_reg_1068[0]_i_3_n_2 ;
  wire abscond_fu_732_p2;
  wire abscond_reg_1057;
  wire \abscond_reg_1057[0]_i_2_n_2 ;
  wire \ap_CS_fsm[11]_i_2_n_2 ;
  wire \ap_CS_fsm[12]_i_2_n_2 ;
  wire \ap_CS_fsm[12]_i_3_n_2 ;
  wire \ap_CS_fsm[12]_i_4_n_2 ;
  wire \ap_CS_fsm[12]_i_5_n_2 ;
  wire \ap_CS_fsm[12]_i_6_n_2 ;
  wire \ap_CS_fsm[12]_i_7_n_2 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_5_n_2 ;
  wire \ap_CS_fsm[1]_i_6_n_2 ;
  wire \ap_CS_fsm[1]_i_7_n_2 ;
  wire \ap_CS_fsm[1]_i_8_n_2 ;
  wire \ap_CS_fsm[20]_i_2_n_2 ;
  wire \ap_CS_fsm[20]_i_3_n_2 ;
  wire \ap_CS_fsm[20]_i_4_n_2 ;
  wire \ap_CS_fsm[21]_i_3_n_2 ;
  wire \ap_CS_fsm[23]_i_3_n_2 ;
  wire \ap_CS_fsm[26]_i_3_n_2 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp3_stage1;
  wire ap_CS_fsm_pp3_stage2;
  wire ap_CS_fsm_pp3_stage3;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state8;
  wire [26:0]ap_NS_fsm;
  wire ap_NS_fsm163_out;
  wire ap_NS_fsm171_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_2_n_2;
  wire ap_enable_reg_pp0_iter1_reg_n_2;
  wire ap_enable_reg_pp0_iter2_reg_n_2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_2;
  wire ap_enable_reg_pp1_iter0_i_2_n_2;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_2;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1_reg_n_2;
  wire ap_enable_reg_pp2_iter2_reg_n_2;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_i_1_n_2;
  wire ap_enable_reg_pp3_iter1_reg_n_2;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1_n_2;
  wire ap_enable_reg_pp3_iter3_reg_n_2;
  wire ap_reg_ioackin_INPUT_r_ARREADY;
  wire ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2;
  wire ap_reg_ioackin_OUTPUT_r_AWREADY;
  wire ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2;
  wire ap_reg_ioackin_OUTPUT_r_WREADY;
  wire ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2;
  wire ap_reg_pp0_iter1_exitcond6_reg_903;
  wire [11:0]ap_reg_pp0_iter1_indvar_reg_299;
  wire ap_reg_pp2_iter1_exitcond3_reg_947;
  wire [10:0]ap_reg_pp2_iter1_tmp_9_reg_956_reg__0;
  wire ap_reg_pp3_iter1_exitcond_reg_961;
  wire [9:0]ap_reg_pp3_iter1_posx_assign_reg_346;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [9:0]data1;
  wire [11:9]data4;
  wire exitcond1_reg_927;
  wire \exitcond1_reg_927[0]_i_1_n_2 ;
  wire exitcond3_fu_480_p2;
  wire \exitcond3_reg_947_reg_n_2_[0] ;
  wire exitcond6_fu_393_p2;
  wire \exitcond6_reg_903[0]_i_3_n_2 ;
  wire \exitcond6_reg_903[0]_i_4_n_2 ;
  wire \exitcond6_reg_903[0]_i_5_n_2 ;
  wire \exitcond6_reg_903[0]_i_6_n_2 ;
  wire \exitcond6_reg_903[0]_i_7_n_2 ;
  wire \exitcond6_reg_903_reg_n_2_[0] ;
  wire exitcond_fu_515_p2;
  wire \exitcond_reg_961[0]_i_3_n_2 ;
  wire \exitcond_reg_961[0]_i_4_n_2 ;
  wire \exitcond_reg_961_reg_n_2_[0] ;
  wire [8:0]i_1_fu_869_p2;
  wire \i_reg_311[8]_i_2_n_2 ;
  wire [8:0]i_reg_311_reg__0;
  wire icmp_reg_1088;
  wire \icmp_reg_1088[0]_i_1_n_2 ;
  wire \icmp_reg_1088[0]_i_2_n_2 ;
  wire indvar1_reg_335;
  wire indvar1_reg_3350;
  wire \indvar1_reg_335[10]_i_4_n_2 ;
  wire [10:0]indvar1_reg_335_reg__0;
  wire [10:0]indvar_next1_fu_486_p2;
  wire indvar_next_reg_9070;
  wire \indvar_next_reg_907[0]_i_3_n_2 ;
  wire \indvar_next_reg_907[0]_i_4_n_2 ;
  wire \indvar_next_reg_907[0]_i_5_n_2 ;
  wire \indvar_next_reg_907[0]_i_6_n_2 ;
  wire \indvar_next_reg_907[4]_i_2_n_2 ;
  wire \indvar_next_reg_907[4]_i_3_n_2 ;
  wire \indvar_next_reg_907[4]_i_4_n_2 ;
  wire \indvar_next_reg_907[4]_i_5_n_2 ;
  wire \indvar_next_reg_907[8]_i_2_n_2 ;
  wire \indvar_next_reg_907[8]_i_3_n_2 ;
  wire \indvar_next_reg_907[8]_i_4_n_2 ;
  wire \indvar_next_reg_907[8]_i_5_n_2 ;
  wire [11:0]indvar_next_reg_907_reg;
  wire \indvar_next_reg_907_reg[0]_i_2_n_2 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_3 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_4 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_5 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_6 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_7 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_8 ;
  wire \indvar_next_reg_907_reg[0]_i_2_n_9 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_2 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_3 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_4 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_5 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_6 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_7 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_8 ;
  wire \indvar_next_reg_907_reg[4]_i_1_n_9 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_3 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_4 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_5 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_6 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_7 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_8 ;
  wire \indvar_next_reg_907_reg[8]_i_1_n_9 ;
  wire indvar_reg_299;
  wire \indvar_reg_299_reg_n_2_[0] ;
  wire \indvar_reg_299_reg_n_2_[10] ;
  wire \indvar_reg_299_reg_n_2_[11] ;
  wire \indvar_reg_299_reg_n_2_[1] ;
  wire \indvar_reg_299_reg_n_2_[2] ;
  wire \indvar_reg_299_reg_n_2_[3] ;
  wire \indvar_reg_299_reg_n_2_[4] ;
  wire \indvar_reg_299_reg_n_2_[5] ;
  wire \indvar_reg_299_reg_n_2_[6] ;
  wire \indvar_reg_299_reg_n_2_[7] ;
  wire \indvar_reg_299_reg_n_2_[8] ;
  wire \indvar_reg_299_reg_n_2_[9] ;
  wire [31:9]input2_sum5_fu_465_p2;
  wire [31:0]input_r_r;
  wire [31:0]input_read_reg_880;
  wire interrupt;
  wire [9:0]j_reg_995;
  wire j_reg_9950;
  wire \k_1_reg_931[0]_i_6_n_2 ;
  wire \k_1_reg_931[8]_i_2_n_2 ;
  wire \k_1_reg_931[8]_i_3_n_2 ;
  wire \k_1_reg_931[8]_i_4_n_2 ;
  wire [11:0]k_1_reg_931_reg;
  wire \k_1_reg_931_reg[0]_i_2_n_2 ;
  wire \k_1_reg_931_reg[0]_i_2_n_3 ;
  wire \k_1_reg_931_reg[0]_i_2_n_4 ;
  wire \k_1_reg_931_reg[0]_i_2_n_5 ;
  wire \k_1_reg_931_reg[0]_i_2_n_6 ;
  wire \k_1_reg_931_reg[0]_i_2_n_7 ;
  wire \k_1_reg_931_reg[0]_i_2_n_8 ;
  wire \k_1_reg_931_reg[0]_i_2_n_9 ;
  wire \k_1_reg_931_reg[4]_i_1_n_2 ;
  wire \k_1_reg_931_reg[4]_i_1_n_3 ;
  wire \k_1_reg_931_reg[4]_i_1_n_4 ;
  wire \k_1_reg_931_reg[4]_i_1_n_5 ;
  wire \k_1_reg_931_reg[4]_i_1_n_6 ;
  wire \k_1_reg_931_reg[4]_i_1_n_7 ;
  wire \k_1_reg_931_reg[4]_i_1_n_8 ;
  wire \k_1_reg_931_reg[4]_i_1_n_9 ;
  wire \k_1_reg_931_reg[8]_i_1_n_3 ;
  wire \k_1_reg_931_reg[8]_i_1_n_4 ;
  wire \k_1_reg_931_reg[8]_i_1_n_5 ;
  wire \k_1_reg_931_reg[8]_i_1_n_6 ;
  wire \k_1_reg_931_reg[8]_i_1_n_7 ;
  wire \k_1_reg_931_reg[8]_i_1_n_8 ;
  wire \k_1_reg_931_reg[8]_i_1_n_9 ;
  wire [11:1]k_phi_fu_327_p4;
  wire [11:0]k_reg_323;
  wire \k_reg_323[0]_i_1_n_2 ;
  wire \k_reg_323[10]_i_1_n_2 ;
  wire \k_reg_323[11]_i_2_n_2 ;
  wire [31:2]\^m_axi_INPUT_r_ARADDR ;
  wire [3:0]\^m_axi_INPUT_r_ARLEN ;
  wire m_axi_INPUT_r_ARREADY;
  wire m_axi_INPUT_r_ARVALID;
  wire [31:0]m_axi_INPUT_r_RDATA;
  wire m_axi_INPUT_r_RLAST;
  wire m_axi_INPUT_r_RREADY;
  wire [1:0]m_axi_INPUT_r_RRESP;
  wire m_axi_INPUT_r_RVALID;
  wire [31:2]\^m_axi_OUTPUT_r_AWADDR ;
  wire [3:0]\^m_axi_OUTPUT_r_AWLEN ;
  wire m_axi_OUTPUT_r_AWREADY;
  wire m_axi_OUTPUT_r_AWVALID;
  wire m_axi_OUTPUT_r_BREADY;
  wire m_axi_OUTPUT_r_BVALID;
  wire m_axi_OUTPUT_r_RREADY;
  wire m_axi_OUTPUT_r_RVALID;
  wire [31:0]m_axi_OUTPUT_r_WDATA;
  wire m_axi_OUTPUT_r_WLAST;
  wire m_axi_OUTPUT_r_WREADY;
  wire [3:0]m_axi_OUTPUT_r_WSTRB;
  wire m_axi_OUTPUT_r_WVALID;
  wire [31:0]output4_sum7_fu_823_p2;
  wire [31:0]output_r_r;
  wire [31:0]output_read_reg_875;
  wire [3:0]p_0_in;
  wire [8:1]p_0_in1_in;
  wire p_25_in;
  wire p_42_in;
  wire p_43_in;
  wire p_44_in;
  wire position_fu_166;
  wire position_fu_1660;
  wire \position_fu_166[0]_i_4_n_2 ;
  wire \position_fu_166[0]_i_5_n_2 ;
  wire \position_fu_166[0]_i_6_n_2 ;
  wire \position_fu_166[0]_i_7_n_2 ;
  wire \position_fu_166[12]_i_2_n_2 ;
  wire \position_fu_166[12]_i_3_n_2 ;
  wire \position_fu_166[12]_i_4_n_2 ;
  wire \position_fu_166[12]_i_5_n_2 ;
  wire \position_fu_166[16]_i_2_n_2 ;
  wire \position_fu_166[16]_i_3_n_2 ;
  wire \position_fu_166[16]_i_4_n_2 ;
  wire \position_fu_166[16]_i_5_n_2 ;
  wire \position_fu_166[20]_i_2_n_2 ;
  wire \position_fu_166[20]_i_3_n_2 ;
  wire \position_fu_166[4]_i_2_n_2 ;
  wire \position_fu_166[4]_i_3_n_2 ;
  wire \position_fu_166[4]_i_4_n_2 ;
  wire \position_fu_166[4]_i_5_n_2 ;
  wire \position_fu_166[8]_i_2_n_2 ;
  wire \position_fu_166[8]_i_3_n_2 ;
  wire \position_fu_166[8]_i_4_n_2 ;
  wire \position_fu_166[8]_i_5_n_2 ;
  wire [21:0]position_fu_166_reg;
  wire \position_fu_166_reg[0]_i_3_n_2 ;
  wire \position_fu_166_reg[0]_i_3_n_3 ;
  wire \position_fu_166_reg[0]_i_3_n_4 ;
  wire \position_fu_166_reg[0]_i_3_n_5 ;
  wire \position_fu_166_reg[0]_i_3_n_6 ;
  wire \position_fu_166_reg[0]_i_3_n_7 ;
  wire \position_fu_166_reg[0]_i_3_n_8 ;
  wire \position_fu_166_reg[0]_i_3_n_9 ;
  wire \position_fu_166_reg[12]_i_1_n_2 ;
  wire \position_fu_166_reg[12]_i_1_n_3 ;
  wire \position_fu_166_reg[12]_i_1_n_4 ;
  wire \position_fu_166_reg[12]_i_1_n_5 ;
  wire \position_fu_166_reg[12]_i_1_n_6 ;
  wire \position_fu_166_reg[12]_i_1_n_7 ;
  wire \position_fu_166_reg[12]_i_1_n_8 ;
  wire \position_fu_166_reg[12]_i_1_n_9 ;
  wire \position_fu_166_reg[16]_i_1_n_2 ;
  wire \position_fu_166_reg[16]_i_1_n_3 ;
  wire \position_fu_166_reg[16]_i_1_n_4 ;
  wire \position_fu_166_reg[16]_i_1_n_5 ;
  wire \position_fu_166_reg[16]_i_1_n_6 ;
  wire \position_fu_166_reg[16]_i_1_n_7 ;
  wire \position_fu_166_reg[16]_i_1_n_8 ;
  wire \position_fu_166_reg[16]_i_1_n_9 ;
  wire \position_fu_166_reg[20]_i_1_n_5 ;
  wire \position_fu_166_reg[20]_i_1_n_8 ;
  wire \position_fu_166_reg[20]_i_1_n_9 ;
  wire \position_fu_166_reg[4]_i_1_n_2 ;
  wire \position_fu_166_reg[4]_i_1_n_3 ;
  wire \position_fu_166_reg[4]_i_1_n_4 ;
  wire \position_fu_166_reg[4]_i_1_n_5 ;
  wire \position_fu_166_reg[4]_i_1_n_6 ;
  wire \position_fu_166_reg[4]_i_1_n_7 ;
  wire \position_fu_166_reg[4]_i_1_n_8 ;
  wire \position_fu_166_reg[4]_i_1_n_9 ;
  wire \position_fu_166_reg[8]_i_1_n_2 ;
  wire \position_fu_166_reg[8]_i_1_n_3 ;
  wire \position_fu_166_reg[8]_i_1_n_4 ;
  wire \position_fu_166_reg[8]_i_1_n_5 ;
  wire \position_fu_166_reg[8]_i_1_n_6 ;
  wire \position_fu_166_reg[8]_i_1_n_7 ;
  wire \position_fu_166_reg[8]_i_1_n_8 ;
  wire \position_fu_166_reg[8]_i_1_n_9 ;
  wire \posx_assign_cast6_reg_965[0]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[1]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[2]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[3]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[4]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[5]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[6]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[7]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[8]_i_1_n_2 ;
  wire \posx_assign_cast6_reg_965[9]_i_2_n_2 ;
  wire posx_assign_cast6_reg_965_reg0;
  wire [9:0]posx_assign_cast6_reg_965_reg__0;
  wire posx_assign_cast_reg_980_reg0;
  wire [9:0]posx_assign_cast_reg_980_reg__0;
  wire posx_assign_reg_346;
  wire posx_assign_reg_3460;
  wire \posx_assign_reg_346_reg_n_2_[0] ;
  wire \posx_assign_reg_346_reg_n_2_[1] ;
  wire \posx_assign_reg_346_reg_n_2_[2] ;
  wire \posx_assign_reg_346_reg_n_2_[3] ;
  wire \posx_assign_reg_346_reg_n_2_[4] ;
  wire \posx_assign_reg_346_reg_n_2_[5] ;
  wire \posx_assign_reg_346_reg_n_2_[6] ;
  wire \posx_assign_reg_346_reg_n_2_[7] ;
  wire \posx_assign_reg_346_reg_n_2_[8] ;
  wire \posx_assign_reg_346_reg_n_2_[9] ;
  wire ram_reg_i_116_n_2;
  wire ram_reg_i_153_n_2;
  wire ram_reg_i_153_n_3;
  wire ram_reg_i_153_n_4;
  wire ram_reg_i_153_n_5;
  wire ram_reg_i_153_n_6;
  wire ram_reg_i_153_n_7;
  wire ram_reg_i_153_n_8;
  wire ram_reg_i_153_n_9;
  wire ram_reg_i_154_n_2;
  wire ram_reg_i_157_n_2;
  wire ram_reg_i_157_n_3;
  wire ram_reg_i_157_n_4;
  wire ram_reg_i_157_n_5;
  wire ram_reg_i_157_n_6;
  wire ram_reg_i_157_n_7;
  wire ram_reg_i_157_n_8;
  wire ram_reg_i_157_n_9;
  wire ram_reg_i_167_n_2;
  wire ram_reg_i_168_n_2;
  wire ram_reg_i_169_n_2;
  wire ram_reg_i_170_n_2;
  wire ram_reg_i_171_n_2;
  wire ram_reg_i_172_n_2;
  wire ram_reg_i_173_n_2;
  wire ram_reg_i_174_n_2;
  wire ram_reg_i_40_n_4;
  wire ram_reg_i_40_n_5;
  wire ram_reg_i_82_n_4;
  wire ram_reg_i_82_n_9;
  wire [7:0]reg_361;
  wire reg_367;
  wire reg_372;
  wire \reg_372_reg_n_2_[0] ;
  wire \reg_372_reg_n_2_[1] ;
  wire \reg_372_reg_n_2_[2] ;
  wire \reg_372_reg_n_2_[3] ;
  wire \reg_372_reg_n_2_[4] ;
  wire \reg_372_reg_n_2_[5] ;
  wire \reg_372_reg_n_2_[6] ;
  wire \reg_372_reg_n_2_[7] ;
  wire [10:0]res_1_fu_741_p2;
  wire [8:0]res_1_i_fu_624_p2;
  wire [8:0]res_1_i_reg_1015;
  wire res_1_i_reg_10150;
  wire \res_1_i_reg_1015[3]_i_2_n_2 ;
  wire \res_1_i_reg_1015[3]_i_3_n_2 ;
  wire \res_1_i_reg_1015[3]_i_4_n_2 ;
  wire \res_1_i_reg_1015[3]_i_5_n_2 ;
  wire \res_1_i_reg_1015[7]_i_2_n_2 ;
  wire \res_1_i_reg_1015[7]_i_3_n_2 ;
  wire \res_1_i_reg_1015[7]_i_4_n_2 ;
  wire \res_1_i_reg_1015[7]_i_5_n_2 ;
  wire \res_1_i_reg_1015_reg[3]_i_1_n_2 ;
  wire \res_1_i_reg_1015_reg[3]_i_1_n_3 ;
  wire \res_1_i_reg_1015_reg[3]_i_1_n_4 ;
  wire \res_1_i_reg_1015_reg[3]_i_1_n_5 ;
  wire \res_1_i_reg_1015_reg[7]_i_1_n_2 ;
  wire \res_1_i_reg_1015_reg[7]_i_1_n_3 ;
  wire \res_1_i_reg_1015_reg[7]_i_1_n_4 ;
  wire \res_1_i_reg_1015_reg[7]_i_1_n_5 ;
  wire [10:0]res_1_reg_1062;
  wire \res_1_reg_1062[10]_i_2_n_2 ;
  wire \res_1_reg_1062[10]_i_3_n_2 ;
  wire \res_1_reg_1062[10]_i_4_n_2 ;
  wire \res_1_reg_1062[10]_i_5_n_2 ;
  wire \res_1_reg_1062[3]_i_2_n_2 ;
  wire \res_1_reg_1062[3]_i_3_n_2 ;
  wire \res_1_reg_1062[3]_i_4_n_2 ;
  wire \res_1_reg_1062[3]_i_5_n_2 ;
  wire \res_1_reg_1062[3]_i_6_n_2 ;
  wire \res_1_reg_1062[3]_i_7_n_2 ;
  wire \res_1_reg_1062[3]_i_8_n_2 ;
  wire \res_1_reg_1062[7]_i_2_n_2 ;
  wire \res_1_reg_1062[7]_i_3_n_2 ;
  wire \res_1_reg_1062[7]_i_4_n_2 ;
  wire \res_1_reg_1062[7]_i_5_n_2 ;
  wire \res_1_reg_1062[7]_i_6_n_2 ;
  wire \res_1_reg_1062[7]_i_7_n_2 ;
  wire \res_1_reg_1062[7]_i_8_n_2 ;
  wire \res_1_reg_1062[7]_i_9_n_2 ;
  wire \res_1_reg_1062_reg[10]_i_1_n_4 ;
  wire \res_1_reg_1062_reg[10]_i_1_n_5 ;
  wire \res_1_reg_1062_reg[3]_i_1_n_2 ;
  wire \res_1_reg_1062_reg[3]_i_1_n_3 ;
  wire \res_1_reg_1062_reg[3]_i_1_n_4 ;
  wire \res_1_reg_1062_reg[3]_i_1_n_5 ;
  wire \res_1_reg_1062_reg[7]_i_1_n_2 ;
  wire \res_1_reg_1062_reg[7]_i_1_n_3 ;
  wire \res_1_reg_1062_reg[7]_i_1_n_4 ;
  wire \res_1_reg_1062_reg[7]_i_1_n_5 ;
  wire [10:0]res_3_i_fu_726_p2;
  wire [10:0]res_3_i_reg_1052;
  wire \res_3_i_reg_1052[3]_i_7_n_2 ;
  wire [10:0]res_fu_687_p2;
  wire [10:0]res_reg_1045;
  wire \res_reg_1045[3]_i_8_n_2 ;
  wire [4:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [4:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWREADY;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire s_axi_CTRL_BUS_BVALID;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire s_axi_CTRL_BUS_WREADY;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire small_input_U_n_42;
  wire small_input_U_n_48;
  wire small_input_U_n_49;
  wire small_input_U_n_50;
  wire small_input_U_n_51;
  wire small_input_U_n_52;
  wire small_input_U_n_53;
  wire small_input_U_n_54;
  wire small_input_U_n_55;
  wire small_input_U_n_56;
  wire small_input_U_n_57;
  wire small_input_U_n_58;
  wire small_input_U_n_59;
  wire small_input_U_n_60;
  wire small_input_U_n_61;
  wire small_input_U_n_62;
  wire small_input_U_n_63;
  wire small_input_U_n_64;
  wire small_input_U_n_65;
  wire small_input_U_n_66;
  wire small_input_U_n_67;
  wire small_input_address01;
  wire small_input_ce0;
  wire small_input_ce1;
  wire [7:0]small_input_load_6_reg_1025;
  wire small_input_load_6_reg_10250;
  wire [7:0]small_input_q1;
  wire small_input_we0;
  wire small_input_we1;
  wire sobel_sw_new_CTRL_BUS_s_axi_U_n_73;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_16;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_21;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_22;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_23;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_24;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_25;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_26;
  wire sobel_sw_new_INPUT_r_m_axi_U_n_7;
  wire sobel_sw_new_OUTPUT_r_m_axi_U_n_22;
  wire sobel_sw_new_OUTPUT_r_m_axi_U_n_23;
  wire sobel_sw_new_OUTPUT_r_m_axi_U_n_4;
  wire [9:0]sum1_i_fu_618_p2;
  wire [9:0]sum1_i_reg_1010;
  wire \sum1_i_reg_1010[3]_i_7_n_2 ;
  wire [7:0]tmp_11_reg_1073;
  wire tmp_11_reg_10730;
  wire \tmp_11_reg_1073[1]_i_1_n_2 ;
  wire \tmp_11_reg_1073[2]_i_1_n_2 ;
  wire \tmp_11_reg_1073[3]_i_1_n_2 ;
  wire \tmp_11_reg_1073[4]_i_1_n_2 ;
  wire \tmp_11_reg_1073[5]_i_1_n_2 ;
  wire \tmp_11_reg_1073[5]_i_2_n_2 ;
  wire \tmp_11_reg_1073[6]_i_1_n_2 ;
  wire \tmp_11_reg_1073[7]_i_1_n_2 ;
  wire [7:0]tmp_12_reg_1078;
  wire \tmp_12_reg_1078[1]_i_1_n_2 ;
  wire \tmp_12_reg_1078[2]_i_1_n_2 ;
  wire \tmp_12_reg_1078[3]_i_1_n_2 ;
  wire \tmp_12_reg_1078[4]_i_1_n_2 ;
  wire \tmp_12_reg_1078[5]_i_1_n_2 ;
  wire \tmp_12_reg_1078[5]_i_2_n_2 ;
  wire \tmp_12_reg_1078[6]_i_1_n_2 ;
  wire \tmp_12_reg_1078[7]_i_1_n_2 ;
  wire \tmp_12_reg_1078[7]_i_2_n_2 ;
  wire [3:0]tmp_14_reg_1083;
  wire \tmp_14_reg_1083[3]_i_11_n_2 ;
  wire \tmp_14_reg_1083[3]_i_12_n_2 ;
  wire \tmp_14_reg_1083[3]_i_13_n_2 ;
  wire \tmp_14_reg_1083[3]_i_14_n_2 ;
  wire \tmp_14_reg_1083[3]_i_15_n_2 ;
  wire \tmp_14_reg_1083[3]_i_16_n_2 ;
  wire \tmp_14_reg_1083[3]_i_17_n_2 ;
  wire \tmp_14_reg_1083[3]_i_18_n_2 ;
  wire \tmp_14_reg_1083[3]_i_19_n_2 ;
  wire \tmp_14_reg_1083[3]_i_20_n_2 ;
  wire \tmp_14_reg_1083[3]_i_4_n_2 ;
  wire \tmp_14_reg_1083[3]_i_5_n_2 ;
  wire \tmp_14_reg_1083[3]_i_6_n_2 ;
  wire \tmp_14_reg_1083[3]_i_7_n_2 ;
  wire \tmp_14_reg_1083[3]_i_8_n_2 ;
  wire \tmp_14_reg_1083[3]_i_9_n_2 ;
  wire \tmp_14_reg_1083_reg[3]_i_10_n_2 ;
  wire \tmp_14_reg_1083_reg[3]_i_10_n_3 ;
  wire \tmp_14_reg_1083_reg[3]_i_10_n_4 ;
  wire \tmp_14_reg_1083_reg[3]_i_10_n_5 ;
  wire \tmp_14_reg_1083_reg[3]_i_2_n_3 ;
  wire \tmp_14_reg_1083_reg[3]_i_2_n_4 ;
  wire \tmp_14_reg_1083_reg[3]_i_2_n_5 ;
  wire \tmp_14_reg_1083_reg[3]_i_3_n_2 ;
  wire \tmp_14_reg_1083_reg[3]_i_3_n_3 ;
  wire \tmp_14_reg_1083_reg[3]_i_3_n_4 ;
  wire \tmp_14_reg_1083_reg[3]_i_3_n_5 ;
  wire [7:0]tmp_15_fu_838_p2;
  wire [7:0]tmp_15_reg_1097;
  wire \tmp_15_reg_1097[3]_i_2_n_2 ;
  wire \tmp_15_reg_1097[3]_i_3_n_2 ;
  wire \tmp_15_reg_1097[3]_i_4_n_2 ;
  wire \tmp_15_reg_1097[3]_i_5_n_2 ;
  wire \tmp_15_reg_1097[7]_i_2_n_2 ;
  wire \tmp_15_reg_1097[7]_i_3_n_2 ;
  wire \tmp_15_reg_1097[7]_i_4_n_2 ;
  wire \tmp_15_reg_1097[7]_i_5_n_2 ;
  wire \tmp_15_reg_1097_reg[3]_i_1_n_2 ;
  wire \tmp_15_reg_1097_reg[3]_i_1_n_3 ;
  wire \tmp_15_reg_1097_reg[3]_i_1_n_4 ;
  wire \tmp_15_reg_1097_reg[3]_i_1_n_5 ;
  wire \tmp_15_reg_1097_reg[7]_i_1_n_3 ;
  wire \tmp_15_reg_1097_reg[7]_i_1_n_4 ;
  wire \tmp_15_reg_1097_reg[7]_i_1_n_5 ;
  wire tmp_1_reg_923;
  wire \tmp_1_reg_923[0]_i_1_n_2 ;
  wire [31:0]tmp_20_cast_reg_892;
  wire [31:0]tmp_21_cast_reg_898;
  wire [7:0]tmp_44_i_cast_reg_1035_reg__0;
  wire [7:0]tmp_51_i_cast_reg_1040_reg__0;
  wire tmp_9_reg_956_reg0;
  wire [10:0]tmp_9_reg_956_reg__0;
  wire [3:2]\NLW_INPUT_addr_1_reg_941_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_INPUT_addr_1_reg_941_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_OUTPUT_addr_reg_1092_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_next_reg_907_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_1_reg_931_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_fu_166_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_position_fu_166_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_i_40_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_i_40_O_UNCONNECTED;
  wire [3:0]NLW_ram_reg_i_82_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_i_82_O_UNCONNECTED;
  wire [3:0]\NLW_res_1_i_reg_1015_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_res_1_i_reg_1015_reg[8]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_res_1_reg_1062_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_res_1_reg_1062_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1083_reg[3]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_14_reg_1083_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_14_reg_1083_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_15_reg_1097_reg[7]_i_1_CO_UNCONNECTED ;

  assign m_axi_INPUT_r_ARADDR[31:2] = \^m_axi_INPUT_r_ARADDR [31:2];
  assign m_axi_INPUT_r_ARADDR[1] = \<const0> ;
  assign m_axi_INPUT_r_ARADDR[0] = \<const0> ;
  assign m_axi_INPUT_r_ARBURST[1] = \<const0> ;
  assign m_axi_INPUT_r_ARBURST[0] = \<const1> ;
  assign m_axi_INPUT_r_ARCACHE[3] = \<const0> ;
  assign m_axi_INPUT_r_ARCACHE[2] = \<const0> ;
  assign m_axi_INPUT_r_ARCACHE[1] = \<const1> ;
  assign m_axi_INPUT_r_ARCACHE[0] = \<const1> ;
  assign m_axi_INPUT_r_ARID[0] = \<const0> ;
  assign m_axi_INPUT_r_ARLEN[7] = \<const0> ;
  assign m_axi_INPUT_r_ARLEN[6] = \<const0> ;
  assign m_axi_INPUT_r_ARLEN[5] = \<const0> ;
  assign m_axi_INPUT_r_ARLEN[4] = \<const0> ;
  assign m_axi_INPUT_r_ARLEN[3:0] = \^m_axi_INPUT_r_ARLEN [3:0];
  assign m_axi_INPUT_r_ARLOCK[1] = \<const0> ;
  assign m_axi_INPUT_r_ARLOCK[0] = \<const0> ;
  assign m_axi_INPUT_r_ARPROT[2] = \<const0> ;
  assign m_axi_INPUT_r_ARPROT[1] = \<const0> ;
  assign m_axi_INPUT_r_ARPROT[0] = \<const0> ;
  assign m_axi_INPUT_r_ARQOS[3] = \<const0> ;
  assign m_axi_INPUT_r_ARQOS[2] = \<const0> ;
  assign m_axi_INPUT_r_ARQOS[1] = \<const0> ;
  assign m_axi_INPUT_r_ARQOS[0] = \<const0> ;
  assign m_axi_INPUT_r_ARREGION[3] = \<const0> ;
  assign m_axi_INPUT_r_ARREGION[2] = \<const0> ;
  assign m_axi_INPUT_r_ARREGION[1] = \<const0> ;
  assign m_axi_INPUT_r_ARREGION[0] = \<const0> ;
  assign m_axi_INPUT_r_ARSIZE[2] = \<const0> ;
  assign m_axi_INPUT_r_ARSIZE[1] = \<const1> ;
  assign m_axi_INPUT_r_ARSIZE[0] = \<const0> ;
  assign m_axi_INPUT_r_ARUSER[0] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[31] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[30] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[29] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[28] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[27] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[26] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[25] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[24] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[23] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[22] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[21] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[20] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[19] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[18] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[17] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[16] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[15] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[14] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[13] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[12] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[11] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[10] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[9] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[8] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[7] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[6] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[5] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[4] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[3] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[2] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[1] = \<const0> ;
  assign m_axi_INPUT_r_AWADDR[0] = \<const0> ;
  assign m_axi_INPUT_r_AWBURST[1] = \<const0> ;
  assign m_axi_INPUT_r_AWBURST[0] = \<const1> ;
  assign m_axi_INPUT_r_AWCACHE[3] = \<const0> ;
  assign m_axi_INPUT_r_AWCACHE[2] = \<const0> ;
  assign m_axi_INPUT_r_AWCACHE[1] = \<const1> ;
  assign m_axi_INPUT_r_AWCACHE[0] = \<const1> ;
  assign m_axi_INPUT_r_AWID[0] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[7] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[6] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[5] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[4] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[3] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[2] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[1] = \<const0> ;
  assign m_axi_INPUT_r_AWLEN[0] = \<const0> ;
  assign m_axi_INPUT_r_AWLOCK[1] = \<const0> ;
  assign m_axi_INPUT_r_AWLOCK[0] = \<const0> ;
  assign m_axi_INPUT_r_AWPROT[2] = \<const0> ;
  assign m_axi_INPUT_r_AWPROT[1] = \<const0> ;
  assign m_axi_INPUT_r_AWPROT[0] = \<const0> ;
  assign m_axi_INPUT_r_AWQOS[3] = \<const0> ;
  assign m_axi_INPUT_r_AWQOS[2] = \<const0> ;
  assign m_axi_INPUT_r_AWQOS[1] = \<const0> ;
  assign m_axi_INPUT_r_AWQOS[0] = \<const0> ;
  assign m_axi_INPUT_r_AWREGION[3] = \<const0> ;
  assign m_axi_INPUT_r_AWREGION[2] = \<const0> ;
  assign m_axi_INPUT_r_AWREGION[1] = \<const0> ;
  assign m_axi_INPUT_r_AWREGION[0] = \<const0> ;
  assign m_axi_INPUT_r_AWSIZE[2] = \<const0> ;
  assign m_axi_INPUT_r_AWSIZE[1] = \<const1> ;
  assign m_axi_INPUT_r_AWSIZE[0] = \<const0> ;
  assign m_axi_INPUT_r_AWUSER[0] = \<const0> ;
  assign m_axi_INPUT_r_AWVALID = \<const0> ;
  assign m_axi_INPUT_r_BREADY = \<const1> ;
  assign m_axi_INPUT_r_WDATA[31] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[30] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[29] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[28] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[27] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[26] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[25] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[24] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[23] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[22] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[21] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[20] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[19] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[18] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[17] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[16] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[15] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[14] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[13] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[12] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[11] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[10] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[9] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[8] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[7] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[6] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[5] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[4] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[3] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[2] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[1] = \<const0> ;
  assign m_axi_INPUT_r_WDATA[0] = \<const0> ;
  assign m_axi_INPUT_r_WID[0] = \<const0> ;
  assign m_axi_INPUT_r_WLAST = \<const0> ;
  assign m_axi_INPUT_r_WSTRB[3] = \<const0> ;
  assign m_axi_INPUT_r_WSTRB[2] = \<const0> ;
  assign m_axi_INPUT_r_WSTRB[1] = \<const0> ;
  assign m_axi_INPUT_r_WSTRB[0] = \<const0> ;
  assign m_axi_INPUT_r_WUSER[0] = \<const0> ;
  assign m_axi_INPUT_r_WVALID = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[31] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[30] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[29] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[28] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[27] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[26] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[25] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[24] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[23] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[22] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[21] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[20] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[19] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[18] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[17] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[16] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[15] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[14] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[13] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[12] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[11] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[10] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[9] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[8] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[7] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[6] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[5] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[4] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[3] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARADDR[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARBURST[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARBURST[0] = \<const1> ;
  assign m_axi_OUTPUT_r_ARCACHE[3] = \<const0> ;
  assign m_axi_OUTPUT_r_ARCACHE[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARCACHE[1] = \<const1> ;
  assign m_axi_OUTPUT_r_ARCACHE[0] = \<const1> ;
  assign m_axi_OUTPUT_r_ARID[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[7] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[6] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[5] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[4] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[3] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLEN[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLOCK[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARLOCK[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARPROT[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARPROT[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARPROT[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARQOS[3] = \<const0> ;
  assign m_axi_OUTPUT_r_ARQOS[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARQOS[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARQOS[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARREGION[3] = \<const0> ;
  assign m_axi_OUTPUT_r_ARREGION[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARREGION[1] = \<const0> ;
  assign m_axi_OUTPUT_r_ARREGION[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARSIZE[2] = \<const0> ;
  assign m_axi_OUTPUT_r_ARSIZE[1] = \<const1> ;
  assign m_axi_OUTPUT_r_ARSIZE[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARUSER[0] = \<const0> ;
  assign m_axi_OUTPUT_r_ARVALID = \<const0> ;
  assign m_axi_OUTPUT_r_AWADDR[31:2] = \^m_axi_OUTPUT_r_AWADDR [31:2];
  assign m_axi_OUTPUT_r_AWADDR[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWADDR[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWBURST[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWBURST[0] = \<const1> ;
  assign m_axi_OUTPUT_r_AWCACHE[3] = \<const0> ;
  assign m_axi_OUTPUT_r_AWCACHE[2] = \<const0> ;
  assign m_axi_OUTPUT_r_AWCACHE[1] = \<const1> ;
  assign m_axi_OUTPUT_r_AWCACHE[0] = \<const1> ;
  assign m_axi_OUTPUT_r_AWID[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLEN[7] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLEN[6] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLEN[5] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLEN[4] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLEN[3:0] = \^m_axi_OUTPUT_r_AWLEN [3:0];
  assign m_axi_OUTPUT_r_AWLOCK[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWLOCK[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWPROT[2] = \<const0> ;
  assign m_axi_OUTPUT_r_AWPROT[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWPROT[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWQOS[3] = \<const0> ;
  assign m_axi_OUTPUT_r_AWQOS[2] = \<const0> ;
  assign m_axi_OUTPUT_r_AWQOS[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWQOS[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWREGION[3] = \<const0> ;
  assign m_axi_OUTPUT_r_AWREGION[2] = \<const0> ;
  assign m_axi_OUTPUT_r_AWREGION[1] = \<const0> ;
  assign m_axi_OUTPUT_r_AWREGION[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWSIZE[2] = \<const0> ;
  assign m_axi_OUTPUT_r_AWSIZE[1] = \<const1> ;
  assign m_axi_OUTPUT_r_AWSIZE[0] = \<const0> ;
  assign m_axi_OUTPUT_r_AWUSER[0] = \<const0> ;
  assign m_axi_OUTPUT_r_WID[0] = \<const0> ;
  assign m_axi_OUTPUT_r_WUSER[0] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_BUS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[12]_i_2 
       (.I0(tmp_21_cast_reg_898[12]),
        .I1(position_fu_166_reg[2]),
        .O(\INPUT_addr_1_reg_941[12]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[12]_i_3 
       (.I0(tmp_21_cast_reg_898[11]),
        .I1(position_fu_166_reg[1]),
        .O(\INPUT_addr_1_reg_941[12]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[12]_i_4 
       (.I0(tmp_21_cast_reg_898[10]),
        .I1(position_fu_166_reg[0]),
        .O(\INPUT_addr_1_reg_941[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \INPUT_addr_1_reg_941[12]_i_5 
       (.I0(tmp_21_cast_reg_898[9]),
        .O(\INPUT_addr_1_reg_941[12]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[16]_i_2 
       (.I0(tmp_21_cast_reg_898[16]),
        .I1(position_fu_166_reg[6]),
        .O(\INPUT_addr_1_reg_941[16]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[16]_i_3 
       (.I0(tmp_21_cast_reg_898[15]),
        .I1(position_fu_166_reg[5]),
        .O(\INPUT_addr_1_reg_941[16]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[16]_i_4 
       (.I0(tmp_21_cast_reg_898[14]),
        .I1(position_fu_166_reg[4]),
        .O(\INPUT_addr_1_reg_941[16]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[16]_i_5 
       (.I0(tmp_21_cast_reg_898[13]),
        .I1(position_fu_166_reg[3]),
        .O(\INPUT_addr_1_reg_941[16]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[20]_i_2 
       (.I0(tmp_21_cast_reg_898[20]),
        .I1(position_fu_166_reg[10]),
        .O(\INPUT_addr_1_reg_941[20]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[20]_i_3 
       (.I0(tmp_21_cast_reg_898[19]),
        .I1(position_fu_166_reg[9]),
        .O(\INPUT_addr_1_reg_941[20]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[20]_i_4 
       (.I0(tmp_21_cast_reg_898[18]),
        .I1(position_fu_166_reg[8]),
        .O(\INPUT_addr_1_reg_941[20]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[20]_i_5 
       (.I0(tmp_21_cast_reg_898[17]),
        .I1(position_fu_166_reg[7]),
        .O(\INPUT_addr_1_reg_941[20]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[24]_i_2 
       (.I0(tmp_21_cast_reg_898[24]),
        .I1(position_fu_166_reg[14]),
        .O(\INPUT_addr_1_reg_941[24]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[24]_i_3 
       (.I0(tmp_21_cast_reg_898[23]),
        .I1(position_fu_166_reg[13]),
        .O(\INPUT_addr_1_reg_941[24]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[24]_i_4 
       (.I0(tmp_21_cast_reg_898[22]),
        .I1(position_fu_166_reg[12]),
        .O(\INPUT_addr_1_reg_941[24]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[24]_i_5 
       (.I0(tmp_21_cast_reg_898[21]),
        .I1(position_fu_166_reg[11]),
        .O(\INPUT_addr_1_reg_941[24]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[28]_i_2 
       (.I0(tmp_21_cast_reg_898[28]),
        .I1(position_fu_166_reg[18]),
        .O(\INPUT_addr_1_reg_941[28]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[28]_i_3 
       (.I0(tmp_21_cast_reg_898[27]),
        .I1(position_fu_166_reg[17]),
        .O(\INPUT_addr_1_reg_941[28]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[28]_i_4 
       (.I0(tmp_21_cast_reg_898[26]),
        .I1(position_fu_166_reg[16]),
        .O(\INPUT_addr_1_reg_941[28]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[28]_i_5 
       (.I0(tmp_21_cast_reg_898[25]),
        .I1(position_fu_166_reg[15]),
        .O(\INPUT_addr_1_reg_941[28]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[31]_i_2 
       (.I0(tmp_21_cast_reg_898[31]),
        .I1(position_fu_166_reg[21]),
        .O(\INPUT_addr_1_reg_941[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[31]_i_3 
       (.I0(tmp_21_cast_reg_898[30]),
        .I1(position_fu_166_reg[20]),
        .O(\INPUT_addr_1_reg_941[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \INPUT_addr_1_reg_941[31]_i_4 
       (.I0(tmp_21_cast_reg_898[29]),
        .I1(position_fu_166_reg[19]),
        .O(\INPUT_addr_1_reg_941[31]_i_4_n_2 ));
  FDRE \INPUT_addr_1_reg_941_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[0]),
        .Q(INPUT_addr_1_reg_941[0]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[10]),
        .Q(INPUT_addr_1_reg_941[10]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[11]),
        .Q(INPUT_addr_1_reg_941[11]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[12]),
        .Q(INPUT_addr_1_reg_941[12]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[12]_i_1 
       (.CI(1'b0),
        .CO({\INPUT_addr_1_reg_941_reg[12]_i_1_n_2 ,\INPUT_addr_1_reg_941_reg[12]_i_1_n_3 ,\INPUT_addr_1_reg_941_reg[12]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({tmp_21_cast_reg_898[12:10],1'b0}),
        .O(input2_sum5_fu_465_p2[12:9]),
        .S({\INPUT_addr_1_reg_941[12]_i_2_n_2 ,\INPUT_addr_1_reg_941[12]_i_3_n_2 ,\INPUT_addr_1_reg_941[12]_i_4_n_2 ,\INPUT_addr_1_reg_941[12]_i_5_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[13]),
        .Q(INPUT_addr_1_reg_941[13]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[14]),
        .Q(INPUT_addr_1_reg_941[14]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[15]),
        .Q(INPUT_addr_1_reg_941[15]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[16]),
        .Q(INPUT_addr_1_reg_941[16]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[16]_i_1 
       (.CI(\INPUT_addr_1_reg_941_reg[12]_i_1_n_2 ),
        .CO({\INPUT_addr_1_reg_941_reg[16]_i_1_n_2 ,\INPUT_addr_1_reg_941_reg[16]_i_1_n_3 ,\INPUT_addr_1_reg_941_reg[16]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_898[16:13]),
        .O(input2_sum5_fu_465_p2[16:13]),
        .S({\INPUT_addr_1_reg_941[16]_i_2_n_2 ,\INPUT_addr_1_reg_941[16]_i_3_n_2 ,\INPUT_addr_1_reg_941[16]_i_4_n_2 ,\INPUT_addr_1_reg_941[16]_i_5_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[17]),
        .Q(INPUT_addr_1_reg_941[17]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[18]),
        .Q(INPUT_addr_1_reg_941[18]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[19]),
        .Q(INPUT_addr_1_reg_941[19]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[1]),
        .Q(INPUT_addr_1_reg_941[1]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[20]),
        .Q(INPUT_addr_1_reg_941[20]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[20]_i_1 
       (.CI(\INPUT_addr_1_reg_941_reg[16]_i_1_n_2 ),
        .CO({\INPUT_addr_1_reg_941_reg[20]_i_1_n_2 ,\INPUT_addr_1_reg_941_reg[20]_i_1_n_3 ,\INPUT_addr_1_reg_941_reg[20]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_898[20:17]),
        .O(input2_sum5_fu_465_p2[20:17]),
        .S({\INPUT_addr_1_reg_941[20]_i_2_n_2 ,\INPUT_addr_1_reg_941[20]_i_3_n_2 ,\INPUT_addr_1_reg_941[20]_i_4_n_2 ,\INPUT_addr_1_reg_941[20]_i_5_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[21]),
        .Q(INPUT_addr_1_reg_941[21]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[22]),
        .Q(INPUT_addr_1_reg_941[22]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[23]),
        .Q(INPUT_addr_1_reg_941[23]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[24]),
        .Q(INPUT_addr_1_reg_941[24]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[24]_i_1 
       (.CI(\INPUT_addr_1_reg_941_reg[20]_i_1_n_2 ),
        .CO({\INPUT_addr_1_reg_941_reg[24]_i_1_n_2 ,\INPUT_addr_1_reg_941_reg[24]_i_1_n_3 ,\INPUT_addr_1_reg_941_reg[24]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[24]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_898[24:21]),
        .O(input2_sum5_fu_465_p2[24:21]),
        .S({\INPUT_addr_1_reg_941[24]_i_2_n_2 ,\INPUT_addr_1_reg_941[24]_i_3_n_2 ,\INPUT_addr_1_reg_941[24]_i_4_n_2 ,\INPUT_addr_1_reg_941[24]_i_5_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[25]),
        .Q(INPUT_addr_1_reg_941[25]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[26]),
        .Q(INPUT_addr_1_reg_941[26]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[27]),
        .Q(INPUT_addr_1_reg_941[27]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[28]),
        .Q(INPUT_addr_1_reg_941[28]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[28]_i_1 
       (.CI(\INPUT_addr_1_reg_941_reg[24]_i_1_n_2 ),
        .CO({\INPUT_addr_1_reg_941_reg[28]_i_1_n_2 ,\INPUT_addr_1_reg_941_reg[28]_i_1_n_3 ,\INPUT_addr_1_reg_941_reg[28]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[28]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_898[28:25]),
        .O(input2_sum5_fu_465_p2[28:25]),
        .S({\INPUT_addr_1_reg_941[28]_i_2_n_2 ,\INPUT_addr_1_reg_941[28]_i_3_n_2 ,\INPUT_addr_1_reg_941[28]_i_4_n_2 ,\INPUT_addr_1_reg_941[28]_i_5_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[29]),
        .Q(INPUT_addr_1_reg_941[29]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[2]),
        .Q(INPUT_addr_1_reg_941[2]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[30]),
        .Q(INPUT_addr_1_reg_941[30]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[31]),
        .Q(INPUT_addr_1_reg_941[31]),
        .R(1'b0));
  CARRY4 \INPUT_addr_1_reg_941_reg[31]_i_1 
       (.CI(\INPUT_addr_1_reg_941_reg[28]_i_1_n_2 ),
        .CO({\NLW_INPUT_addr_1_reg_941_reg[31]_i_1_CO_UNCONNECTED [3:2],\INPUT_addr_1_reg_941_reg[31]_i_1_n_4 ,\INPUT_addr_1_reg_941_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_21_cast_reg_898[30:29]}),
        .O({\NLW_INPUT_addr_1_reg_941_reg[31]_i_1_O_UNCONNECTED [3],input2_sum5_fu_465_p2[31:29]}),
        .S({1'b0,\INPUT_addr_1_reg_941[31]_i_2_n_2 ,\INPUT_addr_1_reg_941[31]_i_3_n_2 ,\INPUT_addr_1_reg_941[31]_i_4_n_2 }));
  FDRE \INPUT_addr_1_reg_941_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[3]),
        .Q(INPUT_addr_1_reg_941[3]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[4]),
        .Q(INPUT_addr_1_reg_941[4]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[5]),
        .Q(INPUT_addr_1_reg_941[5]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[6]),
        .Q(INPUT_addr_1_reg_941[6]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[7]),
        .Q(INPUT_addr_1_reg_941[7]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(tmp_21_cast_reg_898[8]),
        .Q(INPUT_addr_1_reg_941[8]),
        .R(1'b0));
  FDRE \INPUT_addr_1_reg_941_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(input2_sum5_fu_465_p2[9]),
        .Q(INPUT_addr_1_reg_941[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    \OUTPUT_addr_1_reg_1102[31]_i_1 
       (.I0(ap_CS_fsm_pp3_stage3),
        .I1(tmp_14_reg_1083[0]),
        .I2(tmp_14_reg_1083[1]),
        .I3(tmp_14_reg_1083[2]),
        .I4(tmp_14_reg_1083[3]),
        .O(OUTPUT_addr_1_reg_11020));
  FDRE \OUTPUT_addr_1_reg_1102_reg[0] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[0]),
        .Q(OUTPUT_addr_1_reg_1102[0]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[10] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[10]),
        .Q(OUTPUT_addr_1_reg_1102[10]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[11] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[11]),
        .Q(OUTPUT_addr_1_reg_1102[11]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[12] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[12]),
        .Q(OUTPUT_addr_1_reg_1102[12]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[13] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[13]),
        .Q(OUTPUT_addr_1_reg_1102[13]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[14] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[14]),
        .Q(OUTPUT_addr_1_reg_1102[14]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[15] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[15]),
        .Q(OUTPUT_addr_1_reg_1102[15]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[16] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[16]),
        .Q(OUTPUT_addr_1_reg_1102[16]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[17] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[17]),
        .Q(OUTPUT_addr_1_reg_1102[17]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[18] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[18]),
        .Q(OUTPUT_addr_1_reg_1102[18]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[19] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[19]),
        .Q(OUTPUT_addr_1_reg_1102[19]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[1] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[1]),
        .Q(OUTPUT_addr_1_reg_1102[1]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[20] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[20]),
        .Q(OUTPUT_addr_1_reg_1102[20]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[21] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[21]),
        .Q(OUTPUT_addr_1_reg_1102[21]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[22] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[22]),
        .Q(OUTPUT_addr_1_reg_1102[22]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[23] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[23]),
        .Q(OUTPUT_addr_1_reg_1102[23]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[24] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[24]),
        .Q(OUTPUT_addr_1_reg_1102[24]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[25] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[25]),
        .Q(OUTPUT_addr_1_reg_1102[25]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[26] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[26]),
        .Q(OUTPUT_addr_1_reg_1102[26]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[27] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[27]),
        .Q(OUTPUT_addr_1_reg_1102[27]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[28] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[28]),
        .Q(OUTPUT_addr_1_reg_1102[28]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[29] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[29]),
        .Q(OUTPUT_addr_1_reg_1102[29]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[2] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[2]),
        .Q(OUTPUT_addr_1_reg_1102[2]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[30] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[30]),
        .Q(OUTPUT_addr_1_reg_1102[30]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[31] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[31]),
        .Q(OUTPUT_addr_1_reg_1102[31]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[3] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[3]),
        .Q(OUTPUT_addr_1_reg_1102[3]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[4] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[4]),
        .Q(OUTPUT_addr_1_reg_1102[4]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[5] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[5]),
        .Q(OUTPUT_addr_1_reg_1102[5]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[6] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[6]),
        .Q(OUTPUT_addr_1_reg_1102[6]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[7] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[7]),
        .Q(OUTPUT_addr_1_reg_1102[7]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[8] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[8]),
        .Q(OUTPUT_addr_1_reg_1102[8]),
        .R(1'b0));
  FDRE \OUTPUT_addr_1_reg_1102_reg[9] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(output4_sum7_fu_823_p2[9]),
        .Q(OUTPUT_addr_1_reg_1102[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[11]_i_2 
       (.I0(i_reg_311_reg__0[1]),
        .I1(tmp_20_cast_reg_892[11]),
        .O(\OUTPUT_addr_reg_1092[11]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[11]_i_3 
       (.I0(i_reg_311_reg__0[0]),
        .I1(tmp_20_cast_reg_892[10]),
        .O(\OUTPUT_addr_reg_1092[11]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[11]_i_4 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[9]),
        .I1(tmp_20_cast_reg_892[9]),
        .O(\OUTPUT_addr_reg_1092[11]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[11]_i_5 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[8]),
        .I1(tmp_20_cast_reg_892[8]),
        .O(\OUTPUT_addr_reg_1092[11]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[15]_i_2 
       (.I0(i_reg_311_reg__0[5]),
        .I1(tmp_20_cast_reg_892[15]),
        .O(\OUTPUT_addr_reg_1092[15]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[15]_i_3 
       (.I0(i_reg_311_reg__0[4]),
        .I1(tmp_20_cast_reg_892[14]),
        .O(\OUTPUT_addr_reg_1092[15]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[15]_i_4 
       (.I0(i_reg_311_reg__0[3]),
        .I1(tmp_20_cast_reg_892[13]),
        .O(\OUTPUT_addr_reg_1092[15]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[15]_i_5 
       (.I0(i_reg_311_reg__0[2]),
        .I1(tmp_20_cast_reg_892[12]),
        .O(\OUTPUT_addr_reg_1092[15]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[19]_i_2 
       (.I0(tmp_20_cast_reg_892[19]),
        .O(\OUTPUT_addr_reg_1092[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[19]_i_3 
       (.I0(i_reg_311_reg__0[8]),
        .I1(tmp_20_cast_reg_892[18]),
        .O(\OUTPUT_addr_reg_1092[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[19]_i_4 
       (.I0(i_reg_311_reg__0[7]),
        .I1(tmp_20_cast_reg_892[17]),
        .O(\OUTPUT_addr_reg_1092[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[19]_i_5 
       (.I0(i_reg_311_reg__0[6]),
        .I1(tmp_20_cast_reg_892[16]),
        .O(\OUTPUT_addr_reg_1092[19]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[23]_i_2 
       (.I0(tmp_20_cast_reg_892[23]),
        .O(\OUTPUT_addr_reg_1092[23]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[23]_i_3 
       (.I0(tmp_20_cast_reg_892[22]),
        .O(\OUTPUT_addr_reg_1092[23]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[23]_i_4 
       (.I0(tmp_20_cast_reg_892[21]),
        .O(\OUTPUT_addr_reg_1092[23]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[23]_i_5 
       (.I0(tmp_20_cast_reg_892[20]),
        .O(\OUTPUT_addr_reg_1092[23]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[27]_i_2 
       (.I0(tmp_20_cast_reg_892[27]),
        .O(\OUTPUT_addr_reg_1092[27]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[27]_i_3 
       (.I0(tmp_20_cast_reg_892[26]),
        .O(\OUTPUT_addr_reg_1092[27]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[27]_i_4 
       (.I0(tmp_20_cast_reg_892[25]),
        .O(\OUTPUT_addr_reg_1092[27]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[27]_i_5 
       (.I0(tmp_20_cast_reg_892[24]),
        .O(\OUTPUT_addr_reg_1092[27]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \OUTPUT_addr_reg_1092[31]_i_1 
       (.I0(tmp_14_reg_1083[0]),
        .I1(tmp_14_reg_1083[1]),
        .I2(tmp_14_reg_1083[2]),
        .I3(tmp_14_reg_1083[3]),
        .I4(ap_CS_fsm_pp3_stage3),
        .O(OUTPUT_addr_reg_10920));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[31]_i_3 
       (.I0(tmp_20_cast_reg_892[31]),
        .O(\OUTPUT_addr_reg_1092[31]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[31]_i_4 
       (.I0(tmp_20_cast_reg_892[30]),
        .O(\OUTPUT_addr_reg_1092[31]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[31]_i_5 
       (.I0(tmp_20_cast_reg_892[29]),
        .O(\OUTPUT_addr_reg_1092[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \OUTPUT_addr_reg_1092[31]_i_6 
       (.I0(tmp_20_cast_reg_892[28]),
        .O(\OUTPUT_addr_reg_1092[31]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[3]_i_2 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[3]),
        .I1(tmp_20_cast_reg_892[3]),
        .O(\OUTPUT_addr_reg_1092[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[3]_i_3 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[2]),
        .I1(tmp_20_cast_reg_892[2]),
        .O(\OUTPUT_addr_reg_1092[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[3]_i_4 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[1]),
        .I1(tmp_20_cast_reg_892[1]),
        .O(\OUTPUT_addr_reg_1092[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[3]_i_5 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[0]),
        .I1(tmp_20_cast_reg_892[0]),
        .O(\OUTPUT_addr_reg_1092[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[7]_i_2 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[7]),
        .I1(tmp_20_cast_reg_892[7]),
        .O(\OUTPUT_addr_reg_1092[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[7]_i_3 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[6]),
        .I1(tmp_20_cast_reg_892[6]),
        .O(\OUTPUT_addr_reg_1092[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[7]_i_4 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[5]),
        .I1(tmp_20_cast_reg_892[5]),
        .O(\OUTPUT_addr_reg_1092[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \OUTPUT_addr_reg_1092[7]_i_5 
       (.I0(ap_reg_pp3_iter1_posx_assign_reg_346[4]),
        .I1(tmp_20_cast_reg_892[4]),
        .O(\OUTPUT_addr_reg_1092[7]_i_5_n_2 ));
  FDRE \OUTPUT_addr_reg_1092_reg[0] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[0]),
        .Q(OUTPUT_addr_reg_1092[0]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[10] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[10]),
        .Q(OUTPUT_addr_reg_1092[10]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[11] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[11]),
        .Q(OUTPUT_addr_reg_1092[11]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[11]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[7]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[11]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[11]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[11]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({i_reg_311_reg__0[1:0],ap_reg_pp3_iter1_posx_assign_reg_346[9:8]}),
        .O(output4_sum7_fu_823_p2[11:8]),
        .S({\OUTPUT_addr_reg_1092[11]_i_2_n_2 ,\OUTPUT_addr_reg_1092[11]_i_3_n_2 ,\OUTPUT_addr_reg_1092[11]_i_4_n_2 ,\OUTPUT_addr_reg_1092[11]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[12] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[12]),
        .Q(OUTPUT_addr_reg_1092[12]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[13] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[13]),
        .Q(OUTPUT_addr_reg_1092[13]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[14] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[14]),
        .Q(OUTPUT_addr_reg_1092[14]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[15] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[15]),
        .Q(OUTPUT_addr_reg_1092[15]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[15]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[11]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[15]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[15]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[15]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(i_reg_311_reg__0[5:2]),
        .O(output4_sum7_fu_823_p2[15:12]),
        .S({\OUTPUT_addr_reg_1092[15]_i_2_n_2 ,\OUTPUT_addr_reg_1092[15]_i_3_n_2 ,\OUTPUT_addr_reg_1092[15]_i_4_n_2 ,\OUTPUT_addr_reg_1092[15]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[16] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[16]),
        .Q(OUTPUT_addr_reg_1092[16]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[17] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[17]),
        .Q(OUTPUT_addr_reg_1092[17]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[18] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[18]),
        .Q(OUTPUT_addr_reg_1092[18]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[19] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[19]),
        .Q(OUTPUT_addr_reg_1092[19]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[19]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[15]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[19]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[19]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[19]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,i_reg_311_reg__0[8:6]}),
        .O(output4_sum7_fu_823_p2[19:16]),
        .S({\OUTPUT_addr_reg_1092[19]_i_2_n_2 ,\OUTPUT_addr_reg_1092[19]_i_3_n_2 ,\OUTPUT_addr_reg_1092[19]_i_4_n_2 ,\OUTPUT_addr_reg_1092[19]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[1] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[1]),
        .Q(OUTPUT_addr_reg_1092[1]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[20] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[20]),
        .Q(OUTPUT_addr_reg_1092[20]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[21] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[21]),
        .Q(OUTPUT_addr_reg_1092[21]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[22] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[22]),
        .Q(OUTPUT_addr_reg_1092[22]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[23] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[23]),
        .Q(OUTPUT_addr_reg_1092[23]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[23]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[19]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[23]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[23]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[23]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(output4_sum7_fu_823_p2[23:20]),
        .S({\OUTPUT_addr_reg_1092[23]_i_2_n_2 ,\OUTPUT_addr_reg_1092[23]_i_3_n_2 ,\OUTPUT_addr_reg_1092[23]_i_4_n_2 ,\OUTPUT_addr_reg_1092[23]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[24] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[24]),
        .Q(OUTPUT_addr_reg_1092[24]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[25] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[25]),
        .Q(OUTPUT_addr_reg_1092[25]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[26] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[26]),
        .Q(OUTPUT_addr_reg_1092[26]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[27] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[27]),
        .Q(OUTPUT_addr_reg_1092[27]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[27]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[23]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[27]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[27]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[27]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(output4_sum7_fu_823_p2[27:24]),
        .S({\OUTPUT_addr_reg_1092[27]_i_2_n_2 ,\OUTPUT_addr_reg_1092[27]_i_3_n_2 ,\OUTPUT_addr_reg_1092[27]_i_4_n_2 ,\OUTPUT_addr_reg_1092[27]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[28] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[28]),
        .Q(OUTPUT_addr_reg_1092[28]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[29] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[29]),
        .Q(OUTPUT_addr_reg_1092[29]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[2] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[2]),
        .Q(OUTPUT_addr_reg_1092[2]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[30] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[30]),
        .Q(OUTPUT_addr_reg_1092[30]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[31] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[31]),
        .Q(OUTPUT_addr_reg_1092[31]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[31]_i_2 
       (.CI(\OUTPUT_addr_reg_1092_reg[27]_i_1_n_2 ),
        .CO({\NLW_OUTPUT_addr_reg_1092_reg[31]_i_2_CO_UNCONNECTED [3],\OUTPUT_addr_reg_1092_reg[31]_i_2_n_3 ,\OUTPUT_addr_reg_1092_reg[31]_i_2_n_4 ,\OUTPUT_addr_reg_1092_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(output4_sum7_fu_823_p2[31:28]),
        .S({\OUTPUT_addr_reg_1092[31]_i_3_n_2 ,\OUTPUT_addr_reg_1092[31]_i_4_n_2 ,\OUTPUT_addr_reg_1092[31]_i_5_n_2 ,\OUTPUT_addr_reg_1092[31]_i_6_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[3] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[3]),
        .Q(OUTPUT_addr_reg_1092[3]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\OUTPUT_addr_reg_1092_reg[3]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[3]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[3]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp3_iter1_posx_assign_reg_346[3:0]),
        .O(output4_sum7_fu_823_p2[3:0]),
        .S({\OUTPUT_addr_reg_1092[3]_i_2_n_2 ,\OUTPUT_addr_reg_1092[3]_i_3_n_2 ,\OUTPUT_addr_reg_1092[3]_i_4_n_2 ,\OUTPUT_addr_reg_1092[3]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[4] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[4]),
        .Q(OUTPUT_addr_reg_1092[4]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[5] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[5]),
        .Q(OUTPUT_addr_reg_1092[5]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[6] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[6]),
        .Q(OUTPUT_addr_reg_1092[6]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[7] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[7]),
        .Q(OUTPUT_addr_reg_1092[7]),
        .R(1'b0));
  CARRY4 \OUTPUT_addr_reg_1092_reg[7]_i_1 
       (.CI(\OUTPUT_addr_reg_1092_reg[3]_i_1_n_2 ),
        .CO({\OUTPUT_addr_reg_1092_reg[7]_i_1_n_2 ,\OUTPUT_addr_reg_1092_reg[7]_i_1_n_3 ,\OUTPUT_addr_reg_1092_reg[7]_i_1_n_4 ,\OUTPUT_addr_reg_1092_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp3_iter1_posx_assign_reg_346[7:4]),
        .O(output4_sum7_fu_823_p2[7:4]),
        .S({\OUTPUT_addr_reg_1092[7]_i_2_n_2 ,\OUTPUT_addr_reg_1092[7]_i_3_n_2 ,\OUTPUT_addr_reg_1092[7]_i_4_n_2 ,\OUTPUT_addr_reg_1092[7]_i_5_n_2 }));
  FDRE \OUTPUT_addr_reg_1092_reg[8] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[8]),
        .Q(OUTPUT_addr_reg_1092[8]),
        .R(1'b0));
  FDRE \OUTPUT_addr_reg_1092_reg[9] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_reg_10920),
        .D(output4_sum7_fu_823_p2[9]),
        .Q(OUTPUT_addr_reg_1092[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \abscond4_reg_1068[0]_i_2 
       (.I0(res_1_fu_741_p2[9]),
        .I1(res_1_fu_741_p2[8]),
        .I2(res_1_fu_741_p2[7]),
        .I3(res_1_fu_741_p2[6]),
        .I4(\abscond4_reg_1068[0]_i_3_n_2 ),
        .I5(res_1_fu_741_p2[10]),
        .O(\abscond4_reg_1068[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \abscond4_reg_1068[0]_i_3 
       (.I0(res_1_fu_741_p2[0]),
        .I1(res_1_fu_741_p2[1]),
        .I2(res_1_fu_741_p2[2]),
        .I3(res_1_fu_741_p2[3]),
        .I4(res_1_fu_741_p2[4]),
        .I5(res_1_fu_741_p2[5]),
        .O(\abscond4_reg_1068[0]_i_3_n_2 ));
  FDRE \abscond4_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(\abscond4_reg_1068[0]_i_2_n_2 ),
        .Q(abscond4_reg_1068),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \abscond_reg_1057[0]_i_1 
       (.I0(res_reg_1045[9]),
        .I1(res_reg_1045[7]),
        .I2(\abscond_reg_1057[0]_i_2_n_2 ),
        .I3(res_reg_1045[6]),
        .I4(res_reg_1045[8]),
        .I5(res_reg_1045[10]),
        .O(abscond_fu_732_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \abscond_reg_1057[0]_i_2 
       (.I0(res_reg_1045[4]),
        .I1(res_reg_1045[2]),
        .I2(res_reg_1045[0]),
        .I3(res_reg_1045[1]),
        .I4(res_reg_1045[3]),
        .I5(res_reg_1045[5]),
        .O(\abscond_reg_1057[0]_i_2_n_2 ));
  FDRE \abscond_reg_1057_reg[0] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(abscond_fu_732_p2),
        .Q(abscond_reg_1057),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(\ap_CS_fsm_reg_n_2_[26] ),
        .O(ap_NS_fsm[10]));
  LUT5 #(
    .INIT(32'hFFFFBA10)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state13),
        .I1(small_input_U_n_49),
        .I2(\ap_CS_fsm[12]_i_3_n_2 ),
        .I3(sobel_sw_new_CTRL_BUS_s_axi_U_n_73),
        .I4(\ap_CS_fsm[11]_i_2_n_2 ),
        .O(ap_NS_fsm[11]));
  LUT6 #(
    .INIT(64'h4404440404044404)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(ap_CS_fsm_state13),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[12]_i_2_n_2 ),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(exitcond1_reg_927),
        .O(\ap_CS_fsm[11]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h5000500030005000)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_2 ),
        .I1(\ap_CS_fsm[12]_i_3_n_2 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(exitcond1_reg_927),
        .O(ap_NS_fsm[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(\ap_CS_fsm[12]_i_4_n_2 ),
        .I1(k_reg_323[11]),
        .I2(k_reg_323[10]),
        .I3(k_reg_323[9]),
        .I4(k_reg_323[8]),
        .I5(\ap_CS_fsm[12]_i_5_n_2 ),
        .O(\ap_CS_fsm[12]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ap_CS_fsm[12]_i_3 
       (.I0(\ap_CS_fsm[12]_i_6_n_2 ),
        .I1(k_1_reg_931_reg[11]),
        .I2(k_1_reg_931_reg[10]),
        .I3(k_1_reg_931_reg[9]),
        .I4(k_1_reg_931_reg[8]),
        .I5(\ap_CS_fsm[12]_i_7_n_2 ),
        .O(\ap_CS_fsm[12]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_4 
       (.I0(k_reg_323[7]),
        .I1(k_reg_323[6]),
        .I2(k_reg_323[5]),
        .I3(k_reg_323[4]),
        .O(\ap_CS_fsm[12]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_5 
       (.I0(k_reg_323[3]),
        .I1(k_reg_323[2]),
        .I2(k_reg_323[1]),
        .I3(k_reg_323[0]),
        .O(\ap_CS_fsm[12]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_6 
       (.I0(k_1_reg_931_reg[7]),
        .I1(k_1_reg_931_reg[6]),
        .I2(k_1_reg_931_reg[5]),
        .I3(k_1_reg_931_reg[4]),
        .O(\ap_CS_fsm[12]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[12]_i_7 
       (.I0(k_1_reg_931_reg[3]),
        .I1(k_1_reg_931_reg[2]),
        .I2(k_1_reg_931_reg[1]),
        .I3(k_1_reg_931_reg[0]),
        .O(\ap_CS_fsm[12]_i_7_n_2 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_2_[4] ),
        .I1(\ap_CS_fsm_reg_n_2_[3] ),
        .I2(\ap_CS_fsm_reg_n_2_[2] ),
        .I3(\ap_CS_fsm[1]_i_5_n_2 ),
        .I4(\ap_CS_fsm[1]_i_6_n_2 ),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_CS_fsm_state12),
        .I1(ap_CS_fsm_state13),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state16),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_2_[5] ),
        .I1(\ap_CS_fsm_reg_n_2_[6] ),
        .I2(ap_CS_fsm_state17),
        .I3(\ap_CS_fsm_reg_n_2_[14] ),
        .I4(\ap_CS_fsm[1]_i_7_n_2 ),
        .O(\ap_CS_fsm[1]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_pp3_stage3),
        .I1(\ap_CS_fsm_reg_n_2_[26] ),
        .I2(ap_CS_fsm_pp3_stage1),
        .I3(ap_CS_fsm_pp3_stage2),
        .I4(\ap_CS_fsm[1]_i_8_n_2 ),
        .O(\ap_CS_fsm[1]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_2_[18] ),
        .I1(\ap_CS_fsm_reg_n_2_[17] ),
        .I2(\ap_CS_fsm_reg_n_2_[16] ),
        .I3(\ap_CS_fsm_reg_n_2_[15] ),
        .O(\ap_CS_fsm[1]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_CS_fsm_state27),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_CS_fsm_state23),
        .O(\ap_CS_fsm[1]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88AA888A)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_2),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(ap_enable_reg_pp2_iter2_reg_n_2),
        .I4(\ap_CS_fsm[20]_i_2_n_2 ),
        .I5(ap_CS_fsm_state23),
        .O(ap_NS_fsm[20]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[20]_i_2 
       (.I0(indvar1_reg_335_reg__0[6]),
        .I1(indvar1_reg_335_reg__0[5]),
        .I2(indvar1_reg_335_reg__0[3]),
        .I3(\ap_CS_fsm[20]_i_3_n_2 ),
        .I4(\ap_CS_fsm[20]_i_4_n_2 ),
        .O(\ap_CS_fsm[20]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[20]_i_3 
       (.I0(indvar1_reg_335_reg__0[10]),
        .I1(indvar1_reg_335_reg__0[9]),
        .I2(indvar1_reg_335_reg__0[8]),
        .I3(indvar1_reg_335_reg__0[7]),
        .O(\ap_CS_fsm[20]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[20]_i_4 
       (.I0(indvar1_reg_335_reg__0[1]),
        .I1(indvar1_reg_335_reg__0[4]),
        .I2(indvar1_reg_335_reg__0[0]),
        .I3(indvar1_reg_335_reg__0[2]),
        .O(\ap_CS_fsm[20]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h11110F00)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(sobel_sw_new_CTRL_BUS_s_axi_U_n_73),
        .I1(i_reg_311_reg__0[8]),
        .I2(\ap_CS_fsm[21]_i_3_n_2 ),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_CS_fsm_state13),
        .O(ap_NS_fsm[21]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hAFAB)) 
    \ap_CS_fsm[21]_i_3 
       (.I0(ap_enable_reg_pp2_iter1_reg_n_2),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_enable_reg_pp2_iter2_reg_n_2),
        .I3(\ap_CS_fsm[20]_i_2_n_2 ),
        .O(\ap_CS_fsm[21]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \ap_CS_fsm[23]_i_3 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\ap_CS_fsm[26]_i_3_n_2 ),
        .O(\ap_CS_fsm[23]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \ap_CS_fsm[26]_i_3 
       (.I0(\posx_assign_reg_346_reg_n_2_[8] ),
        .I1(\posx_assign_reg_346_reg_n_2_[6] ),
        .I2(small_input_U_n_48),
        .I3(\posx_assign_reg_346_reg_n_2_[7] ),
        .I4(\posx_assign_reg_346_reg_n_2_[9] ),
        .O(\ap_CS_fsm[26]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888A8AA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903[0]_i_3_n_2 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter2_reg_n_2),
        .I5(ap_CS_fsm_state8),
        .O(ap_NS_fsm[8]));
  LUT5 #(
    .INIT(32'h000088A8)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\exitcond6_reg_903[0]_i_3_n_2 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_pp3_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_pp3_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_pp3_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(\exitcond6_reg_903_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(ap_enable_reg_pp0_iter0_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_21),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_22),
        .Q(ap_enable_reg_pp0_iter1_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_23),
        .Q(ap_enable_reg_pp0_iter2_reg_n_2),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_NS_fsm163_out),
        .I2(ap_enable_reg_pp1_iter0_i_2_n_2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_2));
  LUT6 #(
    .INIT(64'h5F5F775F55555555)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[12]_i_3_n_2 ),
        .I2(\ap_CS_fsm[12]_i_2_n_2 ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(exitcond1_reg_927),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A0E0A0A0A020A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\ap_CS_fsm[12]_i_2_n_2 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(exitcond1_reg_927),
        .I5(\ap_CS_fsm[12]_i_3_n_2 ),
        .O(ap_enable_reg_pp1_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_24),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_25),
        .Q(ap_enable_reg_pp2_iter1_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_INPUT_r_m_axi_U_n_26),
        .Q(ap_enable_reg_pp2_iter2_reg_n_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_OUTPUT_r_m_axi_U_n_22),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_2),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_rst_n),
        .I3(exitcond_fu_515_p2),
        .I4(ap_CS_fsm_pp3_stage3),
        .O(ap_enable_reg_pp3_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp3_iter1_reg_n_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_2),
        .I1(ap_CS_fsm_pp3_stage3),
        .I2(ap_enable_reg_pp3_iter2),
        .O(ap_enable_reg_pp3_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_sw_new_OUTPUT_r_m_axi_U_n_23),
        .Q(ap_enable_reg_pp3_iter3_reg_n_2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    ap_reg_ioackin_INPUT_r_ARREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_state17),
        .I2(ap_CS_fsm_state2),
        .I3(ap_reg_ioackin_INPUT_r_ARREADY),
        .O(ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_INPUT_r_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_INPUT_r_ARREADY_i_1_n_2),
        .Q(ap_reg_ioackin_INPUT_r_ARREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2A00)) 
    ap_reg_ioackin_OUTPUT_r_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .O(ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_OUTPUT_r_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_OUTPUT_r_AWREADY_i_1_n_2),
        .Q(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2A00)) 
    ap_reg_ioackin_OUTPUT_r_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp3_stage1),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_reg_ioackin_OUTPUT_r_WREADY),
        .O(ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_OUTPUT_r_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_reg_ioackin_OUTPUT_r_WREADY_i_1_n_2),
        .Q(ap_reg_ioackin_OUTPUT_r_WREADY),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\exitcond6_reg_903_reg_n_2_[0] ),
        .Q(ap_reg_pp0_iter1_exitcond6_reg_903),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[0] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[10] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[11] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[1] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[2] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[3] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[4] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[5] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[6] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[7] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[8] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_indvar_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(\indvar_reg_299_reg_n_2_[9] ),
        .Q(ap_reg_pp0_iter1_indvar_reg_299[9]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(\exitcond3_reg_947_reg_n_2_[0] ),
        .Q(ap_reg_pp2_iter1_exitcond3_reg_947),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[0]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[0]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[10]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[10]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[1]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[1]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[2]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[2]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[3]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[3]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[4]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[4]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[5]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[5]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[6]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[6]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[7]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[7]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[8] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[8]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[8]),
        .R(1'b0));
  FDRE \ap_reg_pp2_iter1_tmp_9_reg_956_reg[9] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(tmp_9_reg_956_reg__0[9]),
        .Q(ap_reg_pp2_iter1_tmp_9_reg_956_reg__0[9]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_exitcond_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\exitcond_reg_961_reg_n_2_[0] ),
        .Q(ap_reg_pp3_iter1_exitcond_reg_961),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[0] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[0]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[1] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[1]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[2] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[2]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[3] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[3]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[4] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[4]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[5] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[5]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[6] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[6]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[7] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[7]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[8] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[8]),
        .R(1'b0));
  FDRE \ap_reg_pp3_iter1_posx_assign_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(\posx_assign_reg_346_reg_n_2_[9] ),
        .Q(ap_reg_pp3_iter1_posx_assign_reg_346[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55FF1D00)) 
    \exitcond1_reg_927[0]_i_1 
       (.I0(\ap_CS_fsm[12]_i_2_n_2 ),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\ap_CS_fsm[12]_i_3_n_2 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(exitcond1_reg_927),
        .O(\exitcond1_reg_927[0]_i_1_n_2 ));
  FDRE \exitcond1_reg_927_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond1_reg_927[0]_i_1_n_2 ),
        .Q(exitcond1_reg_927),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond3_reg_947[0]_i_2 
       (.I0(\ap_CS_fsm[20]_i_2_n_2 ),
        .O(exitcond3_fu_480_p2));
  FDRE \exitcond3_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(p_43_in),
        .D(exitcond3_fu_480_p2),
        .Q(\exitcond3_reg_947_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555C05555555555)) 
    \exitcond6_reg_903[0]_i_2 
       (.I0(\exitcond6_reg_903[0]_i_3_n_2 ),
        .I1(\exitcond6_reg_903[0]_i_4_n_2 ),
        .I2(\exitcond6_reg_903[0]_i_5_n_2 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\exitcond6_reg_903_reg_n_2_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_2),
        .O(exitcond6_fu_393_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \exitcond6_reg_903[0]_i_3 
       (.I0(\exitcond6_reg_903[0]_i_6_n_2 ),
        .I1(\indvar_reg_299_reg_n_2_[11] ),
        .I2(\indvar_reg_299_reg_n_2_[10] ),
        .I3(\indvar_reg_299_reg_n_2_[9] ),
        .I4(\indvar_reg_299_reg_n_2_[8] ),
        .I5(\exitcond6_reg_903[0]_i_7_n_2 ),
        .O(\exitcond6_reg_903[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \exitcond6_reg_903[0]_i_4 
       (.I0(indvar_next_reg_907_reg[2]),
        .I1(indvar_next_reg_907_reg[3]),
        .I2(indvar_next_reg_907_reg[0]),
        .I3(indvar_next_reg_907_reg[1]),
        .I4(indvar_next_reg_907_reg[5]),
        .I5(indvar_next_reg_907_reg[4]),
        .O(\exitcond6_reg_903[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \exitcond6_reg_903[0]_i_5 
       (.I0(indvar_next_reg_907_reg[8]),
        .I1(indvar_next_reg_907_reg[9]),
        .I2(indvar_next_reg_907_reg[6]),
        .I3(indvar_next_reg_907_reg[7]),
        .I4(indvar_next_reg_907_reg[11]),
        .I5(indvar_next_reg_907_reg[10]),
        .O(\exitcond6_reg_903[0]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond6_reg_903[0]_i_6 
       (.I0(\indvar_reg_299_reg_n_2_[7] ),
        .I1(\indvar_reg_299_reg_n_2_[6] ),
        .I2(\indvar_reg_299_reg_n_2_[5] ),
        .I3(\indvar_reg_299_reg_n_2_[4] ),
        .O(\exitcond6_reg_903[0]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \exitcond6_reg_903[0]_i_7 
       (.I0(\indvar_reg_299_reg_n_2_[3] ),
        .I1(\indvar_reg_299_reg_n_2_[2] ),
        .I2(\indvar_reg_299_reg_n_2_[1] ),
        .I3(\indvar_reg_299_reg_n_2_[0] ),
        .O(\exitcond6_reg_903[0]_i_7_n_2 ));
  FDRE \exitcond6_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(p_44_in),
        .D(exitcond6_fu_393_p2),
        .Q(\exitcond6_reg_903_reg_n_2_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \exitcond_reg_961[0]_i_2 
       (.I0(\ap_CS_fsm[26]_i_3_n_2 ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(\exitcond_reg_961[0]_i_3_n_2 ),
        .O(exitcond_fu_515_p2));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \exitcond_reg_961[0]_i_3 
       (.I0(\exitcond_reg_961[0]_i_4_n_2 ),
        .I1(j_reg_995[0]),
        .I2(j_reg_995[1]),
        .I3(j_reg_995[2]),
        .I4(j_reg_995[3]),
        .O(\exitcond_reg_961[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \exitcond_reg_961[0]_i_4 
       (.I0(j_reg_995[6]),
        .I1(j_reg_995[7]),
        .I2(j_reg_995[8]),
        .I3(j_reg_995[9]),
        .I4(j_reg_995[5]),
        .I5(j_reg_995[4]),
        .O(\exitcond_reg_961[0]_i_4_n_2 ));
  FDRE \exitcond_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(p_42_in),
        .D(exitcond_fu_515_p2),
        .Q(\exitcond_reg_961_reg_n_2_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_311[0]_i_1 
       (.I0(i_reg_311_reg__0[0]),
        .O(i_1_fu_869_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_311[1]_i_1 
       (.I0(i_reg_311_reg__0[0]),
        .I1(i_reg_311_reg__0[1]),
        .O(i_1_fu_869_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_311[2]_i_1 
       (.I0(i_reg_311_reg__0[1]),
        .I1(i_reg_311_reg__0[0]),
        .I2(i_reg_311_reg__0[2]),
        .O(i_1_fu_869_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_311[3]_i_1 
       (.I0(i_reg_311_reg__0[2]),
        .I1(i_reg_311_reg__0[0]),
        .I2(i_reg_311_reg__0[1]),
        .I3(i_reg_311_reg__0[3]),
        .O(i_1_fu_869_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_311[4]_i_1 
       (.I0(i_reg_311_reg__0[3]),
        .I1(i_reg_311_reg__0[1]),
        .I2(i_reg_311_reg__0[0]),
        .I3(i_reg_311_reg__0[2]),
        .I4(i_reg_311_reg__0[4]),
        .O(i_1_fu_869_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_311[5]_i_1 
       (.I0(i_reg_311_reg__0[4]),
        .I1(i_reg_311_reg__0[2]),
        .I2(i_reg_311_reg__0[0]),
        .I3(i_reg_311_reg__0[1]),
        .I4(i_reg_311_reg__0[3]),
        .I5(i_reg_311_reg__0[5]),
        .O(i_1_fu_869_p2[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_311[6]_i_1 
       (.I0(\i_reg_311[8]_i_2_n_2 ),
        .I1(i_reg_311_reg__0[6]),
        .O(i_1_fu_869_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \i_reg_311[7]_i_1 
       (.I0(i_reg_311_reg__0[6]),
        .I1(\i_reg_311[8]_i_2_n_2 ),
        .I2(i_reg_311_reg__0[7]),
        .O(i_1_fu_869_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_311[8]_i_1 
       (.I0(i_reg_311_reg__0[7]),
        .I1(\i_reg_311[8]_i_2_n_2 ),
        .I2(i_reg_311_reg__0[6]),
        .I3(i_reg_311_reg__0[8]),
        .O(i_1_fu_869_p2[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_311[8]_i_2 
       (.I0(i_reg_311_reg__0[4]),
        .I1(i_reg_311_reg__0[2]),
        .I2(i_reg_311_reg__0[0]),
        .I3(i_reg_311_reg__0[1]),
        .I4(i_reg_311_reg__0[3]),
        .I5(i_reg_311_reg__0[5]),
        .O(\i_reg_311[8]_i_2_n_2 ));
  FDSE \i_reg_311_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[0]),
        .Q(i_reg_311_reg__0[0]),
        .S(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[1]),
        .Q(i_reg_311_reg__0[1]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[2]),
        .Q(i_reg_311_reg__0[2]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[3]),
        .Q(i_reg_311_reg__0[3]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[4]),
        .Q(i_reg_311_reg__0[4]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[5]),
        .Q(i_reg_311_reg__0[5]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[6]),
        .Q(i_reg_311_reg__0[6]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[7]),
        .Q(i_reg_311_reg__0[7]),
        .R(ap_CS_fsm_state12));
  FDRE \i_reg_311_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_2_[26] ),
        .D(i_1_fu_869_p2[8]),
        .Q(i_reg_311_reg__0[8]),
        .R(ap_CS_fsm_state12));
  LUT4 #(
    .INIT(16'hF704)) 
    \icmp_reg_1088[0]_i_1 
       (.I0(\icmp_reg_1088[0]_i_2_n_2 ),
        .I1(ap_CS_fsm_pp3_stage3),
        .I2(ap_reg_pp3_iter1_exitcond_reg_961),
        .I3(icmp_reg_1088),
        .O(\icmp_reg_1088[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1088[0]_i_2 
       (.I0(tmp_14_reg_1083[3]),
        .I1(tmp_14_reg_1083[2]),
        .I2(tmp_14_reg_1083[1]),
        .I3(tmp_14_reg_1083[0]),
        .O(\icmp_reg_1088[0]_i_2_n_2 ));
  FDRE \icmp_reg_1088_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1088[0]_i_1_n_2 ),
        .Q(icmp_reg_1088),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar1_reg_335[0]_i_1 
       (.I0(indvar1_reg_335_reg__0[0]),
        .O(indvar_next1_fu_486_p2[0]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \indvar1_reg_335[10]_i_3 
       (.I0(indvar1_reg_335_reg__0[9]),
        .I1(indvar1_reg_335_reg__0[7]),
        .I2(\indvar1_reg_335[10]_i_4_n_2 ),
        .I3(indvar1_reg_335_reg__0[6]),
        .I4(indvar1_reg_335_reg__0[8]),
        .I5(indvar1_reg_335_reg__0[10]),
        .O(indvar_next1_fu_486_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar1_reg_335[10]_i_4 
       (.I0(indvar1_reg_335_reg__0[4]),
        .I1(indvar1_reg_335_reg__0[2]),
        .I2(indvar1_reg_335_reg__0[0]),
        .I3(indvar1_reg_335_reg__0[1]),
        .I4(indvar1_reg_335_reg__0[3]),
        .I5(indvar1_reg_335_reg__0[5]),
        .O(\indvar1_reg_335[10]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar1_reg_335[1]_i_1 
       (.I0(indvar1_reg_335_reg__0[0]),
        .I1(indvar1_reg_335_reg__0[1]),
        .O(indvar_next1_fu_486_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar1_reg_335[2]_i_1 
       (.I0(indvar1_reg_335_reg__0[1]),
        .I1(indvar1_reg_335_reg__0[0]),
        .I2(indvar1_reg_335_reg__0[2]),
        .O(indvar_next1_fu_486_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar1_reg_335[3]_i_1 
       (.I0(indvar1_reg_335_reg__0[2]),
        .I1(indvar1_reg_335_reg__0[0]),
        .I2(indvar1_reg_335_reg__0[1]),
        .I3(indvar1_reg_335_reg__0[3]),
        .O(indvar_next1_fu_486_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar1_reg_335[4]_i_1 
       (.I0(indvar1_reg_335_reg__0[3]),
        .I1(indvar1_reg_335_reg__0[1]),
        .I2(indvar1_reg_335_reg__0[0]),
        .I3(indvar1_reg_335_reg__0[2]),
        .I4(indvar1_reg_335_reg__0[4]),
        .O(indvar_next1_fu_486_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar1_reg_335[5]_i_1 
       (.I0(indvar1_reg_335_reg__0[4]),
        .I1(indvar1_reg_335_reg__0[2]),
        .I2(indvar1_reg_335_reg__0[0]),
        .I3(indvar1_reg_335_reg__0[1]),
        .I4(indvar1_reg_335_reg__0[3]),
        .I5(indvar1_reg_335_reg__0[5]),
        .O(indvar_next1_fu_486_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvar1_reg_335[6]_i_1 
       (.I0(\indvar1_reg_335[10]_i_4_n_2 ),
        .I1(indvar1_reg_335_reg__0[6]),
        .O(indvar_next1_fu_486_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \indvar1_reg_335[7]_i_1 
       (.I0(indvar1_reg_335_reg__0[6]),
        .I1(\indvar1_reg_335[10]_i_4_n_2 ),
        .I2(indvar1_reg_335_reg__0[7]),
        .O(indvar_next1_fu_486_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar1_reg_335[8]_i_1 
       (.I0(indvar1_reg_335_reg__0[7]),
        .I1(\indvar1_reg_335[10]_i_4_n_2 ),
        .I2(indvar1_reg_335_reg__0[6]),
        .I3(indvar1_reg_335_reg__0[8]),
        .O(indvar_next1_fu_486_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \indvar1_reg_335[9]_i_1 
       (.I0(indvar1_reg_335_reg__0[8]),
        .I1(indvar1_reg_335_reg__0[6]),
        .I2(\indvar1_reg_335[10]_i_4_n_2 ),
        .I3(indvar1_reg_335_reg__0[7]),
        .I4(indvar1_reg_335_reg__0[9]),
        .O(indvar_next1_fu_486_p2[9]));
  FDRE \indvar1_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[0]),
        .Q(indvar1_reg_335_reg__0[0]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[10]),
        .Q(indvar1_reg_335_reg__0[10]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[1]),
        .Q(indvar1_reg_335_reg__0[1]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[2]),
        .Q(indvar1_reg_335_reg__0[2]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[3]),
        .Q(indvar1_reg_335_reg__0[3]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[4]),
        .Q(indvar1_reg_335_reg__0[4]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[5]),
        .Q(indvar1_reg_335_reg__0[5]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[6]),
        .Q(indvar1_reg_335_reg__0[6]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[7]),
        .Q(indvar1_reg_335_reg__0[7]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[8]),
        .Q(indvar1_reg_335_reg__0[8]),
        .R(indvar1_reg_335));
  FDRE \indvar1_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(indvar1_reg_3350),
        .D(indvar_next1_fu_486_p2[9]),
        .Q(indvar1_reg_335_reg__0[9]),
        .R(indvar1_reg_335));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[0]_i_3 
       (.I0(\indvar_reg_299_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[3]),
        .O(\indvar_next_reg_907[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[0]_i_4 
       (.I0(\indvar_reg_299_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[2]),
        .O(\indvar_next_reg_907[0]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[0]_i_5 
       (.I0(\indvar_reg_299_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[1]),
        .O(\indvar_next_reg_907[0]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \indvar_next_reg_907[0]_i_6 
       (.I0(\indvar_reg_299_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[0]),
        .O(\indvar_next_reg_907[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[4]_i_2 
       (.I0(\indvar_reg_299_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[7]),
        .O(\indvar_next_reg_907[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[4]_i_3 
       (.I0(\indvar_reg_299_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[6]),
        .O(\indvar_next_reg_907[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[4]_i_4 
       (.I0(\indvar_reg_299_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[5]),
        .O(\indvar_next_reg_907[4]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[4]_i_5 
       (.I0(\indvar_reg_299_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[4]),
        .O(\indvar_next_reg_907[4]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[8]_i_2 
       (.I0(\indvar_reg_299_reg_n_2_[11] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[11]),
        .O(\indvar_next_reg_907[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[8]_i_3 
       (.I0(\indvar_reg_299_reg_n_2_[10] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[10]),
        .O(\indvar_next_reg_907[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[8]_i_4 
       (.I0(\indvar_reg_299_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[9]),
        .O(\indvar_next_reg_907[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \indvar_next_reg_907[8]_i_5 
       (.I0(\indvar_reg_299_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_2),
        .I2(\exitcond6_reg_903_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(indvar_next_reg_907_reg[8]),
        .O(\indvar_next_reg_907[8]_i_5_n_2 ));
  FDRE \indvar_next_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[0]_i_2_n_9 ),
        .Q(indvar_next_reg_907_reg[0]),
        .R(1'b0));
  CARRY4 \indvar_next_reg_907_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_next_reg_907_reg[0]_i_2_n_2 ,\indvar_next_reg_907_reg[0]_i_2_n_3 ,\indvar_next_reg_907_reg[0]_i_2_n_4 ,\indvar_next_reg_907_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_next_reg_907_reg[0]_i_2_n_6 ,\indvar_next_reg_907_reg[0]_i_2_n_7 ,\indvar_next_reg_907_reg[0]_i_2_n_8 ,\indvar_next_reg_907_reg[0]_i_2_n_9 }),
        .S({\indvar_next_reg_907[0]_i_3_n_2 ,\indvar_next_reg_907[0]_i_4_n_2 ,\indvar_next_reg_907[0]_i_5_n_2 ,\indvar_next_reg_907[0]_i_6_n_2 }));
  FDRE \indvar_next_reg_907_reg[10] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[8]_i_1_n_7 ),
        .Q(indvar_next_reg_907_reg[10]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[11] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[8]_i_1_n_6 ),
        .Q(indvar_next_reg_907_reg[11]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[0]_i_2_n_8 ),
        .Q(indvar_next_reg_907_reg[1]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[0]_i_2_n_7 ),
        .Q(indvar_next_reg_907_reg[2]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[0]_i_2_n_6 ),
        .Q(indvar_next_reg_907_reg[3]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[4]_i_1_n_9 ),
        .Q(indvar_next_reg_907_reg[4]),
        .R(1'b0));
  CARRY4 \indvar_next_reg_907_reg[4]_i_1 
       (.CI(\indvar_next_reg_907_reg[0]_i_2_n_2 ),
        .CO({\indvar_next_reg_907_reg[4]_i_1_n_2 ,\indvar_next_reg_907_reg[4]_i_1_n_3 ,\indvar_next_reg_907_reg[4]_i_1_n_4 ,\indvar_next_reg_907_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next_reg_907_reg[4]_i_1_n_6 ,\indvar_next_reg_907_reg[4]_i_1_n_7 ,\indvar_next_reg_907_reg[4]_i_1_n_8 ,\indvar_next_reg_907_reg[4]_i_1_n_9 }),
        .S({\indvar_next_reg_907[4]_i_2_n_2 ,\indvar_next_reg_907[4]_i_3_n_2 ,\indvar_next_reg_907[4]_i_4_n_2 ,\indvar_next_reg_907[4]_i_5_n_2 }));
  FDRE \indvar_next_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[4]_i_1_n_8 ),
        .Q(indvar_next_reg_907_reg[5]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[4]_i_1_n_7 ),
        .Q(indvar_next_reg_907_reg[6]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[4]_i_1_n_6 ),
        .Q(indvar_next_reg_907_reg[7]),
        .R(1'b0));
  FDRE \indvar_next_reg_907_reg[8] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[8]_i_1_n_9 ),
        .Q(indvar_next_reg_907_reg[8]),
        .R(1'b0));
  CARRY4 \indvar_next_reg_907_reg[8]_i_1 
       (.CI(\indvar_next_reg_907_reg[4]_i_1_n_2 ),
        .CO({\NLW_indvar_next_reg_907_reg[8]_i_1_CO_UNCONNECTED [3],\indvar_next_reg_907_reg[8]_i_1_n_3 ,\indvar_next_reg_907_reg[8]_i_1_n_4 ,\indvar_next_reg_907_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_next_reg_907_reg[8]_i_1_n_6 ,\indvar_next_reg_907_reg[8]_i_1_n_7 ,\indvar_next_reg_907_reg[8]_i_1_n_8 ,\indvar_next_reg_907_reg[8]_i_1_n_9 }),
        .S({\indvar_next_reg_907[8]_i_2_n_2 ,\indvar_next_reg_907[8]_i_3_n_2 ,\indvar_next_reg_907[8]_i_4_n_2 ,\indvar_next_reg_907[8]_i_5_n_2 }));
  FDRE \indvar_next_reg_907_reg[9] 
       (.C(ap_clk),
        .CE(indvar_next_reg_9070),
        .D(\indvar_next_reg_907_reg[8]_i_1_n_8 ),
        .Q(indvar_next_reg_907_reg[9]),
        .R(1'b0));
  FDRE \indvar_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[0]),
        .Q(\indvar_reg_299_reg_n_2_[0] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[10]),
        .Q(\indvar_reg_299_reg_n_2_[10] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[11]),
        .Q(\indvar_reg_299_reg_n_2_[11] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[1]),
        .Q(\indvar_reg_299_reg_n_2_[1] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[2]),
        .Q(\indvar_reg_299_reg_n_2_[2] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[3]),
        .Q(\indvar_reg_299_reg_n_2_[3] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[4]),
        .Q(\indvar_reg_299_reg_n_2_[4] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[5]),
        .Q(\indvar_reg_299_reg_n_2_[5] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[6]),
        .Q(\indvar_reg_299_reg_n_2_[6] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[7]),
        .Q(\indvar_reg_299_reg_n_2_[7] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[8]),
        .Q(\indvar_reg_299_reg_n_2_[8] ),
        .R(indvar_reg_299));
  FDRE \indvar_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(indvar_next_reg_907_reg[9]),
        .Q(\indvar_reg_299_reg_n_2_[9] ),
        .R(indvar_reg_299));
  FDRE \input_read_reg_880_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[0]),
        .Q(input_read_reg_880[0]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[10]),
        .Q(input_read_reg_880[10]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[11]),
        .Q(input_read_reg_880[11]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[12]),
        .Q(input_read_reg_880[12]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[13]),
        .Q(input_read_reg_880[13]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[14]),
        .Q(input_read_reg_880[14]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[15]),
        .Q(input_read_reg_880[15]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[16]),
        .Q(input_read_reg_880[16]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[17]),
        .Q(input_read_reg_880[17]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[18]),
        .Q(input_read_reg_880[18]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[19]),
        .Q(input_read_reg_880[19]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[1]),
        .Q(input_read_reg_880[1]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[20]),
        .Q(input_read_reg_880[20]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[21]),
        .Q(input_read_reg_880[21]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[22]),
        .Q(input_read_reg_880[22]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[23]),
        .Q(input_read_reg_880[23]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[24]),
        .Q(input_read_reg_880[24]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[25]),
        .Q(input_read_reg_880[25]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[26]),
        .Q(input_read_reg_880[26]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[27]),
        .Q(input_read_reg_880[27]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[28]),
        .Q(input_read_reg_880[28]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[29]),
        .Q(input_read_reg_880[29]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[2]),
        .Q(input_read_reg_880[2]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[30]),
        .Q(input_read_reg_880[30]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[31]),
        .Q(input_read_reg_880[31]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[3]),
        .Q(input_read_reg_880[3]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[4]),
        .Q(input_read_reg_880[4]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[5]),
        .Q(input_read_reg_880[5]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[6]),
        .Q(input_read_reg_880[6]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[7]),
        .Q(input_read_reg_880[7]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[8]),
        .Q(input_read_reg_880[8]),
        .R(1'b0));
  FDRE \input_read_reg_880_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(input_r_r[9]),
        .Q(input_read_reg_880[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_995[0]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[0] ),
        .O(data1[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_995[2]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[1] ),
        .I1(\posx_assign_reg_346_reg_n_2_[0] ),
        .I2(\posx_assign_reg_346_reg_n_2_[2] ),
        .O(data1[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_995[3]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[2] ),
        .I1(\posx_assign_reg_346_reg_n_2_[0] ),
        .I2(\posx_assign_reg_346_reg_n_2_[1] ),
        .I3(\posx_assign_reg_346_reg_n_2_[3] ),
        .O(data1[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    \j_reg_995[7]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[6] ),
        .I1(small_input_U_n_48),
        .I2(\posx_assign_reg_346_reg_n_2_[7] ),
        .O(data1[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \j_reg_995[8]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[7] ),
        .I1(small_input_U_n_48),
        .I2(\posx_assign_reg_346_reg_n_2_[6] ),
        .I3(\posx_assign_reg_346_reg_n_2_[8] ),
        .O(data1[8]));
  FDRE \j_reg_995_reg[0] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[0]),
        .Q(j_reg_995[0]),
        .R(1'b0));
  FDRE \j_reg_995_reg[1] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[1]),
        .Q(j_reg_995[1]),
        .R(1'b0));
  FDRE \j_reg_995_reg[2] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[2]),
        .Q(j_reg_995[2]),
        .R(1'b0));
  FDRE \j_reg_995_reg[3] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[3]),
        .Q(j_reg_995[3]),
        .R(1'b0));
  FDRE \j_reg_995_reg[4] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[4]),
        .Q(j_reg_995[4]),
        .R(1'b0));
  FDRE \j_reg_995_reg[5] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[5]),
        .Q(j_reg_995[5]),
        .R(1'b0));
  FDRE \j_reg_995_reg[6] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[6]),
        .Q(j_reg_995[6]),
        .R(1'b0));
  FDRE \j_reg_995_reg[7] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[7]),
        .Q(j_reg_995[7]),
        .R(1'b0));
  FDRE \j_reg_995_reg[8] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[8]),
        .Q(j_reg_995[8]),
        .R(1'b0));
  FDRE \j_reg_995_reg[9] 
       (.C(ap_clk),
        .CE(j_reg_9950),
        .D(data1[9]),
        .Q(j_reg_995[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \k_1_reg_931[0]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .O(small_input_address01));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[0]_i_3 
       (.I0(k_reg_323[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[3]),
        .O(k_phi_fu_327_p4[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[0]_i_4 
       (.I0(k_reg_323[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[2]),
        .O(k_phi_fu_327_p4[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[0]_i_5 
       (.I0(k_reg_323[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[1]),
        .O(k_phi_fu_327_p4[1]));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \k_1_reg_931[0]_i_6 
       (.I0(k_reg_323[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[0]),
        .O(\k_1_reg_931[0]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[4]_i_2 
       (.I0(k_reg_323[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[7]),
        .O(k_phi_fu_327_p4[7]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[4]_i_3 
       (.I0(k_reg_323[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[6]),
        .O(k_phi_fu_327_p4[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[4]_i_4 
       (.I0(k_reg_323[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[5]),
        .O(k_phi_fu_327_p4[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[4]_i_5 
       (.I0(k_reg_323[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[4]),
        .O(k_phi_fu_327_p4[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[8]_i_2 
       (.I0(k_reg_323[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[11]),
        .O(\k_1_reg_931[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[8]_i_3 
       (.I0(k_reg_323[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[10]),
        .O(\k_1_reg_931[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[8]_i_4 
       (.I0(k_reg_323[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[9]),
        .O(\k_1_reg_931[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \k_1_reg_931[8]_i_5 
       (.I0(k_reg_323[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[8]),
        .O(k_phi_fu_327_p4[8]));
  FDRE \k_1_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[0]_i_2_n_9 ),
        .Q(k_1_reg_931_reg[0]),
        .R(1'b0));
  CARRY4 \k_1_reg_931_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\k_1_reg_931_reg[0]_i_2_n_2 ,\k_1_reg_931_reg[0]_i_2_n_3 ,\k_1_reg_931_reg[0]_i_2_n_4 ,\k_1_reg_931_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\k_1_reg_931_reg[0]_i_2_n_6 ,\k_1_reg_931_reg[0]_i_2_n_7 ,\k_1_reg_931_reg[0]_i_2_n_8 ,\k_1_reg_931_reg[0]_i_2_n_9 }),
        .S({k_phi_fu_327_p4[3:1],\k_1_reg_931[0]_i_6_n_2 }));
  FDRE \k_1_reg_931_reg[10] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[8]_i_1_n_7 ),
        .Q(k_1_reg_931_reg[10]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[11] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[8]_i_1_n_6 ),
        .Q(k_1_reg_931_reg[11]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[0]_i_2_n_8 ),
        .Q(k_1_reg_931_reg[1]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[0]_i_2_n_7 ),
        .Q(k_1_reg_931_reg[2]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[0]_i_2_n_6 ),
        .Q(k_1_reg_931_reg[3]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[4]_i_1_n_9 ),
        .Q(k_1_reg_931_reg[4]),
        .R(1'b0));
  CARRY4 \k_1_reg_931_reg[4]_i_1 
       (.CI(\k_1_reg_931_reg[0]_i_2_n_2 ),
        .CO({\k_1_reg_931_reg[4]_i_1_n_2 ,\k_1_reg_931_reg[4]_i_1_n_3 ,\k_1_reg_931_reg[4]_i_1_n_4 ,\k_1_reg_931_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_1_reg_931_reg[4]_i_1_n_6 ,\k_1_reg_931_reg[4]_i_1_n_7 ,\k_1_reg_931_reg[4]_i_1_n_8 ,\k_1_reg_931_reg[4]_i_1_n_9 }),
        .S(k_phi_fu_327_p4[7:4]));
  FDRE \k_1_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[4]_i_1_n_8 ),
        .Q(k_1_reg_931_reg[5]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[4]_i_1_n_7 ),
        .Q(k_1_reg_931_reg[6]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[4]_i_1_n_6 ),
        .Q(k_1_reg_931_reg[7]),
        .R(1'b0));
  FDRE \k_1_reg_931_reg[8] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[8]_i_1_n_9 ),
        .Q(k_1_reg_931_reg[8]),
        .R(1'b0));
  CARRY4 \k_1_reg_931_reg[8]_i_1 
       (.CI(\k_1_reg_931_reg[4]_i_1_n_2 ),
        .CO({\NLW_k_1_reg_931_reg[8]_i_1_CO_UNCONNECTED [3],\k_1_reg_931_reg[8]_i_1_n_3 ,\k_1_reg_931_reg[8]_i_1_n_4 ,\k_1_reg_931_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\k_1_reg_931_reg[8]_i_1_n_6 ,\k_1_reg_931_reg[8]_i_1_n_7 ,\k_1_reg_931_reg[8]_i_1_n_8 ,\k_1_reg_931_reg[8]_i_1_n_9 }),
        .S({\k_1_reg_931[8]_i_2_n_2 ,\k_1_reg_931[8]_i_3_n_2 ,\k_1_reg_931[8]_i_4_n_2 ,k_phi_fu_327_p4[8]}));
  FDRE \k_1_reg_931_reg[9] 
       (.C(ap_clk),
        .CE(small_input_address01),
        .D(\k_1_reg_931_reg[8]_i_1_n_8 ),
        .Q(k_1_reg_931_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000AEAAA2AA)) 
    \k_reg_323[0]_i_1 
       (.I0(k_reg_323[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[0]),
        .I5(ap_NS_fsm163_out),
        .O(\k_reg_323[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \k_reg_323[10]_i_1 
       (.I0(k_1_reg_931_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond1_reg_927),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(k_reg_323[10]),
        .I5(ap_NS_fsm163_out),
        .O(\k_reg_323[10]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k_reg_323[11]_i_1 
       (.I0(sobel_sw_new_CTRL_BUS_s_axi_U_n_73),
        .I1(ap_CS_fsm_state13),
        .O(ap_NS_fsm163_out));
  LUT3 #(
    .INIT(8'h20)) 
    \k_reg_323[11]_i_2 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(exitcond1_reg_927),
        .I2(ap_enable_reg_pp1_iter1),
        .O(\k_reg_323[11]_i_2_n_2 ));
  FDRE \k_reg_323_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_reg_323[0]_i_1_n_2 ),
        .Q(k_reg_323[0]),
        .R(1'b0));
  FDRE \k_reg_323_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_reg_323[10]_i_1_n_2 ),
        .Q(k_reg_323[10]),
        .R(1'b0));
  FDRE \k_reg_323_reg[11] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[11]),
        .Q(k_reg_323[11]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[1] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[1]),
        .Q(k_reg_323[1]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[2] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[2]),
        .Q(k_reg_323[2]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[3] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[3]),
        .Q(k_reg_323[3]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[4] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[4]),
        .Q(k_reg_323[4]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[5] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[5]),
        .Q(k_reg_323[5]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[6] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[6]),
        .Q(k_reg_323[6]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[7] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[7]),
        .Q(k_reg_323[7]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[8] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[8]),
        .Q(k_reg_323[8]),
        .R(ap_NS_fsm163_out));
  FDRE \k_reg_323_reg[9] 
       (.C(ap_clk),
        .CE(\k_reg_323[11]_i_2_n_2 ),
        .D(k_1_reg_931_reg[9]),
        .Q(k_reg_323[9]),
        .R(ap_NS_fsm163_out));
  FDRE \output_read_reg_875_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[0]),
        .Q(output_read_reg_875[0]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[10]),
        .Q(output_read_reg_875[10]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[11]),
        .Q(output_read_reg_875[11]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[12]),
        .Q(output_read_reg_875[12]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[13]),
        .Q(output_read_reg_875[13]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[14]),
        .Q(output_read_reg_875[14]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[15]),
        .Q(output_read_reg_875[15]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[16]),
        .Q(output_read_reg_875[16]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[17]),
        .Q(output_read_reg_875[17]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[18]),
        .Q(output_read_reg_875[18]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[19]),
        .Q(output_read_reg_875[19]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[1]),
        .Q(output_read_reg_875[1]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[20]),
        .Q(output_read_reg_875[20]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[21]),
        .Q(output_read_reg_875[21]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[22]),
        .Q(output_read_reg_875[22]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[23]),
        .Q(output_read_reg_875[23]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[24]),
        .Q(output_read_reg_875[24]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[25]),
        .Q(output_read_reg_875[25]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[26]),
        .Q(output_read_reg_875[26]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[27]),
        .Q(output_read_reg_875[27]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[28]),
        .Q(output_read_reg_875[28]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[29]),
        .Q(output_read_reg_875[29]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[2]),
        .Q(output_read_reg_875[2]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[30]),
        .Q(output_read_reg_875[30]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[31]),
        .Q(output_read_reg_875[31]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[3]),
        .Q(output_read_reg_875[3]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[4]),
        .Q(output_read_reg_875[4]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[5]),
        .Q(output_read_reg_875[5]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[6]),
        .Q(output_read_reg_875[6]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[7]),
        .Q(output_read_reg_875[7]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[8]),
        .Q(output_read_reg_875[8]),
        .R(1'b0));
  FDRE \output_read_reg_875_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm171_out),
        .D(output_r_r[9]),
        .Q(output_read_reg_875[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \position_fu_166[0]_i_1 
       (.I0(ap_CS_fsm_state27),
        .I1(tmp_1_reg_923),
        .I2(ap_CS_fsm_state12),
        .O(position_fu_166));
  LUT2 #(
    .INIT(4'h2)) 
    \position_fu_166[0]_i_2 
       (.I0(ap_CS_fsm_state27),
        .I1(tmp_1_reg_923),
        .O(position_fu_1660));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[0]_i_4 
       (.I0(position_fu_166_reg[3]),
        .O(\position_fu_166[0]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[0]_i_5 
       (.I0(position_fu_166_reg[2]),
        .O(\position_fu_166[0]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[0]_i_6 
       (.I0(position_fu_166_reg[1]),
        .O(\position_fu_166[0]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \position_fu_166[0]_i_7 
       (.I0(position_fu_166_reg[0]),
        .O(\position_fu_166[0]_i_7_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[12]_i_2 
       (.I0(position_fu_166_reg[15]),
        .O(\position_fu_166[12]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[12]_i_3 
       (.I0(position_fu_166_reg[14]),
        .O(\position_fu_166[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[12]_i_4 
       (.I0(position_fu_166_reg[13]),
        .O(\position_fu_166[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[12]_i_5 
       (.I0(position_fu_166_reg[12]),
        .O(\position_fu_166[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[16]_i_2 
       (.I0(position_fu_166_reg[19]),
        .O(\position_fu_166[16]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[16]_i_3 
       (.I0(position_fu_166_reg[18]),
        .O(\position_fu_166[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[16]_i_4 
       (.I0(position_fu_166_reg[17]),
        .O(\position_fu_166[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[16]_i_5 
       (.I0(position_fu_166_reg[16]),
        .O(\position_fu_166[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[20]_i_2 
       (.I0(position_fu_166_reg[21]),
        .O(\position_fu_166[20]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[20]_i_3 
       (.I0(position_fu_166_reg[20]),
        .O(\position_fu_166[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[4]_i_2 
       (.I0(position_fu_166_reg[7]),
        .O(\position_fu_166[4]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[4]_i_3 
       (.I0(position_fu_166_reg[6]),
        .O(\position_fu_166[4]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[4]_i_4 
       (.I0(position_fu_166_reg[5]),
        .O(\position_fu_166[4]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[4]_i_5 
       (.I0(position_fu_166_reg[4]),
        .O(\position_fu_166[4]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[8]_i_2 
       (.I0(position_fu_166_reg[11]),
        .O(\position_fu_166[8]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[8]_i_3 
       (.I0(position_fu_166_reg[10]),
        .O(\position_fu_166[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[8]_i_4 
       (.I0(position_fu_166_reg[9]),
        .O(\position_fu_166[8]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \position_fu_166[8]_i_5 
       (.I0(position_fu_166_reg[8]),
        .O(\position_fu_166[8]_i_5_n_2 ));
  FDSE \position_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[0]_i_3_n_9 ),
        .Q(position_fu_166_reg[0]),
        .S(position_fu_166));
  CARRY4 \position_fu_166_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\position_fu_166_reg[0]_i_3_n_2 ,\position_fu_166_reg[0]_i_3_n_3 ,\position_fu_166_reg[0]_i_3_n_4 ,\position_fu_166_reg[0]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_fu_166_reg[0]_i_3_n_6 ,\position_fu_166_reg[0]_i_3_n_7 ,\position_fu_166_reg[0]_i_3_n_8 ,\position_fu_166_reg[0]_i_3_n_9 }),
        .S({\position_fu_166[0]_i_4_n_2 ,\position_fu_166[0]_i_5_n_2 ,\position_fu_166[0]_i_6_n_2 ,\position_fu_166[0]_i_7_n_2 }));
  FDRE \position_fu_166_reg[10] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[8]_i_1_n_7 ),
        .Q(position_fu_166_reg[10]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[11] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[8]_i_1_n_6 ),
        .Q(position_fu_166_reg[11]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[12] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[12]_i_1_n_9 ),
        .Q(position_fu_166_reg[12]),
        .R(position_fu_166));
  CARRY4 \position_fu_166_reg[12]_i_1 
       (.CI(\position_fu_166_reg[8]_i_1_n_2 ),
        .CO({\position_fu_166_reg[12]_i_1_n_2 ,\position_fu_166_reg[12]_i_1_n_3 ,\position_fu_166_reg[12]_i_1_n_4 ,\position_fu_166_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_fu_166_reg[12]_i_1_n_6 ,\position_fu_166_reg[12]_i_1_n_7 ,\position_fu_166_reg[12]_i_1_n_8 ,\position_fu_166_reg[12]_i_1_n_9 }),
        .S({\position_fu_166[12]_i_2_n_2 ,\position_fu_166[12]_i_3_n_2 ,\position_fu_166[12]_i_4_n_2 ,\position_fu_166[12]_i_5_n_2 }));
  FDRE \position_fu_166_reg[13] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[12]_i_1_n_8 ),
        .Q(position_fu_166_reg[13]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[14] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[12]_i_1_n_7 ),
        .Q(position_fu_166_reg[14]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[15] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[12]_i_1_n_6 ),
        .Q(position_fu_166_reg[15]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[16] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[16]_i_1_n_9 ),
        .Q(position_fu_166_reg[16]),
        .R(position_fu_166));
  CARRY4 \position_fu_166_reg[16]_i_1 
       (.CI(\position_fu_166_reg[12]_i_1_n_2 ),
        .CO({\position_fu_166_reg[16]_i_1_n_2 ,\position_fu_166_reg[16]_i_1_n_3 ,\position_fu_166_reg[16]_i_1_n_4 ,\position_fu_166_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_fu_166_reg[16]_i_1_n_6 ,\position_fu_166_reg[16]_i_1_n_7 ,\position_fu_166_reg[16]_i_1_n_8 ,\position_fu_166_reg[16]_i_1_n_9 }),
        .S({\position_fu_166[16]_i_2_n_2 ,\position_fu_166[16]_i_3_n_2 ,\position_fu_166[16]_i_4_n_2 ,\position_fu_166[16]_i_5_n_2 }));
  FDRE \position_fu_166_reg[17] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[16]_i_1_n_8 ),
        .Q(position_fu_166_reg[17]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[18] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[16]_i_1_n_7 ),
        .Q(position_fu_166_reg[18]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[19] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[16]_i_1_n_6 ),
        .Q(position_fu_166_reg[19]),
        .R(position_fu_166));
  FDSE \position_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[0]_i_3_n_8 ),
        .Q(position_fu_166_reg[1]),
        .S(position_fu_166));
  FDRE \position_fu_166_reg[20] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[20]_i_1_n_9 ),
        .Q(position_fu_166_reg[20]),
        .R(position_fu_166));
  CARRY4 \position_fu_166_reg[20]_i_1 
       (.CI(\position_fu_166_reg[16]_i_1_n_2 ),
        .CO({\NLW_position_fu_166_reg[20]_i_1_CO_UNCONNECTED [3:1],\position_fu_166_reg[20]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_fu_166_reg[20]_i_1_O_UNCONNECTED [3:2],\position_fu_166_reg[20]_i_1_n_8 ,\position_fu_166_reg[20]_i_1_n_9 }),
        .S({1'b0,1'b0,\position_fu_166[20]_i_2_n_2 ,\position_fu_166[20]_i_3_n_2 }));
  FDRE \position_fu_166_reg[21] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[20]_i_1_n_8 ),
        .Q(position_fu_166_reg[21]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[0]_i_3_n_7 ),
        .Q(position_fu_166_reg[2]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[0]_i_3_n_6 ),
        .Q(position_fu_166_reg[3]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[4]_i_1_n_9 ),
        .Q(position_fu_166_reg[4]),
        .R(position_fu_166));
  CARRY4 \position_fu_166_reg[4]_i_1 
       (.CI(\position_fu_166_reg[0]_i_3_n_2 ),
        .CO({\position_fu_166_reg[4]_i_1_n_2 ,\position_fu_166_reg[4]_i_1_n_3 ,\position_fu_166_reg[4]_i_1_n_4 ,\position_fu_166_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_fu_166_reg[4]_i_1_n_6 ,\position_fu_166_reg[4]_i_1_n_7 ,\position_fu_166_reg[4]_i_1_n_8 ,\position_fu_166_reg[4]_i_1_n_9 }),
        .S({\position_fu_166[4]_i_2_n_2 ,\position_fu_166[4]_i_3_n_2 ,\position_fu_166[4]_i_4_n_2 ,\position_fu_166[4]_i_5_n_2 }));
  FDRE \position_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[4]_i_1_n_8 ),
        .Q(position_fu_166_reg[5]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[4]_i_1_n_7 ),
        .Q(position_fu_166_reg[6]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[4]_i_1_n_6 ),
        .Q(position_fu_166_reg[7]),
        .R(position_fu_166));
  FDRE \position_fu_166_reg[8] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[8]_i_1_n_9 ),
        .Q(position_fu_166_reg[8]),
        .R(position_fu_166));
  CARRY4 \position_fu_166_reg[8]_i_1 
       (.CI(\position_fu_166_reg[4]_i_1_n_2 ),
        .CO({\position_fu_166_reg[8]_i_1_n_2 ,\position_fu_166_reg[8]_i_1_n_3 ,\position_fu_166_reg[8]_i_1_n_4 ,\position_fu_166_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_fu_166_reg[8]_i_1_n_6 ,\position_fu_166_reg[8]_i_1_n_7 ,\position_fu_166_reg[8]_i_1_n_8 ,\position_fu_166_reg[8]_i_1_n_9 }),
        .S({\position_fu_166[8]_i_2_n_2 ,\position_fu_166[8]_i_3_n_2 ,\position_fu_166[8]_i_4_n_2 ,\position_fu_166[8]_i_5_n_2 }));
  FDRE \position_fu_166_reg[9] 
       (.C(ap_clk),
        .CE(position_fu_1660),
        .D(\position_fu_166_reg[8]_i_1_n_8 ),
        .Q(position_fu_166_reg[9]),
        .R(position_fu_166));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[0]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[0]),
        .O(\posx_assign_cast6_reg_965[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[1]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[1] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[1]),
        .O(\posx_assign_cast6_reg_965[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[2]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[2] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[2]),
        .O(\posx_assign_cast6_reg_965[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[3]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[3] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[3]),
        .O(\posx_assign_cast6_reg_965[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[4]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[4] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[4]),
        .O(\posx_assign_cast6_reg_965[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[5]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[5] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[5]),
        .O(\posx_assign_cast6_reg_965[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[6]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[6] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[6]),
        .O(\posx_assign_cast6_reg_965[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[7]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[7] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[7]),
        .O(\posx_assign_cast6_reg_965[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[8]_i_1 
       (.I0(\posx_assign_reg_346_reg_n_2_[8] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[8]),
        .O(\posx_assign_cast6_reg_965[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \posx_assign_cast6_reg_965[9]_i_2 
       (.I0(\posx_assign_reg_346_reg_n_2_[9] ),
        .I1(ap_enable_reg_pp3_iter1_reg_n_2),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(j_reg_995[9]),
        .O(\posx_assign_cast6_reg_965[9]_i_2_n_2 ));
  FDRE \posx_assign_cast6_reg_965_reg[0] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[0]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[0]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[1] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[1]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[1]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[2] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[2]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[2]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[3] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[3]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[3]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[4] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[4]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[4]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[5] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[5]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[5]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[6] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[6]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[6]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[7] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[7]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[7]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[8] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[8]_i_1_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[8]),
        .R(1'b0));
  FDRE \posx_assign_cast6_reg_965_reg[9] 
       (.C(ap_clk),
        .CE(posx_assign_cast6_reg_965_reg0),
        .D(\posx_assign_cast6_reg_965[9]_i_2_n_2 ),
        .Q(posx_assign_cast6_reg_965_reg__0[9]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[0] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[0] ),
        .Q(posx_assign_cast_reg_980_reg__0[0]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[1] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[1] ),
        .Q(posx_assign_cast_reg_980_reg__0[1]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[2] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[2] ),
        .Q(posx_assign_cast_reg_980_reg__0[2]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[3] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[3] ),
        .Q(posx_assign_cast_reg_980_reg__0[3]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[4] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[4] ),
        .Q(posx_assign_cast_reg_980_reg__0[4]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[5] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[5] ),
        .Q(posx_assign_cast_reg_980_reg__0[5]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[6] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[6] ),
        .Q(posx_assign_cast_reg_980_reg__0[6]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[7] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[7] ),
        .Q(posx_assign_cast_reg_980_reg__0[7]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[8] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[8] ),
        .Q(posx_assign_cast_reg_980_reg__0[8]),
        .R(1'b0));
  FDRE \posx_assign_cast_reg_980_reg[9] 
       (.C(ap_clk),
        .CE(posx_assign_cast_reg_980_reg0),
        .D(\posx_assign_reg_346_reg_n_2_[9] ),
        .Q(posx_assign_cast_reg_980_reg__0[9]),
        .R(1'b0));
  FDSE \posx_assign_reg_346_reg[0] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[0]),
        .Q(\posx_assign_reg_346_reg_n_2_[0] ),
        .S(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[1] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[1]),
        .Q(\posx_assign_reg_346_reg_n_2_[1] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[2] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[2]),
        .Q(\posx_assign_reg_346_reg_n_2_[2] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[3] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[3]),
        .Q(\posx_assign_reg_346_reg_n_2_[3] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[4] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[4]),
        .Q(\posx_assign_reg_346_reg_n_2_[4] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[5] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[5]),
        .Q(\posx_assign_reg_346_reg_n_2_[5] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[6] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[6]),
        .Q(\posx_assign_reg_346_reg_n_2_[6] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[7] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[7]),
        .Q(\posx_assign_reg_346_reg_n_2_[7] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[8] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[8]),
        .Q(\posx_assign_reg_346_reg_n_2_[8] ),
        .R(posx_assign_reg_346));
  FDRE \posx_assign_reg_346_reg[9] 
       (.C(ap_clk),
        .CE(posx_assign_reg_3460),
        .D(j_reg_995[9]),
        .Q(\posx_assign_reg_346_reg_n_2_[9] ),
        .R(posx_assign_reg_346));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_114
       (.I0(k_reg_323[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[10]),
        .O(k_phi_fu_327_p4[10]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_115
       (.I0(k_reg_323[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[11]),
        .O(k_phi_fu_327_p4[11]));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    ram_reg_i_116
       (.I0(k_1_reg_931_reg[10]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond1_reg_927),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(k_reg_323[10]),
        .O(ram_reg_i_116_n_2));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_117
       (.I0(k_reg_323[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(exitcond1_reg_927),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(k_1_reg_931_reg[9]),
        .O(k_phi_fu_327_p4[9]));
  CARRY4 ram_reg_i_153
       (.CI(ram_reg_i_157_n_2),
        .CO({ram_reg_i_153_n_2,ram_reg_i_153_n_3,ram_reg_i_153_n_4,ram_reg_i_153_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_i_153_n_6,ram_reg_i_153_n_7,ram_reg_i_153_n_8,ram_reg_i_153_n_9}),
        .S({ram_reg_i_167_n_2,ram_reg_i_168_n_2,ram_reg_i_169_n_2,ram_reg_i_170_n_2}));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_154
       (.I0(posx_assign_cast6_reg_965_reg__0[9]),
        .O(ram_reg_i_154_n_2));
  CARRY4 ram_reg_i_157
       (.CI(1'b0),
        .CO({ram_reg_i_157_n_2,ram_reg_i_157_n_3,ram_reg_i_157_n_4,ram_reg_i_157_n_5}),
        .CYINIT(posx_assign_cast6_reg_965_reg__0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({ram_reg_i_157_n_6,ram_reg_i_157_n_7,ram_reg_i_157_n_8,ram_reg_i_157_n_9}),
        .S({ram_reg_i_171_n_2,ram_reg_i_172_n_2,ram_reg_i_173_n_2,ram_reg_i_174_n_2}));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_167
       (.I0(posx_assign_cast6_reg_965_reg__0[8]),
        .O(ram_reg_i_167_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_168
       (.I0(posx_assign_cast6_reg_965_reg__0[7]),
        .O(ram_reg_i_168_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_169
       (.I0(posx_assign_cast6_reg_965_reg__0[6]),
        .O(ram_reg_i_169_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_170
       (.I0(posx_assign_cast6_reg_965_reg__0[5]),
        .O(ram_reg_i_170_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_171
       (.I0(posx_assign_cast6_reg_965_reg__0[4]),
        .O(ram_reg_i_171_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_172
       (.I0(posx_assign_cast6_reg_965_reg__0[3]),
        .O(ram_reg_i_172_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_173
       (.I0(posx_assign_cast6_reg_965_reg__0[2]),
        .O(ram_reg_i_173_n_2));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_i_174
       (.I0(posx_assign_cast6_reg_965_reg__0[1]),
        .O(ram_reg_i_174_n_2));
  CARRY4 ram_reg_i_40
       (.CI(1'b0),
        .CO({NLW_ram_reg_i_40_CO_UNCONNECTED[3:2],ram_reg_i_40_n_4,ram_reg_i_40_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,k_phi_fu_327_p4[10],1'b0}),
        .O({NLW_ram_reg_i_40_O_UNCONNECTED[3],data4}),
        .S({1'b0,k_phi_fu_327_p4[11],ram_reg_i_116_n_2,k_phi_fu_327_p4[9]}));
  CARRY4 ram_reg_i_82
       (.CI(ram_reg_i_153_n_2),
        .CO({NLW_ram_reg_i_82_CO_UNCONNECTED[3:2],ram_reg_i_82_n_4,NLW_ram_reg_i_82_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_i_82_O_UNCONNECTED[3:1],ram_reg_i_82_n_9}),
        .S({1'b0,1'b0,1'b1,ram_reg_i_154_n_2}));
  FDRE \reg_361_reg[0] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[0]),
        .Q(reg_361[0]),
        .R(1'b0));
  FDRE \reg_361_reg[1] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[1]),
        .Q(reg_361[1]),
        .R(1'b0));
  FDRE \reg_361_reg[2] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[2]),
        .Q(reg_361[2]),
        .R(1'b0));
  FDRE \reg_361_reg[3] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[3]),
        .Q(reg_361[3]),
        .R(1'b0));
  FDRE \reg_361_reg[4] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[4]),
        .Q(reg_361[4]),
        .R(1'b0));
  FDRE \reg_361_reg[5] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[5]),
        .Q(reg_361[5]),
        .R(1'b0));
  FDRE \reg_361_reg[6] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[6]),
        .Q(reg_361[6]),
        .R(1'b0));
  FDRE \reg_361_reg[7] 
       (.C(ap_clk),
        .CE(INPUT_r_RREADY),
        .D(INPUT_r_RDATA[7]),
        .Q(reg_361[7]),
        .R(1'b0));
  FDRE \reg_367_reg[0] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_57),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \reg_367_reg[1] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_56),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \reg_367_reg[2] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_55),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \reg_367_reg[3] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_54),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \reg_367_reg[4] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_53),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \reg_367_reg[5] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_52),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \reg_367_reg[6] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_51),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \reg_367_reg[7] 
       (.C(ap_clk),
        .CE(reg_367),
        .D(small_input_U_n_50),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \reg_372_reg[0] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_67),
        .Q(\reg_372_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \reg_372_reg[1] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_66),
        .Q(\reg_372_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \reg_372_reg[2] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_65),
        .Q(\reg_372_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \reg_372_reg[3] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_64),
        .Q(\reg_372_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \reg_372_reg[4] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_63),
        .Q(\reg_372_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \reg_372_reg[5] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_62),
        .Q(\reg_372_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \reg_372_reg[6] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_61),
        .Q(\reg_372_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \reg_372_reg[7] 
       (.C(ap_clk),
        .CE(reg_372),
        .D(small_input_U_n_60),
        .Q(\reg_372_reg_n_2_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[3]_i_2 
       (.I0(p_0_in1_in[4]),
        .I1(\reg_372_reg_n_2_[3] ),
        .O(\res_1_i_reg_1015[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[3]_i_3 
       (.I0(p_0_in1_in[3]),
        .I1(\reg_372_reg_n_2_[2] ),
        .O(\res_1_i_reg_1015[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[3]_i_4 
       (.I0(p_0_in1_in[2]),
        .I1(\reg_372_reg_n_2_[1] ),
        .O(\res_1_i_reg_1015[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[3]_i_5 
       (.I0(\reg_372_reg_n_2_[0] ),
        .I1(p_0_in1_in[1]),
        .O(\res_1_i_reg_1015[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[7]_i_2 
       (.I0(p_0_in1_in[8]),
        .I1(\reg_372_reg_n_2_[7] ),
        .O(\res_1_i_reg_1015[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[7]_i_3 
       (.I0(p_0_in1_in[7]),
        .I1(\reg_372_reg_n_2_[6] ),
        .O(\res_1_i_reg_1015[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[7]_i_4 
       (.I0(p_0_in1_in[6]),
        .I1(\reg_372_reg_n_2_[5] ),
        .O(\res_1_i_reg_1015[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_i_reg_1015[7]_i_5 
       (.I0(p_0_in1_in[5]),
        .I1(\reg_372_reg_n_2_[4] ),
        .O(\res_1_i_reg_1015[7]_i_5_n_2 ));
  FDRE \res_1_i_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[0]),
        .Q(res_1_i_reg_1015[0]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[1]),
        .Q(res_1_i_reg_1015[1]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[2] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[2]),
        .Q(res_1_i_reg_1015[2]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[3]),
        .Q(res_1_i_reg_1015[3]),
        .R(1'b0));
  CARRY4 \res_1_i_reg_1015_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\res_1_i_reg_1015_reg[3]_i_1_n_2 ,\res_1_i_reg_1015_reg[3]_i_1_n_3 ,\res_1_i_reg_1015_reg[3]_i_1_n_4 ,\res_1_i_reg_1015_reg[3]_i_1_n_5 }),
        .CYINIT(1'b1),
        .DI(p_0_in1_in[4:1]),
        .O(res_1_i_fu_624_p2[3:0]),
        .S({\res_1_i_reg_1015[3]_i_2_n_2 ,\res_1_i_reg_1015[3]_i_3_n_2 ,\res_1_i_reg_1015[3]_i_4_n_2 ,\res_1_i_reg_1015[3]_i_5_n_2 }));
  FDRE \res_1_i_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[4]),
        .Q(res_1_i_reg_1015[4]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[5]),
        .Q(res_1_i_reg_1015[5]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[6] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[6]),
        .Q(res_1_i_reg_1015[6]),
        .R(1'b0));
  FDRE \res_1_i_reg_1015_reg[7] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[7]),
        .Q(res_1_i_reg_1015[7]),
        .R(1'b0));
  CARRY4 \res_1_i_reg_1015_reg[7]_i_1 
       (.CI(\res_1_i_reg_1015_reg[3]_i_1_n_2 ),
        .CO({\res_1_i_reg_1015_reg[7]_i_1_n_2 ,\res_1_i_reg_1015_reg[7]_i_1_n_3 ,\res_1_i_reg_1015_reg[7]_i_1_n_4 ,\res_1_i_reg_1015_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(p_0_in1_in[8:5]),
        .O(res_1_i_fu_624_p2[7:4]),
        .S({\res_1_i_reg_1015[7]_i_2_n_2 ,\res_1_i_reg_1015[7]_i_3_n_2 ,\res_1_i_reg_1015[7]_i_4_n_2 ,\res_1_i_reg_1015[7]_i_5_n_2 }));
  FDRE \res_1_i_reg_1015_reg[8] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(res_1_i_fu_624_p2[8]),
        .Q(res_1_i_reg_1015[8]),
        .R(1'b0));
  CARRY4 \res_1_i_reg_1015_reg[8]_i_2 
       (.CI(\res_1_i_reg_1015_reg[7]_i_1_n_2 ),
        .CO(\NLW_res_1_i_reg_1015_reg[8]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_res_1_i_reg_1015_reg[8]_i_2_O_UNCONNECTED [3:1],res_1_i_fu_624_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[10]_i_2 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[7]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[7]),
        .I2(res_3_i_reg_1052[7]),
        .O(\res_1_reg_1062[10]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_reg_1062[10]_i_3 
       (.I0(res_3_i_reg_1052[9]),
        .I1(res_3_i_reg_1052[10]),
        .O(\res_1_reg_1062[10]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \res_1_reg_1062[10]_i_4 
       (.I0(res_3_i_reg_1052[8]),
        .I1(res_3_i_reg_1052[9]),
        .O(\res_1_reg_1062[10]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h8E71)) 
    \res_1_reg_1062[10]_i_5 
       (.I0(res_3_i_reg_1052[7]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[7]),
        .I2(tmp_51_i_cast_reg_1040_reg__0[7]),
        .I3(res_3_i_reg_1052[8]),
        .O(\res_1_reg_1062[10]_i_5_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[3]_i_2 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[2]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[2]),
        .I2(res_3_i_reg_1052[2]),
        .O(\res_1_reg_1062[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[3]_i_3 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[1]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[1]),
        .I2(res_3_i_reg_1052[1]),
        .O(\res_1_reg_1062[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \res_1_reg_1062[3]_i_4 
       (.I0(tmp_44_i_cast_reg_1035_reg__0[0]),
        .I1(tmp_51_i_cast_reg_1040_reg__0[0]),
        .O(\res_1_reg_1062[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[3]_i_5 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[3]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[3]),
        .I2(res_3_i_reg_1052[3]),
        .I3(\res_1_reg_1062[3]_i_2_n_2 ),
        .O(\res_1_reg_1062[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[3]_i_6 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[2]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[2]),
        .I2(res_3_i_reg_1052[2]),
        .I3(\res_1_reg_1062[3]_i_3_n_2 ),
        .O(\res_1_reg_1062[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[3]_i_7 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[1]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[1]),
        .I2(res_3_i_reg_1052[1]),
        .I3(\res_1_reg_1062[3]_i_4_n_2 ),
        .O(\res_1_reg_1062[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \res_1_reg_1062[3]_i_8 
       (.I0(tmp_44_i_cast_reg_1035_reg__0[0]),
        .I1(tmp_51_i_cast_reg_1040_reg__0[0]),
        .I2(res_3_i_reg_1052[0]),
        .O(\res_1_reg_1062[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[7]_i_2 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[6]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[6]),
        .I2(res_3_i_reg_1052[6]),
        .O(\res_1_reg_1062[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[7]_i_3 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[5]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[5]),
        .I2(res_3_i_reg_1052[5]),
        .O(\res_1_reg_1062[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[7]_i_4 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[4]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[4]),
        .I2(res_3_i_reg_1052[4]),
        .O(\res_1_reg_1062[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_1_reg_1062[7]_i_5 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[3]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[3]),
        .I2(res_3_i_reg_1052[3]),
        .O(\res_1_reg_1062[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[7]_i_6 
       (.I0(\res_1_reg_1062[7]_i_2_n_2 ),
        .I1(tmp_51_i_cast_reg_1040_reg__0[7]),
        .I2(tmp_44_i_cast_reg_1035_reg__0[7]),
        .I3(res_3_i_reg_1052[7]),
        .O(\res_1_reg_1062[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[7]_i_7 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[6]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[6]),
        .I2(res_3_i_reg_1052[6]),
        .I3(\res_1_reg_1062[7]_i_3_n_2 ),
        .O(\res_1_reg_1062[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[7]_i_8 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[5]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[5]),
        .I2(res_3_i_reg_1052[5]),
        .I3(\res_1_reg_1062[7]_i_4_n_2 ),
        .O(\res_1_reg_1062[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \res_1_reg_1062[7]_i_9 
       (.I0(tmp_51_i_cast_reg_1040_reg__0[4]),
        .I1(tmp_44_i_cast_reg_1035_reg__0[4]),
        .I2(res_3_i_reg_1052[4]),
        .I3(\res_1_reg_1062[7]_i_5_n_2 ),
        .O(\res_1_reg_1062[7]_i_9_n_2 ));
  FDRE \res_1_reg_1062_reg[0] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[0]),
        .Q(res_1_reg_1062[0]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[10] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[10]),
        .Q(res_1_reg_1062[10]),
        .R(1'b0));
  CARRY4 \res_1_reg_1062_reg[10]_i_1 
       (.CI(\res_1_reg_1062_reg[7]_i_1_n_2 ),
        .CO({\NLW_res_1_reg_1062_reg[10]_i_1_CO_UNCONNECTED [3:2],\res_1_reg_1062_reg[10]_i_1_n_4 ,\res_1_reg_1062_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,res_3_i_reg_1052[8],\res_1_reg_1062[10]_i_2_n_2 }),
        .O({\NLW_res_1_reg_1062_reg[10]_i_1_O_UNCONNECTED [3],res_1_fu_741_p2[10:8]}),
        .S({1'b0,\res_1_reg_1062[10]_i_3_n_2 ,\res_1_reg_1062[10]_i_4_n_2 ,\res_1_reg_1062[10]_i_5_n_2 }));
  FDRE \res_1_reg_1062_reg[1] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[1]),
        .Q(res_1_reg_1062[1]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[2] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[2]),
        .Q(res_1_reg_1062[2]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[3] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[3]),
        .Q(res_1_reg_1062[3]),
        .R(1'b0));
  CARRY4 \res_1_reg_1062_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\res_1_reg_1062_reg[3]_i_1_n_2 ,\res_1_reg_1062_reg[3]_i_1_n_3 ,\res_1_reg_1062_reg[3]_i_1_n_4 ,\res_1_reg_1062_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_1_reg_1062[3]_i_2_n_2 ,\res_1_reg_1062[3]_i_3_n_2 ,\res_1_reg_1062[3]_i_4_n_2 ,res_3_i_reg_1052[0]}),
        .O(res_1_fu_741_p2[3:0]),
        .S({\res_1_reg_1062[3]_i_5_n_2 ,\res_1_reg_1062[3]_i_6_n_2 ,\res_1_reg_1062[3]_i_7_n_2 ,\res_1_reg_1062[3]_i_8_n_2 }));
  FDRE \res_1_reg_1062_reg[4] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[4]),
        .Q(res_1_reg_1062[4]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[5] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[5]),
        .Q(res_1_reg_1062[5]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[6] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[6]),
        .Q(res_1_reg_1062[6]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[7] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[7]),
        .Q(res_1_reg_1062[7]),
        .R(1'b0));
  CARRY4 \res_1_reg_1062_reg[7]_i_1 
       (.CI(\res_1_reg_1062_reg[3]_i_1_n_2 ),
        .CO({\res_1_reg_1062_reg[7]_i_1_n_2 ,\res_1_reg_1062_reg[7]_i_1_n_3 ,\res_1_reg_1062_reg[7]_i_1_n_4 ,\res_1_reg_1062_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_1_reg_1062[7]_i_2_n_2 ,\res_1_reg_1062[7]_i_3_n_2 ,\res_1_reg_1062[7]_i_4_n_2 ,\res_1_reg_1062[7]_i_5_n_2 }),
        .O(res_1_fu_741_p2[7:4]),
        .S({\res_1_reg_1062[7]_i_6_n_2 ,\res_1_reg_1062[7]_i_7_n_2 ,\res_1_reg_1062[7]_i_8_n_2 ,\res_1_reg_1062[7]_i_9_n_2 }));
  FDRE \res_1_reg_1062_reg[8] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[8]),
        .Q(res_1_reg_1062[8]),
        .R(1'b0));
  FDRE \res_1_reg_1062_reg[9] 
       (.C(ap_clk),
        .CE(abscond4_reg_10680),
        .D(res_1_fu_741_p2[9]),
        .Q(res_1_reg_1062[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \res_3_i_reg_1052[3]_i_7 
       (.I0(res_1_i_reg_1015[0]),
        .O(\res_3_i_reg_1052[3]_i_7_n_2 ));
  FDRE \res_3_i_reg_1052_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[0]),
        .Q(res_3_i_reg_1052[0]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[10] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[10]),
        .Q(res_3_i_reg_1052[10]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[1]),
        .Q(res_3_i_reg_1052[1]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[2]),
        .Q(res_3_i_reg_1052[2]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[3]),
        .Q(res_3_i_reg_1052[3]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[4]),
        .Q(res_3_i_reg_1052[4]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[5]),
        .Q(res_3_i_reg_1052[5]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[6]),
        .Q(res_3_i_reg_1052[6]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[7]),
        .Q(res_3_i_reg_1052[7]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[8] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[8]),
        .Q(res_3_i_reg_1052[8]),
        .R(1'b0));
  FDRE \res_3_i_reg_1052_reg[9] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_3_i_fu_726_p2[9]),
        .Q(res_3_i_reg_1052[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \res_reg_1045[3]_i_8 
       (.I0(small_input_load_6_reg_1025[0]),
        .I1(sum1_i_reg_1010[0]),
        .I2(\reg_372_reg_n_2_[0] ),
        .O(\res_reg_1045[3]_i_8_n_2 ));
  FDRE \res_reg_1045_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[0]),
        .Q(res_reg_1045[0]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[10] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[10]),
        .Q(res_reg_1045[10]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[1]),
        .Q(res_reg_1045[1]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[2]),
        .Q(res_reg_1045[2]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[3]),
        .Q(res_reg_1045[3]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[4]),
        .Q(res_reg_1045[4]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[5]),
        .Q(res_reg_1045[5]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[6]),
        .Q(res_reg_1045[6]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[7]),
        .Q(res_reg_1045[7]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[8] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[8]),
        .Q(res_reg_1045[8]),
        .R(1'b0));
  FDRE \res_reg_1045_reg[9] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(res_fu_687_p2[9]),
        .Q(res_reg_1045[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb small_input_U
       (.CO(ram_reg_i_82_n_4),
        .D(res_3_i_fu_726_p2),
        .DOBDO(small_input_q1),
        .O(data4),
        .Q(reg_361),
        .S(\res_3_i_reg_1052[3]_i_7_n_2 ),
        .WEA(small_input_we0),
        .WEBWE(small_input_we1),
        .\ap_CS_fsm_reg[25] ({ap_CS_fsm_pp3_stage3,ap_CS_fsm_pp3_stage2,ap_CS_fsm_pp3_stage1,ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg_n_2),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg_n_2),
        .ap_enable_reg_pp3_iter3_reg(ap_enable_reg_pp3_iter3_reg_n_2),
        .\ap_reg_pp0_iter1_indvar_reg_299_reg[11] (ap_reg_pp0_iter1_indvar_reg_299),
        .\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] (ap_reg_pp2_iter1_tmp_9_reg_956_reg__0),
        .empty_n_reg(sobel_sw_new_OUTPUT_r_m_axi_U_n_4),
        .exitcond1_reg_927(exitcond1_reg_927),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg_n_2_[0] ),
        .\j_reg_995_reg[9] ({data1[9],data1[6:4],data1[1]}),
        .\j_reg_995_reg[9]_0 (small_input_U_n_48),
        .\j_reg_995_reg[9]_1 (j_reg_995),
        .k_1_reg_931_reg(k_1_reg_931_reg[8:0]),
        .k_reg_323(k_reg_323),
        .\posx_assign_cast6_reg_965_reg[0] (posx_assign_cast6_reg_965_reg__0[0]),
        .\posx_assign_cast6_reg_965_reg[0]_0 ({ram_reg_i_157_n_6,ram_reg_i_157_n_7,ram_reg_i_157_n_8,ram_reg_i_157_n_9}),
        .\posx_assign_cast6_reg_965_reg[0]_1 ({ram_reg_i_153_n_6,ram_reg_i_153_n_7,ram_reg_i_153_n_8,ram_reg_i_153_n_9}),
        .\posx_assign_cast6_reg_965_reg[9] (ram_reg_i_82_n_9),
        .\posx_assign_cast_reg_980_reg[9] (posx_assign_cast_reg_980_reg__0),
        .\posx_assign_reg_346_reg[1] (small_input_U_n_58),
        .\posx_assign_reg_346_reg[9] ({\posx_assign_reg_346_reg_n_2_[9] ,\posx_assign_reg_346_reg_n_2_[8] ,\posx_assign_reg_346_reg_n_2_[7] ,\posx_assign_reg_346_reg_n_2_[6] ,\posx_assign_reg_346_reg_n_2_[5] ,\posx_assign_reg_346_reg_n_2_[4] ,\posx_assign_reg_346_reg_n_2_[3] ,\posx_assign_reg_346_reg_n_2_[2] ,\posx_assign_reg_346_reg_n_2_[1] ,\posx_assign_reg_346_reg_n_2_[0] }),
        .ram_reg(small_input_U_n_42),
        .ram_reg_0(small_input_U_n_49),
        .ram_reg_1(small_input_U_n_59),
        .\reg_367_reg[0] (\sum1_i_reg_1010[3]_i_7_n_2 ),
        .\reg_367_reg[7] ({small_input_U_n_50,small_input_U_n_51,small_input_U_n_52,small_input_U_n_53,small_input_U_n_54,small_input_U_n_55,small_input_U_n_56,small_input_U_n_57}),
        .\reg_367_reg[7]_0 (p_0_in1_in),
        .\reg_372_reg[7] ({small_input_U_n_60,small_input_U_n_61,small_input_U_n_62,small_input_U_n_63,small_input_U_n_64,small_input_U_n_65,small_input_U_n_66,small_input_U_n_67}),
        .\reg_372_reg[7]_0 ({\reg_372_reg_n_2_[7] ,\reg_372_reg_n_2_[6] ,\reg_372_reg_n_2_[5] ,\reg_372_reg_n_2_[4] ,\reg_372_reg_n_2_[3] ,\reg_372_reg_n_2_[2] ,\reg_372_reg_n_2_[1] ,\reg_372_reg_n_2_[0] }),
        .\res_1_i_reg_1015_reg[8] (res_1_i_reg_1015[8:1]),
        .\res_reg_1045_reg[10] (res_fu_687_p2),
        .small_input_ce0(small_input_ce0),
        .small_input_ce1(small_input_ce1),
        .\small_input_load_6_reg_1025_reg[0] (\res_reg_1045[3]_i_8_n_2 ),
        .\small_input_load_6_reg_1025_reg[7] (small_input_load_6_reg_1025),
        .\sum1_i_reg_1010_reg[9] (sum1_i_fu_618_p2),
        .\sum1_i_reg_1010_reg[9]_0 (sum1_i_reg_1010));
  LUT3 #(
    .INIT(8'h08)) 
    \small_input_load_6_reg_1025[7]_i_1 
       (.I0(ap_CS_fsm_pp3_stage3),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\exitcond_reg_961_reg_n_2_[0] ),
        .O(small_input_load_6_reg_10250));
  FDRE \small_input_load_6_reg_1025_reg[0] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[0]),
        .Q(small_input_load_6_reg_1025[0]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[1] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[1]),
        .Q(small_input_load_6_reg_1025[1]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[2] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[2]),
        .Q(small_input_load_6_reg_1025[2]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[3] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[3]),
        .Q(small_input_load_6_reg_1025[3]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[4] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[4]),
        .Q(small_input_load_6_reg_1025[4]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[5] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[5]),
        .Q(small_input_load_6_reg_1025[5]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[6] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[6]),
        .Q(small_input_load_6_reg_1025[6]),
        .R(1'b0));
  FDRE \small_input_load_6_reg_1025_reg[7] 
       (.C(ap_clk),
        .CE(small_input_load_6_reg_10250),
        .D(small_input_q1[7]),
        .Q(small_input_load_6_reg_1025[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi sobel_sw_new_CTRL_BUS_s_axi_U
       (.D(ap_NS_fsm[0]),
        .E(ap_NS_fsm171_out),
        .Q(input_r_r),
        .\ap_CS_fsm_reg[10] ({ap_CS_fsm_state13,\ap_CS_fsm_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[21] (sobel_sw_new_CTRL_BUS_s_axi_U_n_73),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\i_reg_311_reg[8] (i_reg_311_reg__0),
        .interrupt(interrupt),
        .out({s_axi_CTRL_BUS_BVALID,s_axi_CTRL_BUS_WREADY,s_axi_CTRL_BUS_AWREADY}),
        .\output_read_reg_875_reg[31] (output_r_r),
        .s_axi_CTRL_BUS_ARADDR(s_axi_CTRL_BUS_ARADDR),
        .s_axi_CTRL_BUS_ARREADY(s_axi_CTRL_BUS_ARREADY),
        .s_axi_CTRL_BUS_ARVALID(s_axi_CTRL_BUS_ARVALID),
        .s_axi_CTRL_BUS_AWADDR(s_axi_CTRL_BUS_AWADDR),
        .s_axi_CTRL_BUS_AWVALID(s_axi_CTRL_BUS_AWVALID),
        .s_axi_CTRL_BUS_BREADY(s_axi_CTRL_BUS_BREADY),
        .s_axi_CTRL_BUS_RDATA(s_axi_CTRL_BUS_RDATA),
        .s_axi_CTRL_BUS_RREADY(s_axi_CTRL_BUS_RREADY),
        .s_axi_CTRL_BUS_RVALID(s_axi_CTRL_BUS_RVALID),
        .s_axi_CTRL_BUS_WDATA(s_axi_CTRL_BUS_WDATA),
        .s_axi_CTRL_BUS_WSTRB(s_axi_CTRL_BUS_WSTRB),
        .s_axi_CTRL_BUS_WVALID(s_axi_CTRL_BUS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi sobel_sw_new_INPUT_r_m_axi_U
       (.D({ap_NS_fsm[14:13],ap_NS_fsm[2:1]}),
        .E(I_RREADY1),
        .\INPUT_addr_1_reg_941_reg[31] (INPUT_addr_1_reg_941),
        .INPUT_r_RREADY(INPUT_r_RREADY),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state23,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state8,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SR(indvar_reg_299),
        .WEA(small_input_we0),
        .WEBWE(small_input_we1),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm[1]_i_2_n_2 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[1]_i_3_n_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(sobel_sw_new_INPUT_r_m_axi_U_n_21),
        .ap_enable_reg_pp0_iter1_reg(sobel_sw_new_INPUT_r_m_axi_U_n_22),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter2_reg(sobel_sw_new_INPUT_r_m_axi_U_n_23),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_n_2),
        .ap_enable_reg_pp1_iter1_reg(small_input_U_n_49),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(sobel_sw_new_INPUT_r_m_axi_U_n_16),
        .ap_enable_reg_pp2_iter0_reg_0(sobel_sw_new_INPUT_r_m_axi_U_n_24),
        .ap_enable_reg_pp2_iter1_reg(sobel_sw_new_INPUT_r_m_axi_U_n_25),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_n_2),
        .ap_enable_reg_pp2_iter2_reg(sobel_sw_new_INPUT_r_m_axi_U_n_26),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_n_2),
        .ap_reg_ioackin_INPUT_r_ARREADY(ap_reg_ioackin_INPUT_r_ARREADY),
        .ap_reg_pp0_iter1_exitcond6_reg_903(ap_reg_pp0_iter1_exitcond6_reg_903),
        .\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] (p_44_in),
        .ap_reg_pp2_iter1_exitcond3_reg_947(ap_reg_pp2_iter1_exitcond3_reg_947),
        .\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] (p_43_in),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\exitcond3_reg_947_reg[0] (\exitcond3_reg_947_reg_n_2_[0] ),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg_n_2_[0] ),
        .\exitcond6_reg_903_reg[0]_0 (ap_enable_reg_pp0_iter0_i_2_n_2),
        .\indvar1_reg_335_reg[0] (indvar1_reg_335),
        .\indvar1_reg_335_reg[0]_0 (indvar1_reg_3350),
        .\indvar1_reg_335_reg[6] (\ap_CS_fsm[20]_i_2_n_2 ),
        .indvar_next_reg_9070(indvar_next_reg_9070),
        .\indvar_next_reg_907_reg[2] (\exitcond6_reg_903[0]_i_4_n_2 ),
        .\indvar_next_reg_907_reg[8] (\exitcond6_reg_903[0]_i_5_n_2 ),
        .\indvar_reg_299_reg[11] (\exitcond6_reg_903[0]_i_3_n_2 ),
        .\input_read_reg_880_reg[31] (input_read_reg_880),
        .m_axi_INPUT_r_ARADDR(\^m_axi_INPUT_r_ARADDR ),
        .\m_axi_INPUT_r_ARLEN[3] (\^m_axi_INPUT_r_ARLEN ),
        .m_axi_INPUT_r_ARREADY(m_axi_INPUT_r_ARREADY),
        .m_axi_INPUT_r_ARVALID(m_axi_INPUT_r_ARVALID),
        .m_axi_INPUT_r_RLAST({m_axi_INPUT_r_RLAST,m_axi_INPUT_r_RDATA}),
        .m_axi_INPUT_r_RREADY(m_axi_INPUT_r_RREADY),
        .m_axi_INPUT_r_RRESP(m_axi_INPUT_r_RRESP),
        .m_axi_INPUT_r_RVALID(m_axi_INPUT_r_RVALID),
        .\reg_361_reg[7] (INPUT_r_RDATA),
        .s_ready_t_reg(sobel_sw_new_INPUT_r_m_axi_U_n_7),
        .\tmp_9_reg_956_reg[0] (tmp_9_reg_956_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi sobel_sw_new_OUTPUT_r_m_axi_U
       (.AWLEN(\^m_axi_OUTPUT_r_AWLEN ),
        .D(ap_NS_fsm[26:22]),
        .E(j_reg_9950),
        .\OUTPUT_addr_1_reg_1102_reg[31] (OUTPUT_addr_1_reg_1102),
        .\OUTPUT_addr_reg_1092_reg[31] (OUTPUT_addr_reg_1092),
        .Q({ap_CS_fsm_pp3_stage3,ap_CS_fsm_pp3_stage2,ap_CS_fsm_pp3_stage1,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state27,ap_CS_fsm_pp1_stage0}),
        .SR(posx_assign_reg_346),
        .\abscond_reg_1057_reg[0] (abscond4_reg_10680),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_2),
        .ap_enable_reg_pp1_iter0_reg(small_input_U_n_42),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg_n_2),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(sobel_sw_new_OUTPUT_r_m_axi_U_n_22),
        .ap_enable_reg_pp3_iter0_reg_0(\ap_CS_fsm[23]_i_3_n_2 ),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg_n_2),
        .ap_enable_reg_pp3_iter1_reg_0(small_input_U_n_59),
        .ap_enable_reg_pp3_iter1_reg_1(small_input_U_n_58),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter3_reg(sobel_sw_new_OUTPUT_r_m_axi_U_n_23),
        .ap_enable_reg_pp3_iter3_reg_0(ap_enable_reg_pp3_iter3_reg_n_2),
        .ap_reg_ioackin_OUTPUT_r_AWREADY(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .ap_reg_ioackin_OUTPUT_r_WREADY(ap_reg_ioackin_OUTPUT_r_WREADY),
        .ap_reg_pp3_iter1_exitcond_reg_961(ap_reg_pp3_iter1_exitcond_reg_961),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(sobel_sw_new_OUTPUT_r_m_axi_U_n_4),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg_n_2_[0] ),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg_n_2_[0] ),
        .icmp_reg_1088(icmp_reg_1088),
        .\j_reg_995_reg[0] (\exitcond_reg_961[0]_i_3_n_2 ),
        .m_axi_OUTPUT_r_AWADDR(\^m_axi_OUTPUT_r_AWADDR ),
        .m_axi_OUTPUT_r_AWREADY(m_axi_OUTPUT_r_AWREADY),
        .m_axi_OUTPUT_r_AWVALID(m_axi_OUTPUT_r_AWVALID),
        .m_axi_OUTPUT_r_BREADY(m_axi_OUTPUT_r_BREADY),
        .m_axi_OUTPUT_r_BVALID(m_axi_OUTPUT_r_BVALID),
        .m_axi_OUTPUT_r_RREADY(m_axi_OUTPUT_r_RREADY),
        .m_axi_OUTPUT_r_RVALID(m_axi_OUTPUT_r_RVALID),
        .m_axi_OUTPUT_r_WDATA(m_axi_OUTPUT_r_WDATA),
        .m_axi_OUTPUT_r_WLAST(m_axi_OUTPUT_r_WLAST),
        .m_axi_OUTPUT_r_WREADY(m_axi_OUTPUT_r_WREADY),
        .m_axi_OUTPUT_r_WSTRB(m_axi_OUTPUT_r_WSTRB),
        .m_axi_OUTPUT_r_WVALID(m_axi_OUTPUT_r_WVALID),
        .p_42_in(p_42_in),
        .\posx_assign_cast6_reg_965_reg[0] (posx_assign_cast6_reg_965_reg0),
        .\posx_assign_cast_reg_980_reg[0] (posx_assign_cast_reg_980_reg0),
        .\posx_assign_reg_346_reg[0] (posx_assign_reg_3460),
        .\posx_assign_reg_346_reg[8] (\ap_CS_fsm[26]_i_3_n_2 ),
        .\reg_367_reg[0] (reg_367),
        .\reg_372_reg[0] (reg_372),
        .\res_reg_1045_reg[0] (p_25_in),
        .small_input_ce0(small_input_ce0),
        .small_input_ce1(small_input_ce1),
        .\state_reg[0] (sobel_sw_new_INPUT_r_m_axi_U_n_7),
        .\state_reg[0]_0 (sobel_sw_new_INPUT_r_m_axi_U_n_16),
        .\sum1_i_reg_1010_reg[0] (res_1_i_reg_10150),
        .\tmp_12_reg_1078_reg[0] (tmp_11_reg_10730),
        .\tmp_15_reg_1097_reg[7] (tmp_15_reg_1097));
  LUT2 #(
    .INIT(4'h6)) 
    \sum1_i_reg_1010[3]_i_7 
       (.I0(p_0_in1_in[1]),
        .I1(\reg_372_reg_n_2_[0] ),
        .O(\sum1_i_reg_1010[3]_i_7_n_2 ));
  FDRE \sum1_i_reg_1010_reg[0] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[0]),
        .Q(sum1_i_reg_1010[0]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[1] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[1]),
        .Q(sum1_i_reg_1010[1]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[2] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[2]),
        .Q(sum1_i_reg_1010[2]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[3] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[3]),
        .Q(sum1_i_reg_1010[3]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[4] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[4]),
        .Q(sum1_i_reg_1010[4]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[5] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[5]),
        .Q(sum1_i_reg_1010[5]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[6] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[6]),
        .Q(sum1_i_reg_1010[6]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[7] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[7]),
        .Q(sum1_i_reg_1010[7]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[8] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[8]),
        .Q(sum1_i_reg_1010[8]),
        .R(1'b0));
  FDRE \sum1_i_reg_1010_reg[9] 
       (.C(ap_clk),
        .CE(res_1_i_reg_10150),
        .D(sum1_i_fu_618_p2[9]),
        .Q(sum1_i_reg_1010[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_11_reg_1073[1]_i_1 
       (.I0(res_reg_1045[0]),
        .I1(abscond_reg_1057),
        .I2(res_reg_1045[1]),
        .O(\tmp_11_reg_1073[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_11_reg_1073[2]_i_1 
       (.I0(res_reg_1045[0]),
        .I1(res_reg_1045[1]),
        .I2(abscond_reg_1057),
        .I3(res_reg_1045[2]),
        .O(\tmp_11_reg_1073[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \tmp_11_reg_1073[3]_i_1 
       (.I0(res_reg_1045[1]),
        .I1(res_reg_1045[0]),
        .I2(res_reg_1045[2]),
        .I3(abscond_reg_1057),
        .I4(res_reg_1045[3]),
        .O(\tmp_11_reg_1073[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \tmp_11_reg_1073[4]_i_1 
       (.I0(res_reg_1045[2]),
        .I1(res_reg_1045[0]),
        .I2(res_reg_1045[1]),
        .I3(res_reg_1045[3]),
        .I4(abscond_reg_1057),
        .I5(res_reg_1045[4]),
        .O(\tmp_11_reg_1073[4]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_11_reg_1073[5]_i_1 
       (.I0(\tmp_11_reg_1073[5]_i_2_n_2 ),
        .I1(abscond_reg_1057),
        .I2(res_reg_1045[5]),
        .O(\tmp_11_reg_1073[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_11_reg_1073[5]_i_2 
       (.I0(res_reg_1045[3]),
        .I1(res_reg_1045[1]),
        .I2(res_reg_1045[0]),
        .I3(res_reg_1045[2]),
        .I4(res_reg_1045[4]),
        .O(\tmp_11_reg_1073[5]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_11_reg_1073[6]_i_1 
       (.I0(\abscond_reg_1057[0]_i_2_n_2 ),
        .I1(abscond_reg_1057),
        .I2(res_reg_1045[6]),
        .O(\tmp_11_reg_1073[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_11_reg_1073[7]_i_1 
       (.I0(\abscond_reg_1057[0]_i_2_n_2 ),
        .I1(res_reg_1045[6]),
        .I2(abscond_reg_1057),
        .I3(res_reg_1045[7]),
        .O(\tmp_11_reg_1073[7]_i_1_n_2 ));
  FDRE \tmp_11_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(res_reg_1045[0]),
        .Q(tmp_11_reg_1073[0]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[1]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[1]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[2]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[2]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[3]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[3]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[4]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[4]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[5]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[5]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[6]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[6]),
        .R(1'b0));
  FDRE \tmp_11_reg_1073_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_11_reg_1073[7]_i_1_n_2 ),
        .Q(tmp_11_reg_1073[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_12_reg_1078[1]_i_1 
       (.I0(res_1_reg_1062[0]),
        .I1(abscond4_reg_1068),
        .I2(res_1_reg_1062[1]),
        .O(\tmp_12_reg_1078[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_12_reg_1078[2]_i_1 
       (.I0(res_1_reg_1062[0]),
        .I1(res_1_reg_1062[1]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[2]),
        .O(\tmp_12_reg_1078[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \tmp_12_reg_1078[3]_i_1 
       (.I0(res_1_reg_1062[1]),
        .I1(res_1_reg_1062[0]),
        .I2(res_1_reg_1062[2]),
        .I3(abscond4_reg_1068),
        .I4(res_1_reg_1062[3]),
        .O(\tmp_12_reg_1078[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \tmp_12_reg_1078[4]_i_1 
       (.I0(res_1_reg_1062[2]),
        .I1(res_1_reg_1062[0]),
        .I2(res_1_reg_1062[1]),
        .I3(res_1_reg_1062[3]),
        .I4(abscond4_reg_1068),
        .I5(res_1_reg_1062[4]),
        .O(\tmp_12_reg_1078[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_12_reg_1078[5]_i_1 
       (.I0(\tmp_12_reg_1078[5]_i_2_n_2 ),
        .I1(abscond4_reg_1068),
        .I2(res_1_reg_1062[5]),
        .O(\tmp_12_reg_1078[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_12_reg_1078[5]_i_2 
       (.I0(res_1_reg_1062[3]),
        .I1(res_1_reg_1062[1]),
        .I2(res_1_reg_1062[0]),
        .I3(res_1_reg_1062[2]),
        .I4(res_1_reg_1062[4]),
        .O(\tmp_12_reg_1078[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \tmp_12_reg_1078[6]_i_1 
       (.I0(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .I1(abscond4_reg_1068),
        .I2(res_1_reg_1062[6]),
        .O(\tmp_12_reg_1078[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hF10E)) 
    \tmp_12_reg_1078[7]_i_1 
       (.I0(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .I1(res_1_reg_1062[6]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[7]),
        .O(\tmp_12_reg_1078[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_12_reg_1078[7]_i_2 
       (.I0(res_1_reg_1062[4]),
        .I1(res_1_reg_1062[2]),
        .I2(res_1_reg_1062[0]),
        .I3(res_1_reg_1062[1]),
        .I4(res_1_reg_1062[3]),
        .I5(res_1_reg_1062[5]),
        .O(\tmp_12_reg_1078[7]_i_2_n_2 ));
  FDRE \tmp_12_reg_1078_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(res_1_reg_1062[0]),
        .Q(tmp_12_reg_1078[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[1]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[2]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[2]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[3]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[4] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[4]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[5] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[5]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[6] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[6]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[6]),
        .R(1'b0));
  FDRE \tmp_12_reg_1078_reg[7] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(\tmp_12_reg_1078[7]_i_1_n_2 ),
        .Q(tmp_12_reg_1078[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h69696966)) 
    \tmp_14_reg_1083[3]_i_11 
       (.I0(\tmp_11_reg_1073[7]_i_1_n_2 ),
        .I1(res_1_reg_1062[7]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[6]),
        .I4(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \tmp_14_reg_1083[3]_i_12 
       (.I0(res_reg_1045[6]),
        .I1(abscond_reg_1057),
        .I2(\abscond_reg_1057[0]_i_2_n_2 ),
        .I3(res_1_reg_1062[6]),
        .I4(abscond4_reg_1068),
        .I5(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \tmp_14_reg_1083[3]_i_13 
       (.I0(res_reg_1045[5]),
        .I1(abscond_reg_1057),
        .I2(\tmp_11_reg_1073[5]_i_2_n_2 ),
        .I3(res_1_reg_1062[5]),
        .I4(abscond4_reg_1068),
        .I5(\tmp_12_reg_1078[5]_i_2_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1083[3]_i_14 
       (.I0(\tmp_11_reg_1073[4]_i_1_n_2 ),
        .I1(\tmp_12_reg_1078[4]_i_1_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_14_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_14_reg_1083[3]_i_15 
       (.I0(res_reg_1045[8]),
        .I1(res_reg_1045[6]),
        .I2(\abscond_reg_1057[0]_i_2_n_2 ),
        .I3(res_reg_1045[7]),
        .I4(res_reg_1045[9]),
        .O(\tmp_14_reg_1083[3]_i_15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_14_reg_1083[3]_i_16 
       (.I0(res_1_reg_1062[7]),
        .I1(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .I2(res_1_reg_1062[6]),
        .I3(res_1_reg_1062[8]),
        .O(\tmp_14_reg_1083[3]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \tmp_14_reg_1083[3]_i_17 
       (.I0(\tmp_11_reg_1073[3]_i_1_n_2 ),
        .I1(res_1_reg_1062[3]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[2]),
        .I4(res_1_reg_1062[0]),
        .I5(res_1_reg_1062[1]),
        .O(\tmp_14_reg_1083[3]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'h69696966)) 
    \tmp_14_reg_1083[3]_i_18 
       (.I0(\tmp_11_reg_1073[2]_i_1_n_2 ),
        .I1(res_1_reg_1062[2]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[1]),
        .I4(res_1_reg_1062[0]),
        .O(\tmp_14_reg_1083[3]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'h659A9A65659A659A)) 
    \tmp_14_reg_1083[3]_i_19 
       (.I0(res_reg_1045[1]),
        .I1(abscond_reg_1057),
        .I2(res_reg_1045[0]),
        .I3(res_1_reg_1062[1]),
        .I4(abscond4_reg_1068),
        .I5(res_1_reg_1062[0]),
        .O(\tmp_14_reg_1083[3]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_14_reg_1083[3]_i_20 
       (.I0(res_reg_1045[0]),
        .I1(res_1_reg_1062[0]),
        .O(\tmp_14_reg_1083[3]_i_20_n_2 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \tmp_14_reg_1083[3]_i_4 
       (.I0(\tmp_14_reg_1083[3]_i_15_n_2 ),
        .I1(abscond_reg_1057),
        .I2(res_reg_1045[10]),
        .O(\tmp_14_reg_1083[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF00010000FFFE)) 
    \tmp_14_reg_1083[3]_i_5 
       (.I0(res_reg_1045[7]),
        .I1(\abscond_reg_1057[0]_i_2_n_2 ),
        .I2(res_reg_1045[6]),
        .I3(res_reg_1045[8]),
        .I4(abscond_reg_1057),
        .I5(res_reg_1045[9]),
        .O(\tmp_14_reg_1083[3]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hFF0100FE)) 
    \tmp_14_reg_1083[3]_i_6 
       (.I0(res_reg_1045[6]),
        .I1(\abscond_reg_1057[0]_i_2_n_2 ),
        .I2(res_reg_1045[7]),
        .I3(abscond_reg_1057),
        .I4(res_reg_1045[8]),
        .O(\tmp_14_reg_1083[3]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'h96969699)) 
    \tmp_14_reg_1083[3]_i_7 
       (.I0(\tmp_14_reg_1083[3]_i_4_n_2 ),
        .I1(res_1_reg_1062[10]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[9]),
        .I4(\tmp_14_reg_1083[3]_i_16_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \tmp_14_reg_1083[3]_i_8 
       (.I0(\tmp_14_reg_1083[3]_i_5_n_2 ),
        .I1(res_1_reg_1062[9]),
        .I2(abscond4_reg_1068),
        .I3(\tmp_14_reg_1083[3]_i_16_n_2 ),
        .O(\tmp_14_reg_1083[3]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h6969696969696966)) 
    \tmp_14_reg_1083[3]_i_9 
       (.I0(\tmp_14_reg_1083[3]_i_6_n_2 ),
        .I1(res_1_reg_1062[8]),
        .I2(abscond4_reg_1068),
        .I3(res_1_reg_1062[7]),
        .I4(\tmp_12_reg_1078[7]_i_2_n_2 ),
        .I5(res_1_reg_1062[6]),
        .O(\tmp_14_reg_1083[3]_i_9_n_2 ));
  FDRE \tmp_14_reg_1083_reg[0] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(p_0_in[0]),
        .Q(tmp_14_reg_1083[0]),
        .R(1'b0));
  FDRE \tmp_14_reg_1083_reg[1] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(p_0_in[1]),
        .Q(tmp_14_reg_1083[1]),
        .R(1'b0));
  FDRE \tmp_14_reg_1083_reg[2] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(p_0_in[2]),
        .Q(tmp_14_reg_1083[2]),
        .R(1'b0));
  FDRE \tmp_14_reg_1083_reg[3] 
       (.C(ap_clk),
        .CE(tmp_11_reg_10730),
        .D(p_0_in[3]),
        .Q(tmp_14_reg_1083[3]),
        .R(1'b0));
  CARRY4 \tmp_14_reg_1083_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\tmp_14_reg_1083_reg[3]_i_10_n_2 ,\tmp_14_reg_1083_reg[3]_i_10_n_3 ,\tmp_14_reg_1083_reg[3]_i_10_n_4 ,\tmp_14_reg_1083_reg[3]_i_10_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_11_reg_1073[3]_i_1_n_2 ,\tmp_11_reg_1073[2]_i_1_n_2 ,\tmp_11_reg_1073[1]_i_1_n_2 ,res_reg_1045[0]}),
        .O(\NLW_tmp_14_reg_1083_reg[3]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_14_reg_1083[3]_i_17_n_2 ,\tmp_14_reg_1083[3]_i_18_n_2 ,\tmp_14_reg_1083[3]_i_19_n_2 ,\tmp_14_reg_1083[3]_i_20_n_2 }));
  CARRY4 \tmp_14_reg_1083_reg[3]_i_2 
       (.CI(\tmp_14_reg_1083_reg[3]_i_3_n_2 ),
        .CO({\NLW_tmp_14_reg_1083_reg[3]_i_2_CO_UNCONNECTED [3],\tmp_14_reg_1083_reg[3]_i_2_n_3 ,\tmp_14_reg_1083_reg[3]_i_2_n_4 ,\tmp_14_reg_1083_reg[3]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_14_reg_1083[3]_i_4_n_2 ,\tmp_14_reg_1083[3]_i_5_n_2 ,\tmp_14_reg_1083[3]_i_6_n_2 }),
        .O(p_0_in),
        .S({1'b1,\tmp_14_reg_1083[3]_i_7_n_2 ,\tmp_14_reg_1083[3]_i_8_n_2 ,\tmp_14_reg_1083[3]_i_9_n_2 }));
  CARRY4 \tmp_14_reg_1083_reg[3]_i_3 
       (.CI(\tmp_14_reg_1083_reg[3]_i_10_n_2 ),
        .CO({\tmp_14_reg_1083_reg[3]_i_3_n_2 ,\tmp_14_reg_1083_reg[3]_i_3_n_3 ,\tmp_14_reg_1083_reg[3]_i_3_n_4 ,\tmp_14_reg_1083_reg[3]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({\tmp_11_reg_1073[7]_i_1_n_2 ,\tmp_11_reg_1073[6]_i_1_n_2 ,\tmp_11_reg_1073[5]_i_1_n_2 ,\tmp_11_reg_1073[4]_i_1_n_2 }),
        .O(\NLW_tmp_14_reg_1083_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_14_reg_1083[3]_i_11_n_2 ,\tmp_14_reg_1083[3]_i_12_n_2 ,\tmp_14_reg_1083[3]_i_13_n_2 ,\tmp_14_reg_1083[3]_i_14_n_2 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[3]_i_2 
       (.I0(tmp_12_reg_1078[3]),
        .I1(tmp_11_reg_1073[3]),
        .O(\tmp_15_reg_1097[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[3]_i_3 
       (.I0(tmp_12_reg_1078[2]),
        .I1(tmp_11_reg_1073[2]),
        .O(\tmp_15_reg_1097[3]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[3]_i_4 
       (.I0(tmp_12_reg_1078[1]),
        .I1(tmp_11_reg_1073[1]),
        .O(\tmp_15_reg_1097[3]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[3]_i_5 
       (.I0(tmp_12_reg_1078[0]),
        .I1(tmp_11_reg_1073[0]),
        .O(\tmp_15_reg_1097[3]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[7]_i_2 
       (.I0(tmp_12_reg_1078[7]),
        .I1(tmp_11_reg_1073[7]),
        .O(\tmp_15_reg_1097[7]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[7]_i_3 
       (.I0(tmp_12_reg_1078[6]),
        .I1(tmp_11_reg_1073[6]),
        .O(\tmp_15_reg_1097[7]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[7]_i_4 
       (.I0(tmp_12_reg_1078[5]),
        .I1(tmp_11_reg_1073[5]),
        .O(\tmp_15_reg_1097[7]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1097[7]_i_5 
       (.I0(tmp_12_reg_1078[4]),
        .I1(tmp_11_reg_1073[4]),
        .O(\tmp_15_reg_1097[7]_i_5_n_2 ));
  FDRE \tmp_15_reg_1097_reg[0] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[0]),
        .Q(tmp_15_reg_1097[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[1] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[1]),
        .Q(tmp_15_reg_1097[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[2] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[2]),
        .Q(tmp_15_reg_1097[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[3] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[3]),
        .Q(tmp_15_reg_1097[3]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1097_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_1097_reg[3]_i_1_n_2 ,\tmp_15_reg_1097_reg[3]_i_1_n_3 ,\tmp_15_reg_1097_reg[3]_i_1_n_4 ,\tmp_15_reg_1097_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI(tmp_12_reg_1078[3:0]),
        .O(tmp_15_fu_838_p2[3:0]),
        .S({\tmp_15_reg_1097[3]_i_2_n_2 ,\tmp_15_reg_1097[3]_i_3_n_2 ,\tmp_15_reg_1097[3]_i_4_n_2 ,\tmp_15_reg_1097[3]_i_5_n_2 }));
  FDRE \tmp_15_reg_1097_reg[4] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[4]),
        .Q(tmp_15_reg_1097[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[5] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[5]),
        .Q(tmp_15_reg_1097[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[6] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[6]),
        .Q(tmp_15_reg_1097[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_1097_reg[7] 
       (.C(ap_clk),
        .CE(OUTPUT_addr_1_reg_11020),
        .D(tmp_15_fu_838_p2[7]),
        .Q(tmp_15_reg_1097[7]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1097_reg[7]_i_1 
       (.CI(\tmp_15_reg_1097_reg[3]_i_1_n_2 ),
        .CO({\NLW_tmp_15_reg_1097_reg[7]_i_1_CO_UNCONNECTED [3],\tmp_15_reg_1097_reg[7]_i_1_n_3 ,\tmp_15_reg_1097_reg[7]_i_1_n_4 ,\tmp_15_reg_1097_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_12_reg_1078[6:4]}),
        .O(tmp_15_fu_838_p2[7:4]),
        .S({\tmp_15_reg_1097[7]_i_2_n_2 ,\tmp_15_reg_1097[7]_i_3_n_2 ,\tmp_15_reg_1097[7]_i_4_n_2 ,\tmp_15_reg_1097[7]_i_5_n_2 }));
  LUT4 #(
    .INIT(16'h3F10)) 
    \tmp_1_reg_923[0]_i_1 
       (.I0(i_reg_311_reg__0[8]),
        .I1(sobel_sw_new_CTRL_BUS_s_axi_U_n_73),
        .I2(ap_CS_fsm_state13),
        .I3(tmp_1_reg_923),
        .O(\tmp_1_reg_923[0]_i_1_n_2 ));
  FDRE \tmp_1_reg_923_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_reg_923[0]_i_1_n_2 ),
        .Q(tmp_1_reg_923),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[0]),
        .Q(tmp_20_cast_reg_892[0]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[10]),
        .Q(tmp_20_cast_reg_892[10]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[11]),
        .Q(tmp_20_cast_reg_892[11]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[12]),
        .Q(tmp_20_cast_reg_892[12]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[13]),
        .Q(tmp_20_cast_reg_892[13]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[14]),
        .Q(tmp_20_cast_reg_892[14]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[15]),
        .Q(tmp_20_cast_reg_892[15]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[16]),
        .Q(tmp_20_cast_reg_892[16]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[17]),
        .Q(tmp_20_cast_reg_892[17]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[18]),
        .Q(tmp_20_cast_reg_892[18]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[19]),
        .Q(tmp_20_cast_reg_892[19]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[1]),
        .Q(tmp_20_cast_reg_892[1]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[20]),
        .Q(tmp_20_cast_reg_892[20]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[21]),
        .Q(tmp_20_cast_reg_892[21]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[22]),
        .Q(tmp_20_cast_reg_892[22]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[23]),
        .Q(tmp_20_cast_reg_892[23]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[24]),
        .Q(tmp_20_cast_reg_892[24]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[25]),
        .Q(tmp_20_cast_reg_892[25]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[26]),
        .Q(tmp_20_cast_reg_892[26]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[27]),
        .Q(tmp_20_cast_reg_892[27]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[28]),
        .Q(tmp_20_cast_reg_892[28]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[29]),
        .Q(tmp_20_cast_reg_892[29]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[2]),
        .Q(tmp_20_cast_reg_892[2]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[30]),
        .Q(tmp_20_cast_reg_892[30]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[31]),
        .Q(tmp_20_cast_reg_892[31]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[3]),
        .Q(tmp_20_cast_reg_892[3]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[4]),
        .Q(tmp_20_cast_reg_892[4]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[5]),
        .Q(tmp_20_cast_reg_892[5]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[6]),
        .Q(tmp_20_cast_reg_892[6]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[7]),
        .Q(tmp_20_cast_reg_892[7]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[8]),
        .Q(tmp_20_cast_reg_892[8]),
        .R(1'b0));
  FDRE \tmp_20_cast_reg_892_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(output_read_reg_875[9]),
        .Q(tmp_20_cast_reg_892[9]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[0]),
        .Q(tmp_21_cast_reg_898[0]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[10]),
        .Q(tmp_21_cast_reg_898[10]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[11]),
        .Q(tmp_21_cast_reg_898[11]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[12]),
        .Q(tmp_21_cast_reg_898[12]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[13]),
        .Q(tmp_21_cast_reg_898[13]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[14]),
        .Q(tmp_21_cast_reg_898[14]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[15]),
        .Q(tmp_21_cast_reg_898[15]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[16]),
        .Q(tmp_21_cast_reg_898[16]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[17]),
        .Q(tmp_21_cast_reg_898[17]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[18]),
        .Q(tmp_21_cast_reg_898[18]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[19]),
        .Q(tmp_21_cast_reg_898[19]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[1]),
        .Q(tmp_21_cast_reg_898[1]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[20]),
        .Q(tmp_21_cast_reg_898[20]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[21]),
        .Q(tmp_21_cast_reg_898[21]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[22]),
        .Q(tmp_21_cast_reg_898[22]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[23]),
        .Q(tmp_21_cast_reg_898[23]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[24]),
        .Q(tmp_21_cast_reg_898[24]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[25]),
        .Q(tmp_21_cast_reg_898[25]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[26]),
        .Q(tmp_21_cast_reg_898[26]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[27]),
        .Q(tmp_21_cast_reg_898[27]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[28]),
        .Q(tmp_21_cast_reg_898[28]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[29]),
        .Q(tmp_21_cast_reg_898[29]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[2]),
        .Q(tmp_21_cast_reg_898[2]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[30]),
        .Q(tmp_21_cast_reg_898[30]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[31]),
        .Q(tmp_21_cast_reg_898[31]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[3]),
        .Q(tmp_21_cast_reg_898[3]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[4]),
        .Q(tmp_21_cast_reg_898[4]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[5]),
        .Q(tmp_21_cast_reg_898[5]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[6]),
        .Q(tmp_21_cast_reg_898[6]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[7]),
        .Q(tmp_21_cast_reg_898[7]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[8]),
        .Q(tmp_21_cast_reg_898[8]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_898_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(input_read_reg_880[9]),
        .Q(tmp_21_cast_reg_898[9]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[0] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[1] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[2] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[3] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[4] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[5] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[6] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_44_i_cast_reg_1035_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(\reg_372_reg_n_2_[7] ),
        .Q(tmp_44_i_cast_reg_1035_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[0] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[0]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[1] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[1]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[2] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[2]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[3] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[3]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[4] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[4]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[5] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[5]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[6] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[6]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_51_i_cast_reg_1040_reg[7] 
       (.C(ap_clk),
        .CE(p_25_in),
        .D(small_input_load_6_reg_1025[7]),
        .Q(tmp_51_i_cast_reg_1040_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[0]),
        .Q(tmp_9_reg_956_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[10] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[10]),
        .Q(tmp_9_reg_956_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[1]),
        .Q(tmp_9_reg_956_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[2]),
        .Q(tmp_9_reg_956_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[3]),
        .Q(tmp_9_reg_956_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[4]),
        .Q(tmp_9_reg_956_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[5]),
        .Q(tmp_9_reg_956_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[6]),
        .Q(tmp_9_reg_956_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[7]),
        .Q(tmp_9_reg_956_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[8] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[8]),
        .Q(tmp_9_reg_956_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_956_reg[9] 
       (.C(ap_clk),
        .CE(tmp_9_reg_956_reg0),
        .D(indvar1_reg_335_reg__0[9]),
        .Q(tmp_9_reg_956_reg__0[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_CTRL_BUS_s_axi
   (s_axi_CTRL_BUS_RVALID,
    s_axi_CTRL_BUS_ARREADY,
    out,
    Q,
    \output_read_reg_875_reg[31] ,
    D,
    ap_start,
    \ap_CS_fsm_reg[21] ,
    interrupt,
    E,
    s_axi_CTRL_BUS_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_CTRL_BUS_RREADY,
    s_axi_CTRL_BUS_ARVALID,
    s_axi_CTRL_BUS_WSTRB,
    s_axi_CTRL_BUS_WDATA,
    s_axi_CTRL_BUS_WVALID,
    \ap_CS_fsm_reg[10] ,
    \i_reg_311_reg[8] ,
    s_axi_CTRL_BUS_ARADDR,
    s_axi_CTRL_BUS_BREADY,
    s_axi_CTRL_BUS_AWVALID,
    s_axi_CTRL_BUS_AWADDR);
  output s_axi_CTRL_BUS_RVALID;
  output s_axi_CTRL_BUS_ARREADY;
  output [2:0]out;
  output [31:0]Q;
  output [31:0]\output_read_reg_875_reg[31] ;
  output [0:0]D;
  output ap_start;
  output \ap_CS_fsm_reg[21] ;
  output interrupt;
  output [0:0]E;
  output [31:0]s_axi_CTRL_BUS_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axi_CTRL_BUS_RREADY;
  input s_axi_CTRL_BUS_ARVALID;
  input [3:0]s_axi_CTRL_BUS_WSTRB;
  input [31:0]s_axi_CTRL_BUS_WDATA;
  input s_axi_CTRL_BUS_WVALID;
  input [1:0]\ap_CS_fsm_reg[10] ;
  input [8:0]\i_reg_311_reg[8] ;
  input [4:0]s_axi_CTRL_BUS_ARADDR;
  input s_axi_CTRL_BUS_BREADY;
  input s_axi_CTRL_BUS_AWVALID;
  input [4:0]s_axi_CTRL_BUS_AWADDR;

  wire \/FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_2 ;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_2_[0] ;
  wire [31:0]Q;
  wire \ap_CS_fsm[21]_i_4_n_2 ;
  wire [1:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[21] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [8:0]\i_reg_311_reg[8] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_2;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_i_2_n_2;
  wire int_gie_i_3_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire [31:0]int_input_r_r0;
  wire \int_input_r_r[31]_i_1_n_2 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire [31:0]int_output_r_r0;
  wire \int_output_r_r[31]_i_1_n_2 ;
  wire interrupt;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [31:0]\output_read_reg_875_reg[31] ;
  wire p_0_in;
  wire p_1_in;
  wire [31:0]rdata;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[1]_i_4_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_2 ;
  wire [4:0]s_axi_CTRL_BUS_ARADDR;
  wire s_axi_CTRL_BUS_ARREADY;
  wire s_axi_CTRL_BUS_ARVALID;
  wire [4:0]s_axi_CTRL_BUS_AWADDR;
  wire s_axi_CTRL_BUS_AWVALID;
  wire s_axi_CTRL_BUS_BREADY;
  wire [31:0]s_axi_CTRL_BUS_RDATA;
  wire s_axi_CTRL_BUS_RREADY;
  wire s_axi_CTRL_BUS_RVALID;
  wire [31:0]s_axi_CTRL_BUS_WDATA;
  wire [3:0]s_axi_CTRL_BUS_WSTRB;
  wire s_axi_CTRL_BUS_WVALID;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_CTRL_BUS_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_BUS_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_CTRL_BUS_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BUS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_CTRL_BUS_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .I2(ap_done),
        .O(D));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_CS_fsm[21]_i_2 
       (.I0(\i_reg_311_reg[8] [6]),
        .I1(\i_reg_311_reg[8] [7]),
        .I2(\i_reg_311_reg[8] [1]),
        .I3(\i_reg_311_reg[8] [0]),
        .I4(\ap_CS_fsm[21]_i_4_n_2 ),
        .O(\ap_CS_fsm_reg[21] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[21]_i_4 
       (.I0(\i_reg_311_reg[8] [5]),
        .I1(\i_reg_311_reg[8] [4]),
        .I2(\i_reg_311_reg[8] [3]),
        .I3(\i_reg_311_reg[8] [2]),
        .O(\ap_CS_fsm[21]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \input_read_reg_880[31]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[10] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(\rdata[7]_i_2_n_2 ),
        .I1(rstate[1]),
        .I2(rstate[0]),
        .I3(s_axi_CTRL_BUS_ARVALID),
        .I4(ap_done),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_2),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(s_axi_CTRL_BUS_WDATA[0]),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .I5(int_auto_restart),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(int_auto_restart),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(int_gie_i_2_n_2),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(int_gie_i_3_n_2),
        .I5(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_gie_i_2
       (.I0(s_axi_CTRL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .O(int_gie_i_2_n_2));
  LUT4 #(
    .INIT(16'h0008)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_BUS_WVALID),
        .I1(out[1]),
        .I2(\waddr_reg_n_2_[1] ),
        .I3(\waddr_reg_n_2_[0] ),
        .O(int_gie_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(s_axi_CTRL_BUS_WSTRB[0]),
        .I3(\waddr_reg_n_2_[4] ),
        .I4(\int_ier[1]_i_2_n_2 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_2_[0] ),
        .I1(\waddr_reg_n_2_[1] ),
        .I2(out[1]),
        .I3(s_axi_CTRL_BUS_WVALID),
        .I4(\waddr_reg_n_2_[2] ),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_input_r_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[10]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[10]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_input_r_r0[10]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[11]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[11]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_input_r_r0[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[12]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[12]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_input_r_r0[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[13]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[13]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_input_r_r0[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[14]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[14]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_input_r_r0[14]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[15]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[15]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_input_r_r0[15]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[16]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[16]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_input_r_r0[16]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[17]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[17]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_input_r_r0[17]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[18]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[18]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_input_r_r0[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[19]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[19]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_input_r_r0[19]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_input_r_r0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[20]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[20]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_input_r_r0[20]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[21]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[21]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_input_r_r0[21]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[22]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[22]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_input_r_r0[22]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[23]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[23]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_input_r_r0[23]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[24]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[24]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_input_r_r0[24]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[25]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[25]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_input_r_r0[25]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[26]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[26]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_input_r_r0[26]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[27]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[27]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_input_r_r0[27]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[28]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[28]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_input_r_r0[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[29]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[29]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_input_r_r0[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_input_r_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[30]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[30]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_input_r_r0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_input_r_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\int_ier[1]_i_2_n_2 ),
        .O(\int_input_r_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[31]_i_2 
       (.I0(s_axi_CTRL_BUS_WDATA[31]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(Q[31]),
        .O(int_input_r_r0[31]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_input_r_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[4]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_input_r_r0[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[5]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_input_r_r0[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[6]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_input_r_r0[6]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[7]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_input_r_r0[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[8]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_input_r_r0[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r_r[9]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[9]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_input_r_r0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r_r[31]_i_1_n_2 ),
        .D(int_input_r_r0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_BUS_WSTRB[0]),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(int_gie_i_3_n_2),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[0]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[0]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [0]),
        .O(int_output_r_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[10]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[10]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [10]),
        .O(int_output_r_r0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[11]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[11]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [11]),
        .O(int_output_r_r0[11]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[12]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[12]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [12]),
        .O(int_output_r_r0[12]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[13]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[13]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [13]),
        .O(int_output_r_r0[13]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[14]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[14]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [14]),
        .O(int_output_r_r0[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[15]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[15]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [15]),
        .O(int_output_r_r0[15]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[16]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[16]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [16]),
        .O(int_output_r_r0[16]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[17]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[17]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [17]),
        .O(int_output_r_r0[17]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[18]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[18]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [18]),
        .O(int_output_r_r0[18]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[19]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[19]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [19]),
        .O(int_output_r_r0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[1]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[1]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [1]),
        .O(int_output_r_r0[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[20]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[20]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [20]),
        .O(int_output_r_r0[20]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[21]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[21]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [21]),
        .O(int_output_r_r0[21]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[22]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[22]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [22]),
        .O(int_output_r_r0[22]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[23]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[23]),
        .I1(s_axi_CTRL_BUS_WSTRB[2]),
        .I2(\output_read_reg_875_reg[31] [23]),
        .O(int_output_r_r0[23]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[24]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[24]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [24]),
        .O(int_output_r_r0[24]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[25]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[25]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [25]),
        .O(int_output_r_r0[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[26]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[26]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [26]),
        .O(int_output_r_r0[26]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[27]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[27]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [27]),
        .O(int_output_r_r0[27]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[28]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[28]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [28]),
        .O(int_output_r_r0[28]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[29]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[29]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [29]),
        .O(int_output_r_r0[29]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[2]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[2]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [2]),
        .O(int_output_r_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[30]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[30]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [30]),
        .O(int_output_r_r0[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_output_r_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_ier[1]_i_2_n_2 ),
        .O(\int_output_r_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[31]_i_2 
       (.I0(s_axi_CTRL_BUS_WDATA[31]),
        .I1(s_axi_CTRL_BUS_WSTRB[3]),
        .I2(\output_read_reg_875_reg[31] [31]),
        .O(int_output_r_r0[31]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[3]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[3]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [3]),
        .O(int_output_r_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[4]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[4]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [4]),
        .O(int_output_r_r0[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[5]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[5]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [5]),
        .O(int_output_r_r0[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[6]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[6]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [6]),
        .O(int_output_r_r0[6]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[7]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[7]),
        .I1(s_axi_CTRL_BUS_WSTRB[0]),
        .I2(\output_read_reg_875_reg[31] [7]),
        .O(int_output_r_r0[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[8]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[8]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [8]),
        .O(int_output_r_r0[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r_r[9]_i_1 
       (.I0(s_axi_CTRL_BUS_WDATA[9]),
        .I1(s_axi_CTRL_BUS_WSTRB[1]),
        .I2(\output_read_reg_875_reg[31] [9]),
        .O(int_output_r_r0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[0]),
        .Q(\output_read_reg_875_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[10]),
        .Q(\output_read_reg_875_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[11]),
        .Q(\output_read_reg_875_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[12]),
        .Q(\output_read_reg_875_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[13]),
        .Q(\output_read_reg_875_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[14]),
        .Q(\output_read_reg_875_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[15]),
        .Q(\output_read_reg_875_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[16]),
        .Q(\output_read_reg_875_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[17]),
        .Q(\output_read_reg_875_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[18]),
        .Q(\output_read_reg_875_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[19]),
        .Q(\output_read_reg_875_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[1]),
        .Q(\output_read_reg_875_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[20]),
        .Q(\output_read_reg_875_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[21]),
        .Q(\output_read_reg_875_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[22]),
        .Q(\output_read_reg_875_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[23]),
        .Q(\output_read_reg_875_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[24]),
        .Q(\output_read_reg_875_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[25]),
        .Q(\output_read_reg_875_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[26]),
        .Q(\output_read_reg_875_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[27]),
        .Q(\output_read_reg_875_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[28]),
        .Q(\output_read_reg_875_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[29]),
        .Q(\output_read_reg_875_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[2]),
        .Q(\output_read_reg_875_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[30]),
        .Q(\output_read_reg_875_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[31]),
        .Q(\output_read_reg_875_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[3]),
        .Q(\output_read_reg_875_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[4]),
        .Q(\output_read_reg_875_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[5]),
        .Q(\output_read_reg_875_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[6]),
        .Q(\output_read_reg_875_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[7]),
        .Q(\output_read_reg_875_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[8]),
        .Q(\output_read_reg_875_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_r_r[31]_i_1_n_2 ),
        .D(int_output_r_r0[9]),
        .Q(\output_read_reg_875_reg[31] [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(int_gie_reg_n_2),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\rdata[7]_i_2_n_2 ),
        .I2(\output_read_reg_875_reg[31] [0]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(\rdata[0]_i_2_n_2 ),
        .I5(\rdata[0]_i_3_n_2 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'h0200020030000000)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_2_[0] ),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(\rdata[1]_i_4_n_2 ),
        .I4(int_gie_reg_n_2),
        .I5(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00A000000000C000)) 
    \rdata[0]_i_3 
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(Q[0]),
        .I2(\rdata[1]_i_4_n_2 ),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[2]),
        .I5(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[10]_i_1 
       (.I0(Q[10]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [10]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[11]_i_1 
       (.I0(Q[11]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [11]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[12]_i_1 
       (.I0(Q[12]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [12]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[13]_i_1 
       (.I0(Q[13]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [13]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[14]_i_1 
       (.I0(Q[14]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [14]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[15]_i_1 
       (.I0(Q[15]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [15]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[16]_i_1 
       (.I0(Q[16]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [16]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[17]_i_1 
       (.I0(Q[17]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [17]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[18]_i_1 
       (.I0(Q[18]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [18]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[19]_i_1 
       (.I0(Q[19]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [19]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_2 ),
        .I1(int_ap_done),
        .I2(\rdata[7]_i_2_n_2 ),
        .I3(Q[1]),
        .I4(\rdata[31]_i_3_n_2 ),
        .I5(\rdata[1]_i_3_n_2 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[2]),
        .I1(s_axi_CTRL_BUS_ARADDR[4]),
        .I2(s_axi_CTRL_BUS_ARADDR[3]),
        .I3(p_1_in),
        .I4(s_axi_CTRL_BUS_ARADDR[1]),
        .I5(s_axi_CTRL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0000C0A000000000)) 
    \rdata[1]_i_3 
       (.I0(p_0_in),
        .I1(\output_read_reg_875_reg[31] [1]),
        .I2(\rdata[1]_i_4_n_2 ),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[2]),
        .I5(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[1]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[0]),
        .I1(s_axi_CTRL_BUS_ARADDR[1]),
        .O(\rdata[1]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[20]_i_1 
       (.I0(Q[20]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [20]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[21]_i_1 
       (.I0(Q[21]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [21]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[22]_i_1 
       (.I0(Q[22]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [22]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[23]_i_1 
       (.I0(Q[23]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [23]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[24]_i_1 
       (.I0(Q[24]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [24]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[25]_i_1 
       (.I0(Q[25]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [25]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[26]_i_1 
       (.I0(Q[26]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [26]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[27]_i_1 
       (.I0(Q[27]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [27]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[28]_i_1 
       (.I0(Q[28]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [28]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[29]_i_1 
       (.I0(Q[29]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [29]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'hEAEAEAEAFFEAEAEA)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_2 ),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(Q[2]),
        .I3(\rdata[7]_i_2_n_2 ),
        .I4(\ap_CS_fsm_reg[10] [0]),
        .I5(ap_start),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[3]),
        .I1(s_axi_CTRL_BUS_ARADDR[2]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[1]),
        .I4(s_axi_CTRL_BUS_ARADDR[0]),
        .I5(\output_read_reg_875_reg[31] [2]),
        .O(\rdata[2]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[30]_i_1 
       (.I0(Q[30]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [30]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_BUS_ARVALID),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_2 
       (.I0(Q[31]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [31]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[31]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_BUS_ARADDR[0]),
        .I1(s_axi_CTRL_BUS_ARADDR[1]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_BUS_ARADDR[0]),
        .I1(s_axi_CTRL_BUS_ARADDR[1]),
        .I2(s_axi_CTRL_BUS_ARADDR[4]),
        .I3(s_axi_CTRL_BUS_ARADDR[2]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_1 
       (.I0(\rdata[31]_i_3_n_2 ),
        .I1(Q[3]),
        .I2(ap_done),
        .I3(\rdata[7]_i_2_n_2 ),
        .I4(\output_read_reg_875_reg[31] [3]),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[3]_i_2 
       (.I0(\ap_CS_fsm_reg[10] [1]),
        .I1(\i_reg_311_reg[8] [8]),
        .I2(\ap_CS_fsm_reg[21] ),
        .O(ap_done));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[4]_i_1 
       (.I0(Q[4]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [4]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[5]_i_1 
       (.I0(Q[5]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [5]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[6]_i_1 
       (.I0(Q[6]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [6]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_3_n_2 ),
        .I1(Q[7]),
        .I2(\rdata[7]_i_2_n_2 ),
        .I3(int_auto_restart),
        .I4(\output_read_reg_875_reg[31] [7]),
        .I5(\rdata[31]_i_4_n_2 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CTRL_BUS_ARADDR[0]),
        .I1(s_axi_CTRL_BUS_ARADDR[1]),
        .I2(s_axi_CTRL_BUS_ARADDR[2]),
        .I3(s_axi_CTRL_BUS_ARADDR[4]),
        .I4(s_axi_CTRL_BUS_ARADDR[3]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[8]_i_1 
       (.I0(Q[8]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [8]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[9]_i_1 
       (.I0(Q[9]),
        .I1(\rdata[31]_i_3_n_2 ),
        .I2(\output_read_reg_875_reg[31] [9]),
        .I3(\rdata[31]_i_4_n_2 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_BUS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_BUS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_BUS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_BUS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_BUS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_BUS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_BUS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_CTRL_BUS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_CTRL_BUS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_CTRL_BUS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_CTRL_BUS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_BUS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_CTRL_BUS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_CTRL_BUS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_CTRL_BUS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_CTRL_BUS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_CTRL_BUS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_CTRL_BUS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_CTRL_BUS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_CTRL_BUS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_CTRL_BUS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_CTRL_BUS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_BUS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_CTRL_BUS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_CTRL_BUS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_BUS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_BUS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_BUS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_BUS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_BUS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_BUS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_BUS_RDATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h005C)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_BUS_RREADY),
        .I1(s_axi_CTRL_BUS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .O(\rstate[0]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_2 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_BUS_ARREADY_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_CTRL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BUS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_CTRL_BUS_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__1 
       (.I0(out[0]),
        .I1(s_axi_CTRL_BUS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi
   (D,
    ap_rst_n_inv,
    s_ready_t_reg,
    INPUT_r_RREADY,
    SR,
    E,
    \ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ,
    indvar_next_reg_9070,
    WEA,
    WEBWE,
    \indvar1_reg_335_reg[0] ,
    ap_enable_reg_pp2_iter0_reg,
    \indvar1_reg_335_reg[0]_0 ,
    \tmp_9_reg_956_reg[0] ,
    \ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ,
    m_axi_INPUT_r_RREADY,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp2_iter0_reg_0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter2_reg,
    m_axi_INPUT_r_ARADDR,
    \m_axi_INPUT_r_ARLEN[3] ,
    \reg_361_reg[7] ,
    m_axi_INPUT_r_ARVALID,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[9] ,
    Q,
    ap_start,
    ap_reg_ioackin_INPUT_r_ARREADY,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    \exitcond6_reg_903_reg[0] ,
    \indvar_reg_299_reg[11] ,
    ap_enable_reg_pp2_iter1_reg_0,
    \exitcond3_reg_947_reg[0] ,
    \indvar_next_reg_907_reg[2] ,
    \indvar_next_reg_907_reg[8] ,
    ap_enable_reg_pp0_iter0,
    ap_reg_pp0_iter1_exitcond6_reg_903,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_reg_pp2_iter1_exitcond3_reg_947,
    ap_enable_reg_pp1_iter1_reg,
    \indvar1_reg_335_reg[6] ,
    ap_enable_reg_pp2_iter0,
    \INPUT_addr_1_reg_941_reg[31] ,
    \input_read_reg_880_reg[31] ,
    m_axi_INPUT_r_RVALID,
    \exitcond6_reg_903_reg[0]_0 ,
    ap_clk,
    m_axi_INPUT_r_RLAST,
    m_axi_INPUT_r_RRESP,
    m_axi_INPUT_r_ARREADY);
  output [3:0]D;
  output ap_rst_n_inv;
  output [0:0]s_ready_t_reg;
  output INPUT_r_RREADY;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  output indvar_next_reg_9070;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output [0:0]\indvar1_reg_335_reg[0] ;
  output ap_enable_reg_pp2_iter0_reg;
  output [0:0]\indvar1_reg_335_reg[0]_0 ;
  output [0:0]\tmp_9_reg_956_reg[0] ;
  output [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  output m_axi_INPUT_r_RREADY;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg_0;
  output ap_enable_reg_pp2_iter1_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output [29:0]m_axi_INPUT_r_ARADDR;
  output [3:0]\m_axi_INPUT_r_ARLEN[3] ;
  output [7:0]\reg_361_reg[7] ;
  output m_axi_INPUT_r_ARVALID;
  input \ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[9] ;
  input [7:0]Q;
  input ap_start;
  input ap_reg_ioackin_INPUT_r_ARREADY;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \exitcond6_reg_903_reg[0] ;
  input \indvar_reg_299_reg[11] ;
  input ap_enable_reg_pp2_iter1_reg_0;
  input \exitcond3_reg_947_reg[0] ;
  input \indvar_next_reg_907_reg[2] ;
  input \indvar_next_reg_907_reg[8] ;
  input ap_enable_reg_pp0_iter0;
  input ap_reg_pp0_iter1_exitcond6_reg_903;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_reg_pp2_iter1_exitcond3_reg_947;
  input ap_enable_reg_pp1_iter1_reg;
  input \indvar1_reg_335_reg[6] ;
  input ap_enable_reg_pp2_iter0;
  input [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  input [31:0]\input_read_reg_880_reg[31] ;
  input m_axi_INPUT_r_RVALID;
  input \exitcond6_reg_903_reg[0]_0 ;
  input ap_clk;
  input [32:0]m_axi_INPUT_r_RLAST;
  input [1:0]m_axi_INPUT_r_RRESP;
  input m_axi_INPUT_r_ARREADY;

  wire [3:0]D;
  wire [0:0]E;
  wire [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  wire INPUT_r_RREADY;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_reg_ioackin_INPUT_r_ARREADY;
  wire ap_reg_pp0_iter1_exitcond6_reg_903;
  wire [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  wire ap_reg_pp2_iter1_exitcond3_reg_947;
  wire [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire \exitcond3_reg_947_reg[0] ;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond6_reg_903_reg[0]_0 ;
  wire [0:0]\indvar1_reg_335_reg[0] ;
  wire [0:0]\indvar1_reg_335_reg[0]_0 ;
  wire \indvar1_reg_335_reg[6] ;
  wire indvar_next_reg_9070;
  wire \indvar_next_reg_907_reg[2] ;
  wire \indvar_next_reg_907_reg[8] ;
  wire \indvar_reg_299_reg[11] ;
  wire [31:0]\input_read_reg_880_reg[31] ;
  wire [29:0]m_axi_INPUT_r_ARADDR;
  wire [3:0]\m_axi_INPUT_r_ARLEN[3] ;
  wire m_axi_INPUT_r_ARREADY;
  wire m_axi_INPUT_r_ARVALID;
  wire [32:0]m_axi_INPUT_r_RLAST;
  wire m_axi_INPUT_r_RREADY;
  wire [1:0]m_axi_INPUT_r_RRESP;
  wire m_axi_INPUT_r_RVALID;
  wire [7:0]\reg_361_reg[7] ;
  wire [0:0]s_ready_t_reg;
  wire [0:0]\tmp_9_reg_956_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read bus_read
       (.ARLEN(\m_axi_INPUT_r_ARLEN[3] ),
        .D(D),
        .E(E),
        .\INPUT_addr_1_reg_941_reg[31] (\INPUT_addr_1_reg_941_reg[31] ),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_reg_ioackin_INPUT_r_ARREADY(ap_reg_ioackin_INPUT_r_ARREADY),
        .ap_reg_pp0_iter1_exitcond6_reg_903(ap_reg_pp0_iter1_exitcond6_reg_903),
        .\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] (\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ),
        .ap_reg_pp2_iter1_exitcond3_reg_947(ap_reg_pp2_iter1_exitcond3_reg_947),
        .\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] (\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\exitcond3_reg_947_reg[0] (\exitcond3_reg_947_reg[0] ),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg[0] ),
        .\exitcond6_reg_903_reg[0]_0 (\exitcond6_reg_903_reg[0]_0 ),
        .\indvar1_reg_335_reg[0] (\indvar1_reg_335_reg[0] ),
        .\indvar1_reg_335_reg[0]_0 (\indvar1_reg_335_reg[0]_0 ),
        .\indvar1_reg_335_reg[6] (\indvar1_reg_335_reg[6] ),
        .indvar_next_reg_9070(indvar_next_reg_9070),
        .\indvar_next_reg_907_reg[2] (\indvar_next_reg_907_reg[2] ),
        .\indvar_next_reg_907_reg[8] (\indvar_next_reg_907_reg[8] ),
        .\indvar_reg_299_reg[0] (SR),
        .\indvar_reg_299_reg[11] (\indvar_reg_299_reg[11] ),
        .\input_read_reg_880_reg[31] (\input_read_reg_880_reg[31] ),
        .m_axi_INPUT_r_ARADDR(m_axi_INPUT_r_ARADDR),
        .m_axi_INPUT_r_ARREADY(m_axi_INPUT_r_ARREADY),
        .m_axi_INPUT_r_ARVALID(m_axi_INPUT_r_ARVALID),
        .m_axi_INPUT_r_RLAST(m_axi_INPUT_r_RLAST),
        .m_axi_INPUT_r_RREADY(m_axi_INPUT_r_RREADY),
        .m_axi_INPUT_r_RRESP(m_axi_INPUT_r_RRESP),
        .m_axi_INPUT_r_RVALID(m_axi_INPUT_r_RVALID),
        .rdata_valid(s_ready_t_reg),
        .\reg_361_reg[0] (INPUT_r_RREADY),
        .\reg_361_reg[7] (\reg_361_reg[7] ),
        .\tmp_9_reg_956_reg[0] (\tmp_9_reg_956_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_INPUT_r_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0
   (m_axi_INPUT_r_RREADY,
    beat_valid,
    \q_tmp_reg[0]_0 ,
    S,
    Q,
    \usedw_reg[7]_0 ,
    E,
    \bus_wide_gen.data_buf_reg[0] ,
    D,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    DI,
    full_n_reg_0,
    ap_clk,
    m_axi_INPUT_r_RLAST,
    m_axi_INPUT_r_RRESP,
    m_axi_INPUT_r_RVALID,
    ap_rst_n,
    last_split,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \q_reg[11] ,
    \bus_wide_gen.data_buf_reg[31] ,
    dout_valid_reg_0,
    \bus_wide_gen.len_cnt_reg[7] ,
    burst_valid,
    \q_reg[11]_0 ,
    dout_valid_reg_1,
    \usedw_reg[5]_0 );
  output m_axi_INPUT_r_RREADY;
  output beat_valid;
  output \q_tmp_reg[0]_0 ;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]E;
  output \bus_wide_gen.data_buf_reg[0] ;
  output [23:0]D;
  output \bus_wide_gen.data_buf_reg[0]_0 ;
  output [0:0]DI;
  output [8:0]full_n_reg_0;
  input ap_clk;
  input [32:0]m_axi_INPUT_r_RLAST;
  input [1:0]m_axi_INPUT_r_RRESP;
  input m_axi_INPUT_r_RVALID;
  input ap_rst_n;
  input last_split;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \q_reg[11] ;
  input [23:0]\bus_wide_gen.data_buf_reg[31] ;
  input dout_valid_reg_0;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input burst_valid;
  input [1:0]\q_reg[11]_0 ;
  input dout_valid_reg_1;
  input [6:0]\usedw_reg[5]_0 ;

  wire [23:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[0]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_2 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[31] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire \dout_buf_reg_n_2_[0] ;
  wire \dout_buf_reg_n_2_[10] ;
  wire \dout_buf_reg_n_2_[11] ;
  wire \dout_buf_reg_n_2_[12] ;
  wire \dout_buf_reg_n_2_[13] ;
  wire \dout_buf_reg_n_2_[14] ;
  wire \dout_buf_reg_n_2_[15] ;
  wire \dout_buf_reg_n_2_[16] ;
  wire \dout_buf_reg_n_2_[17] ;
  wire \dout_buf_reg_n_2_[18] ;
  wire \dout_buf_reg_n_2_[19] ;
  wire \dout_buf_reg_n_2_[1] ;
  wire \dout_buf_reg_n_2_[20] ;
  wire \dout_buf_reg_n_2_[21] ;
  wire \dout_buf_reg_n_2_[22] ;
  wire \dout_buf_reg_n_2_[23] ;
  wire \dout_buf_reg_n_2_[2] ;
  wire \dout_buf_reg_n_2_[3] ;
  wire \dout_buf_reg_n_2_[4] ;
  wire \dout_buf_reg_n_2_[5] ;
  wire \dout_buf_reg_n_2_[6] ;
  wire \dout_buf_reg_n_2_[7] ;
  wire \dout_buf_reg_n_2_[8] ;
  wire \dout_buf_reg_n_2_[9] ;
  wire dout_valid_i_1_n_2;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2_n_2;
  wire empty_n_i_3_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_2__1_n_2;
  wire full_n_i_4__1_n_2;
  wire [8:0]full_n_reg_0;
  wire last_split;
  wire [32:0]m_axi_INPUT_r_RLAST;
  wire m_axi_INPUT_r_RREADY;
  wire [1:0]m_axi_INPUT_r_RRESP;
  wire m_axi_INPUT_r_RVALID;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_8__0_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_34;
  wire mem_reg_n_35;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_reg[11] ;
  wire [1:0]\q_reg[11]_0 ;
  wire [34:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_2 ;
  wire \raddr[2]_i_1_n_2 ;
  wire \raddr[5]_i_1_n_2 ;
  wire \raddr[6]_i_2_n_2 ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_2 ;
  wire \usedw[7]_i_1__1_n_2 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [0]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(full_n_reg_0[0]),
        .I1(\dout_buf_reg_n_2_[8] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[16] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[0] ),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[10]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [10]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg_n_2_[18] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[2]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[10] ),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[11]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [11]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg_n_2_[19] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[3]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[11] ),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[12]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [12]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg_n_2_[20] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[4]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[12] ),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[13]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [13]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg_n_2_[21] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[5]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[13] ),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[14]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [14]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg_n_2_[22] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[6]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[14] ),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [15]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\dout_buf_reg_n_2_[23] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[7]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[15] ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[16]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [16]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(full_n_reg_0[0]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[16] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[17]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [17]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[17] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(full_n_reg_0[1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[17] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[18]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [18]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[18] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(full_n_reg_0[2]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[18] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[19]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [19]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[19] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(full_n_reg_0[3]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[19] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [1]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(full_n_reg_0[1]),
        .I1(\dout_buf_reg_n_2_[9] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[17] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[1] ),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[20]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [20]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[20] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(full_n_reg_0[4]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[20] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[21]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [21]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[21] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(full_n_reg_0[5]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[21] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[22]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [22]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[22] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(full_n_reg_0[6]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[22] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [23]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[23] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(full_n_reg_0[7]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_2_[23] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [2]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[2] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(full_n_reg_0[2]),
        .I1(\dout_buf_reg_n_2_[10] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[18] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[2] ),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFF00FFFFEF00EFEF)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .I5(beat_valid),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(beat_valid),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [3]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[3] ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(full_n_reg_0[3]),
        .I1(\dout_buf_reg_n_2_[11] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[19] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[3] ),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [4]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(full_n_reg_0[4]),
        .I1(\dout_buf_reg_n_2_[12] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[20] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[4] ),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [5]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[5] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(full_n_reg_0[5]),
        .I1(\dout_buf_reg_n_2_[13] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[21] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[5] ),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [6]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(full_n_reg_0[6]),
        .I1(\dout_buf_reg_n_2_[14] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[22] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[6] ),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [7]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[7] ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(full_n_reg_0[7]),
        .I1(\dout_buf_reg_n_2_[15] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_2_[23] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_2_[7] ),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[8]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [8]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg_n_2_[16] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[0]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[8] ),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[9]_i_2_n_2 ),
        .I1(\q_reg[11] ),
        .I2(\bus_wide_gen.data_buf_reg[31] [9]),
        .I3(dout_valid_reg_0),
        .I4(\dout_buf_reg_n_2_[9] ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg_n_2_[17] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[1]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_2_[9] ),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[0] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[10] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[11] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[12] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[13] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[14] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[15] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[16] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[17] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[18] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[19] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[1] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[20] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[21] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[22] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[23] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(full_n_reg_0[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(full_n_reg_0[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(full_n_reg_0[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(full_n_reg_0[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(full_n_reg_0[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(full_n_reg_0[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[2] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(full_n_reg_0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(full_n_reg_0[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(full_n_reg_0[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[3] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[4] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[5] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[6] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[7] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[8] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\dout_buf_reg_n_2_[9] ),
        .R(\q_tmp_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(last_split),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(beat_valid),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFDFFFDFDF0F0F0F0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2_n_2),
        .I2(push),
        .I3(last_split),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3_n_2),
        .O(empty_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF33F333F3)) 
    full_n_i_1
       (.I0(full_n_i_2__1_n_2),
        .I1(ap_rst_n),
        .I2(empty_n_reg_n_2),
        .I3(dout_valid_reg_1),
        .I4(m_axi_INPUT_r_RVALID),
        .I5(m_axi_INPUT_r_RREADY),
        .O(full_n_i_1_n_2));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_4__1_n_2),
        .O(full_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_4__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(m_axi_INPUT_r_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_INPUT_r_RLAST[15:0]),
        .DIBDI(m_axi_INPUT_r_RLAST[31:16]),
        .DIPADIP(m_axi_INPUT_r_RRESP),
        .DIPBDIP({1'b1,m_axi_INPUT_r_RLAST[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_34,mem_reg_n_35}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_INPUT_r_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_INPUT_r_RVALID,m_axi_INPUT_r_RVALID,m_axi_INPUT_r_RVALID,m_axi_INPUT_r_RVALID}));
  LUT6 #(
    .INIT(64'h6AAA6A6AAAAAAAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_2),
        .I3(last_split),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(mem_reg_i_10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(mem_reg_i_11_n_2));
  LUT5 #(
    .INIT(32'h4FB0FF00)) 
    mem_reg_i_2
       (.I0(last_split),
        .I1(beat_valid),
        .I2(empty_n_reg_n_2),
        .I3(raddr[6]),
        .I4(mem_reg_i_9_n_2),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(last_split),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .I4(\raddr[5]_i_1_n_2 ),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h65AAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(last_split),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .I4(mem_reg_i_10_n_2),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h9A99AAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(mem_reg_i_11_n_2),
        .I2(last_split),
        .I3(beat_valid),
        .I4(empty_n_reg_n_2),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h4FB0FF00FF00FF00)) 
    mem_reg_i_6
       (.I0(last_split),
        .I1(beat_valid),
        .I2(empty_n_reg_n_2),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h4FFFB000)) 
    mem_reg_i_7
       (.I0(last_split),
        .I1(beat_valid),
        .I2(empty_n_reg_n_2),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h66A6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(last_split),
        .O(mem_reg_i_8__0_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5595555595959595)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(m_axi_INPUT_r_RREADY),
        .I2(m_axi_INPUT_r_RVALID),
        .I3(last_split),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[16]),
        .Q(q_tmp[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[17]),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[18]),
        .Q(q_tmp[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[19]),
        .Q(q_tmp[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[20]),
        .Q(q_tmp[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[21]),
        .Q(q_tmp[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[22]),
        .Q(q_tmp[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[23]),
        .Q(q_tmp[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[24]),
        .Q(q_tmp[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[25]),
        .Q(q_tmp[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[26]),
        .Q(q_tmp[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[27]),
        .Q(q_tmp[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[28]),
        .Q(q_tmp[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[29]),
        .Q(q_tmp[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[30]),
        .Q(q_tmp[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[31]),
        .Q(q_tmp[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[32]),
        .Q(q_tmp[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_INPUT_r_RLAST[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[5]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \raddr[6]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(last_split),
        .O(pop));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[6]_i_2 
       (.I0(raddr[6]),
        .I1(mem_reg_i_9_n_2),
        .O(\raddr[6]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_2),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_2 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_2 ),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_2 ),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_2_n_2 ),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000B04F0000)) 
    show_ahead_i_1
       (.I0(last_split),
        .I1(beat_valid),
        .I2(empty_n_reg_n_2),
        .I3(Q[0]),
        .I4(push),
        .I5(empty_n_i_2_n_2),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h5DA2A2A2)) 
    \usedw[7]_i_1__1 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(last_split),
        .I3(m_axi_INPUT_r_RVALID),
        .I4(m_axi_INPUT_r_RREADY),
        .O(\usedw[7]_i_1__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_2 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_INPUT_r_RREADY),
        .I1(m_axi_INPUT_r_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_2 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_2 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo
   (burst_valid,
    \bus_wide_gen.data_buf_reg[24] ,
    Q,
    \bus_wide_gen.len_cnt_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \sect_end_buf_reg[1] ,
    \sect_addr_buf_reg[1] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    in,
    next_loop,
    \could_multi_bursts.sect_handling_reg ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    last_split,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] ,
    D,
    \bus_wide_gen.rdata_valid_t_reg ,
    full_n_reg_0,
    fifo_burst_ready,
    invalid_len_event_reg,
    \sect_addr_buf_reg[31] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    rreq_handling_reg,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    fifo_rreq_valid_buf_reg,
    SR,
    ap_clk,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.len_cnt_reg[2] ,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    ap_rst_n,
    CO,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1]_1 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    E,
    \dout_buf_reg[31] ,
    beat_valid,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \bus_wide_gen.len_cnt_reg[6] ,
    fifo_rctl_ready,
    m_axi_INPUT_r_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[1]_0 ,
    O,
    invalid_len_event,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_2 );
  output burst_valid;
  output \bus_wide_gen.data_buf_reg[24] ;
  output [1:0]Q;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  output \sect_end_buf_reg[1] ;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output [3:0]in;
  output next_loop;
  output \could_multi_bursts.sect_handling_reg ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output last_split;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \sect_end_buf_reg[1]_0 ;
  output \sect_end_buf_reg[0] ;
  output [7:0]D;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output full_n_reg_0;
  output fifo_burst_ready;
  output invalid_len_event_reg;
  output [0:0]\sect_addr_buf_reg[31] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output rreq_handling_reg;
  output \bus_wide_gen.rdata_valid_t_reg_0 ;
  output fifo_rreq_valid_buf_reg;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.len_cnt_reg[2] ;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]\end_addr_buf_reg[31] ;
  input [11:0]\end_addr_buf_reg[11] ;
  input [9:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1]_1 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_0;
  input [0:0]E;
  input [7:0]\dout_buf_reg[31] ;
  input beat_valid;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  input \bus_wide_gen.len_cnt_reg[6] ;
  input fifo_rctl_ready;
  input m_axi_INPUT_r_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [1:0]\sect_addr_buf_reg[1]_0 ;
  input [0:0]O;
  input invalid_len_event;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_2 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[31]_i_7_n_2 ;
  wire \bus_wide_gen.data_buf_reg[24] ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_2 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_2 ;
  wire \bus_wide_gen.len_cnt[7]_i_8_n_2 ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire \bus_wide_gen.len_cnt_reg[6] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.rdata_valid_t_i_2_n_2 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \bus_wide_gen.rdata_valid_t_reg_2 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_2 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_2 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[0] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire [7:0]\dout_buf_reg[31] ;
  wire [11:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1_n_2;
  wire full_n_i_2_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_i_4_n_2;
  wire full_n_i_5__0_n_2;
  wire full_n_i_5_n_2;
  wire full_n_i_6__0_n_2;
  wire full_n_i_6_n_2;
  wire full_n_i_7__0_n_2;
  wire full_n_i_7_n_2;
  wire full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire last_split;
  wire m_axi_INPUT_r_ARREADY;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_loop;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[2]_i_2_n_2 ;
  wire \pout[2]_i_3_n_2 ;
  wire \pout[2]_i_4_n_2 ;
  wire \pout[2]_i_5_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire \q_reg_n_2_[0] ;
  wire \q_reg_n_2_[1] ;
  wire \q_reg_n_2_[2] ;
  wire \q_reg_n_2_[3] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [1:0]\sect_addr_buf_reg[1]_0 ;
  wire [0:0]\sect_addr_buf_reg[31] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [1:0]tail_split;
  wire [11:8]tmp_burst_info;

  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [0]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [1]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [2]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [3]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [4]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [5]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [6]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h10001F00)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.data_buf_reg[24] ),
        .I3(\dout_buf_reg[31] [7]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000008723)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .I5(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .O(\bus_wide_gen.data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFDF0000)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ),
        .I2(beat_valid),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .I5(\bus_wide_gen.data_buf[31]_i_7_n_2 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT6 #(
    .INIT(64'hAFFFFAEEFFAFFFEA)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(Q[1]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_2 ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000900A900A0)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ),
        .I1(tail_split[0]),
        .I2(\bus_wide_gen.len_cnt[7]_i_5_n_2 ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(tail_split[1]),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .O(last_split));
  LUT6 #(
    .INIT(64'h0000000000828200)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(full_n_i_5__0_n_2),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ),
        .I2(tail_split[0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .I4(tail_split[1]),
        .I5(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFFBE)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt[7]_i_8_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .I2(\q_reg_n_2_[1] ),
        .I3(\bus_wide_gen.len_cnt_reg[6] ),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_wide_gen.len_cnt[7]_i_8 
       (.I0(\q_reg_n_2_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I3(\q_reg_n_2_[3] ),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I5(\q_reg_n_2_[0] ),
        .O(\bus_wide_gen.len_cnt[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'hF075)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I3(\bus_wide_gen.rdata_valid_t_i_2_n_2 ),
        .O(\bus_wide_gen.rdata_valid_t_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hEE6AEECE)) 
    \bus_wide_gen.rdata_valid_t_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.len_cnt_reg[2] ),
        .I4(Q[1]),
        .O(\bus_wide_gen.rdata_valid_t_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ),
        .I3(ap_rst_n),
        .I4(last_split),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E22E0000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ),
        .I4(ap_rst_n),
        .I5(last_split),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h00FB)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.len_cnt_reg[2] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_INPUT_r_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .O(next_loop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(rreq_handling_reg_0),
        .I4(next_loop),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_2_[0] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .I4(\pout[2]_i_2_n_2 ),
        .I5(next_loop),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(\pout[2]_i_2_n_2 ),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__3
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(\sect_end_buf_reg[1] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFF2FD000)) 
    fifo_rreq_valid_buf_i_1
       (.I0(\end_addr_buf_reg[31] ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(fifo_rreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_i_2_n_2),
        .I2(full_n_i_3__0_n_2),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(full_n_i_4_n_2),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[0] ),
        .O(full_n_i_2_n_2));
  LUT6 #(
    .INIT(64'hA0AAA0A2AAAAAAA2)) 
    full_n_i_3
       (.I0(beat_valid),
        .I1(full_n_i_5_n_2),
        .I2(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I3(\bus_wide_gen.len_cnt[7]_i_5_n_2 ),
        .I4(full_n_i_6_n_2),
        .I5(full_n_i_7__0_n_2),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    full_n_i_3__0
       (.I0(full_n_i_5__0_n_2),
        .I1(full_n_i_6_n_2),
        .I2(full_n_i_5_n_2),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(burst_valid),
        .I5(full_n_i_6__0_n_2),
        .O(full_n_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    full_n_i_4
       (.I0(data_vld_reg_n_2),
        .I1(full_n_i_5__0_n_2),
        .I2(full_n_i_6_n_2),
        .I3(full_n_i_5_n_2),
        .I4(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I5(burst_valid),
        .O(full_n_i_4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h99999A99)) 
    full_n_i_5
       (.I0(tail_split[1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_5_n_2));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    full_n_i_5__0
       (.I0(burst_valid),
        .I1(beat_valid),
        .I2(full_n_i_7_n_2),
        .I3(\pout[2]_i_4_n_2 ),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .O(full_n_i_5__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h5555AA9A)) 
    full_n_i_6
       (.I0(tail_split[0]),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_6_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    full_n_i_6__0
       (.I0(data_vld_reg_n_2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_burst_ready),
        .I4(m_axi_INPUT_r_ARREADY),
        .I5(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_i_6__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    full_n_i_7
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I2(\q_reg_n_2_[3] ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .O(full_n_i_7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hCCCC0200)) 
    full_n_i_7__0
       (.I0(Q[0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_7__0_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    invalid_len_event_i_2
       (.I0(\end_addr_buf_reg[31] ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(invalid_len_event_reg));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\could_multi_bursts.araddr_buf_reg[31] ),
        .I1(\sect_addr_buf_reg[1]_0 [0]),
        .O(tmp_burst_info[10]));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[1]_0 [1]),
        .O(tmp_burst_info[11]));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_end_buf_reg[0]_0 ),
        .O(tmp_burst_info[8]));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_2 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .I2(\sect_end_buf_reg[1]_1 ),
        .O(tmp_burst_info[9]));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_2 ),
        .I1(data_vld_reg_n_2),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(next_loop),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h5AF0F0F0F0A4F0F0)) 
    \pout[1]_i_1 
       (.I0(next_loop),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(data_vld_reg_n_2),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(next_loop),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[0] ),
        .I4(data_vld_reg_n_2),
        .I5(\pout[2]_i_2_n_2 ),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFF00FF00FB00FF00)) 
    \pout[2]_i_2 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I1(full_n_i_5_n_2),
        .I2(full_n_i_6_n_2),
        .I3(burst_valid),
        .I4(beat_valid),
        .I5(\pout[2]_i_3_n_2 ),
        .O(\pout[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pout[2]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [7]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [6]),
        .I2(\pout[2]_i_4_n_2 ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 [5]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [4]),
        .I5(\pout[2]_i_5_n_2 ),
        .O(\pout[2]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \pout[2]_i_4 
       (.I0(\q_reg_n_2_[0] ),
        .I1(\bus_wide_gen.len_cnt_reg[7]_0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_0 [2]),
        .I3(\q_reg_n_2_[2] ),
        .I4(\bus_wide_gen.len_cnt_reg[7]_0 [1]),
        .I5(\q_reg_n_2_[1] ),
        .O(\pout[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pout[2]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_0 [3]),
        .I1(\q_reg_n_2_[3] ),
        .O(\pout[2]_i_5_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\q_reg_n_2_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\q_reg_n_2_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\q_reg_n_2_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\q_reg_n_2_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(tail_split[0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(tail_split[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(fifo_rreq_valid_buf_reg_0),
        .I2(invalid_len_event),
        .I3(\end_addr_buf_reg[31] ),
        .I4(\sect_end_buf_reg[1] ),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_addr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[11] [1]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[1]_1 ),
        .O(\sect_end_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [2]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [3]),
        .I4(\beat_len_buf_reg[9] [1]),
        .I5(\start_addr_buf_reg[11] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [4]),
        .I4(\beat_len_buf_reg[9] [2]),
        .I5(\start_addr_buf_reg[11] [2]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(\beat_len_buf_reg[9] [3]),
        .I5(\start_addr_buf_reg[11] [3]),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(\beat_len_buf_reg[9] [4]),
        .I5(\start_addr_buf_reg[11] [4]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(\beat_len_buf_reg[9] [5]),
        .I5(\start_addr_buf_reg[11] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [8]),
        .I4(\beat_len_buf_reg[9] [6]),
        .I5(\start_addr_buf_reg[11] [6]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [9]),
        .I4(\beat_len_buf_reg[9] [7]),
        .I5(\start_addr_buf_reg[11] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [10]),
        .I4(\beat_len_buf_reg[9] [8]),
        .I5(\start_addr_buf_reg[11] [8]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [11]),
        .I4(\beat_len_buf_reg[9] [9]),
        .I5(\start_addr_buf_reg[11] [9]),
        .O(\sect_len_buf_reg[9] ));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_INPUT_r_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    next_rreq,
    \sect_cnt_reg_19__s_port_] ,
    E,
    rs2f_rreq_ack,
    S,
    invalid_len_event_reg,
    D,
    \start_addr_buf_reg[31] ,
    \start_addr_buf_reg[31]_0 ,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19]_0 ,
    invalid_len_event_reg_0,
    ap_rst_n_0,
    ap_clk,
    sect_cnt_reg,
    Q,
    invalid_len_event,
    rreq_handling_reg,
    fifo_rreq_valid_buf_reg,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[31] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    push,
    rreq_handling_reg_0,
    \data_p1_reg[43] ,
    ap_rst_n);
  output fifo_rreq_valid;
  output next_rreq;
  output \sect_cnt_reg_19__s_port_] ;
  output [0:0]E;
  output rs2f_rreq_ack;
  output [0:0]S;
  output [33:0]invalid_len_event_reg;
  output [0:0]D;
  output [3:0]\start_addr_buf_reg[31] ;
  output [2:0]\start_addr_buf_reg[31]_0 ;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19]_0 ;
  output invalid_len_event_reg_0;
  input ap_rst_n_0;
  input ap_clk;
  input [19:0]sect_cnt_reg;
  input [19:0]Q;
  input invalid_len_event;
  input rreq_handling_reg;
  input fifo_rreq_valid_buf_reg;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]\end_addr_buf_reg[31] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input push;
  input rreq_handling_reg_0;
  input [32:0]\data_p1_reg[43] ;
  input ap_rst_n;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [32:0]\data_p1_reg[43] ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_i_3__1_n_2;
  wire full_n_i_4__0_n_2;
  wire full_n_i_5__1_n_2;
  wire invalid_len_event;
  wire [33:0]invalid_len_event_reg;
  wire invalid_len_event_reg_0;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][30]_srl5_n_2 ;
  wire \mem_reg[4][31]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][42]_srl5_n_2 ;
  wire \mem_reg[4][43]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_rreq;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rs2f_rreq_ack;
  wire \sect_cnt[0]_i_3_n_2 ;
  wire \sect_cnt[0]_i_4_n_2 ;
  wire \sect_cnt[0]_i_5_n_2 ;
  wire \sect_cnt[0]_i_6_n_2 ;
  wire \sect_cnt[0]_i_7_n_2 ;
  wire \sect_cnt[12]_i_2_n_2 ;
  wire \sect_cnt[12]_i_3_n_2 ;
  wire \sect_cnt[12]_i_4_n_2 ;
  wire \sect_cnt[12]_i_5_n_2 ;
  wire \sect_cnt[16]_i_2_n_2 ;
  wire \sect_cnt[16]_i_3_n_2 ;
  wire \sect_cnt[16]_i_4_n_2 ;
  wire \sect_cnt[16]_i_5_n_2 ;
  wire \sect_cnt[4]_i_2_n_2 ;
  wire \sect_cnt[4]_i_3_n_2 ;
  wire \sect_cnt[4]_i_4_n_2 ;
  wire \sect_cnt[4]_i_5_n_2 ;
  wire \sect_cnt[8]_i_2_n_2 ;
  wire \sect_cnt[8]_i_3_n_2 ;
  wire \sect_cnt[8]_i_4_n_2 ;
  wire \sect_cnt[8]_i_5_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_2 ;
  wire \sect_cnt_reg[0]_i_2_n_3 ;
  wire \sect_cnt_reg[0]_i_2_n_4 ;
  wire \sect_cnt_reg[0]_i_2_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_2 ;
  wire \sect_cnt_reg[12]_i_1_n_3 ;
  wire \sect_cnt_reg[12]_i_1_n_4 ;
  wire \sect_cnt_reg[12]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_3 ;
  wire \sect_cnt_reg[16]_i_1_n_4 ;
  wire \sect_cnt_reg[16]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[4]_i_1_n_2 ;
  wire \sect_cnt_reg[4]_i_1_n_3 ;
  wire \sect_cnt_reg[4]_i_1_n_4 ;
  wire \sect_cnt_reg[4]_i_1_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_2 ;
  wire \sect_cnt_reg[8]_i_1_n_3 ;
  wire \sect_cnt_reg[8]_i_1_n_4 ;
  wire \sect_cnt_reg[8]_i_1_n_5 ;
  wire sect_cnt_reg_19__s_net_1;
  wire [3:0]\start_addr_buf_reg[31] ;
  wire [2:0]\start_addr_buf_reg[31]_0 ;
  wire [0:0]\state_reg[0] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  assign \sect_cnt_reg_19__s_port_]  = sect_cnt_reg_19__s_net_1;
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(invalid_len_event_reg[33]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[10]_i_1 
       (.I0(invalid_len_event_reg[32]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDDFDFFFF)) 
    empty_n_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(invalid_len_event),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(rreq_handling_reg),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_2_[2] ),
        .I1(full_n_i_2__0_n_2),
        .I2(full_n_i_3__1_n_2),
        .I3(rs2f_rreq_ack),
        .I4(ap_rst_n),
        .I5(full_n_i_4__0_n_2),
        .O(full_n_i_1_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[0] ),
        .O(full_n_i_2__0_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF75FFFF)) 
    full_n_i_3__1
       (.I0(rreq_handling_reg),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(invalid_len_event),
        .I4(fifo_rreq_valid),
        .I5(full_n_i_5__1_n_2),
        .O(full_n_i_3__1_n_2));
  LUT6 #(
    .INIT(64'hAAAA2A22AAAAAAAA)) 
    full_n_i_4__0
       (.I0(data_vld_reg_n_2),
        .I1(rreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\end_addr_buf_reg[31] ),
        .I4(invalid_len_event),
        .I5(fifo_rreq_valid),
        .O(full_n_i_4__0_n_2));
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_5__1
       (.I0(data_vld_reg_n_2),
        .I1(rs2f_rreq_ack),
        .I2(\state_reg[0] ),
        .O(full_n_i_5__1_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_reg[32]),
        .I1(fifo_rreq_valid),
        .I2(invalid_len_event_reg[33]),
        .I3(rreq_handling_reg_0),
        .I4(invalid_len_event),
        .O(invalid_len_event_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(sect_cnt_reg[18]),
        .O(\start_addr_buf_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\start_addr_buf_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(sect_cnt_reg[13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\start_addr_buf_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(sect_cnt_reg[9]),
        .I1(\end_addr_buf_reg[31]_0 [9]),
        .I2(sect_cnt_reg[10]),
        .I3(\end_addr_buf_reg[31]_0 [10]),
        .I4(\end_addr_buf_reg[31]_0 [11]),
        .I5(sect_cnt_reg[11]),
        .O(\start_addr_buf_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[6]),
        .I1(\end_addr_buf_reg[31]_0 [6]),
        .I2(sect_cnt_reg[7]),
        .I3(\end_addr_buf_reg[31]_0 [7]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(sect_cnt_reg[8]),
        .O(\start_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31]_0 [5]),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(sect_cnt_reg[4]),
        .I5(\end_addr_buf_reg[31]_0 [4]),
        .O(\start_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31]_0 [1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\end_addr_buf_reg[31]_0 [2]),
        .I4(sect_cnt_reg[0]),
        .I5(\end_addr_buf_reg[31]_0 [0]),
        .O(\start_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [30]),
        .Q(\mem_reg[4][30]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [31]),
        .Q(\mem_reg[4][31]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][42]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [32]),
        .Q(\mem_reg[4][43]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[43] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(push),
        .I3(pop0),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDF20F708DF20F700)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(pop0),
        .I2(push),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hDFFFFFF720000000)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_2),
        .I1(pop0),
        .I2(push),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[0] ),
        .I5(\pout_reg_n_2_[2] ),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(invalid_len_event_reg[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(invalid_len_event_reg[10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(invalid_len_event_reg[11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(invalid_len_event_reg[12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(invalid_len_event_reg[13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(invalid_len_event_reg[14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(invalid_len_event_reg[15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(invalid_len_event_reg[16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(invalid_len_event_reg[17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(invalid_len_event_reg[18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(invalid_len_event_reg[19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(invalid_len_event_reg[1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(invalid_len_event_reg[20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(invalid_len_event_reg[21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(invalid_len_event_reg[22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(invalid_len_event_reg[23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(invalid_len_event_reg[24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(invalid_len_event_reg[25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(invalid_len_event_reg[26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(invalid_len_event_reg[27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(invalid_len_event_reg[28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(invalid_len_event_reg[29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(invalid_len_event_reg[2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_2 ),
        .Q(invalid_len_event_reg[30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_2 ),
        .Q(invalid_len_event_reg[31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(invalid_len_event_reg[3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_2 ),
        .Q(invalid_len_event_reg[32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_2 ),
        .Q(invalid_len_event_reg[33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(invalid_len_event_reg[4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(invalid_len_event_reg[5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(invalid_len_event_reg[6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(invalid_len_event_reg[7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(invalid_len_event_reg[8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(invalid_len_event_reg[9]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h1110FFFF)) 
    \sect_cnt[0]_i_1__0 
       (.I0(invalid_len_event),
        .I1(rreq_handling_reg),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(fifo_rreq_valid),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(sect_cnt_reg_19__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_rreq),
        .O(\sect_cnt[0]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_2 ,\sect_cnt_reg[0]_i_2_n_3 ,\sect_cnt_reg[0]_i_2_n_4 ,\sect_cnt_reg[0]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4_n_2 ,\sect_cnt[0]_i_5_n_2 ,\sect_cnt[0]_i_6_n_2 ,\sect_cnt[0]_i_7_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1_n_2 ,\sect_cnt_reg[12]_i_1_n_3 ,\sect_cnt_reg[12]_i_1_n_4 ,\sect_cnt_reg[12]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_2 ,\sect_cnt[12]_i_3_n_2 ,\sect_cnt[12]_i_4_n_2 ,\sect_cnt[12]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_3 ,\sect_cnt_reg[16]_i_1_n_4 ,\sect_cnt_reg[16]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19]_0 ),
        .S({\sect_cnt[16]_i_2_n_2 ,\sect_cnt[16]_i_3_n_2 ,\sect_cnt[16]_i_4_n_2 ,\sect_cnt[16]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1_n_2 ,\sect_cnt_reg[4]_i_1_n_3 ,\sect_cnt_reg[4]_i_1_n_4 ,\sect_cnt_reg[4]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_2 ,\sect_cnt[4]_i_3_n_2 ,\sect_cnt[4]_i_4_n_2 ,\sect_cnt[4]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1_n_2 ,\sect_cnt_reg[8]_i_1_n_3 ,\sect_cnt_reg[8]_i_1_n_4 ,\sect_cnt_reg[8]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_2 ,\sect_cnt[8]_i_3_n_2 ,\sect_cnt[8]_i_4_n_2 ,\sect_cnt[8]_i_5_n_2 }));
  LUT4 #(
    .INIT(16'h08AA)) 
    \start_addr[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(rreq_handling_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
    \start_addr_buf[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .I5(invalid_len_event),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_INPUT_r_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    SR,
    ap_clk,
    next_loop,
    \dout_buf_reg[34] ,
    beat_valid,
    \could_multi_bursts.sect_handling_reg ,
    fifo_burst_ready,
    m_axi_INPUT_r_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_rst_n);
  output fifo_rctl_ready;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input next_loop;
  input [0:0]\dout_buf_reg[34] ;
  input beat_valid;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_burst_ready;
  input m_axi_INPUT_r_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__1_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_2;
  wire empty_n_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1_n_2;
  wire full_n_i_2__8_n_2;
  wire m_axi_INPUT_r_ARREADY;
  wire next_loop;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire \pout[3]_i_3_n_2 ;
  wire \pout[3]_i_4_n_2 ;
  wire [3:0]pout_reg__0;

  LUT5 #(
    .INIT(32'h80FF8080)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(fifo_burst_ready),
        .I3(m_axi_INPUT_r_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(next_loop),
        .I1(\pout[3]_i_3_n_2 ),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_n_2),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .O(empty_n_i_1__1_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_2),
        .Q(empty_n_reg_n_2),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFFFFBBBBBBBB)) 
    full_n_i_1
       (.I0(full_n_i_2__8_n_2),
        .I1(ap_rst_n),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_reg_n_2),
        .I5(data_vld_reg_n_2),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__8
       (.I0(fifo_rctl_ready),
        .I1(\pout[3]_i_4_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__8_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_2 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_4_n_2 ),
        .O(\pout[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0080808044848484)) 
    \pout[3]_i_1 
       (.I0(next_loop),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_reg_n_2),
        .I3(\dout_buf_reg[34] ),
        .I4(beat_valid),
        .I5(\pout[3]_i_3_n_2 ),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4_n_2 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4 
       (.I0(next_loop),
        .I1(empty_n_reg_n_2),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_4_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_read
   (D,
    SR,
    rdata_valid,
    \reg_361_reg[0] ,
    \indvar_reg_299_reg[0] ,
    E,
    \ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ,
    indvar_next_reg_9070,
    WEA,
    WEBWE,
    \indvar1_reg_335_reg[0] ,
    ap_enable_reg_pp2_iter0_reg,
    \indvar1_reg_335_reg[0]_0 ,
    \tmp_9_reg_956_reg[0] ,
    \ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ,
    m_axi_INPUT_r_RREADY,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp2_iter0_reg_0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter2_reg,
    m_axi_INPUT_r_ARADDR,
    ARLEN,
    \reg_361_reg[7] ,
    m_axi_INPUT_r_ARVALID,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[9] ,
    Q,
    ap_start,
    ap_reg_ioackin_INPUT_r_ARREADY,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    \exitcond6_reg_903_reg[0] ,
    \indvar_reg_299_reg[11] ,
    ap_enable_reg_pp2_iter1_reg_0,
    \exitcond3_reg_947_reg[0] ,
    \indvar_next_reg_907_reg[2] ,
    \indvar_next_reg_907_reg[8] ,
    ap_enable_reg_pp0_iter0,
    ap_reg_pp0_iter1_exitcond6_reg_903,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_reg_pp2_iter1_exitcond3_reg_947,
    ap_enable_reg_pp1_iter1_reg,
    \indvar1_reg_335_reg[6] ,
    ap_enable_reg_pp2_iter0,
    \INPUT_addr_1_reg_941_reg[31] ,
    \input_read_reg_880_reg[31] ,
    m_axi_INPUT_r_RVALID,
    \exitcond6_reg_903_reg[0]_0 ,
    ap_clk,
    m_axi_INPUT_r_RLAST,
    m_axi_INPUT_r_RRESP,
    m_axi_INPUT_r_ARREADY);
  output [3:0]D;
  output [0:0]SR;
  output rdata_valid;
  output \reg_361_reg[0] ;
  output [0:0]\indvar_reg_299_reg[0] ;
  output [0:0]E;
  output [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  output indvar_next_reg_9070;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output [0:0]\indvar1_reg_335_reg[0] ;
  output ap_enable_reg_pp2_iter0_reg;
  output [0:0]\indvar1_reg_335_reg[0]_0 ;
  output [0:0]\tmp_9_reg_956_reg[0] ;
  output [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  output m_axi_INPUT_r_RREADY;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg_0;
  output ap_enable_reg_pp2_iter1_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output [29:0]m_axi_INPUT_r_ARADDR;
  output [3:0]ARLEN;
  output [7:0]\reg_361_reg[7] ;
  output m_axi_INPUT_r_ARVALID;
  input \ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[9] ;
  input [7:0]Q;
  input ap_start;
  input ap_reg_ioackin_INPUT_r_ARREADY;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \exitcond6_reg_903_reg[0] ;
  input \indvar_reg_299_reg[11] ;
  input ap_enable_reg_pp2_iter1_reg_0;
  input \exitcond3_reg_947_reg[0] ;
  input \indvar_next_reg_907_reg[2] ;
  input \indvar_next_reg_907_reg[8] ;
  input ap_enable_reg_pp0_iter0;
  input ap_reg_pp0_iter1_exitcond6_reg_903;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_reg_pp2_iter1_exitcond3_reg_947;
  input ap_enable_reg_pp1_iter1_reg;
  input \indvar1_reg_335_reg[6] ;
  input ap_enable_reg_pp2_iter0;
  input [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  input [31:0]\input_read_reg_880_reg[31] ;
  input m_axi_INPUT_r_RVALID;
  input \exitcond6_reg_903_reg[0]_0 ;
  input ap_clk;
  input [32:0]m_axi_INPUT_r_RLAST;
  input [1:0]m_axi_INPUT_r_RRESP;
  input m_axi_INPUT_r_ARREADY;

  wire [3:0]ARLEN;
  wire [3:0]D;
  wire [0:0]E;
  wire [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire align_len;
  wire [31:10]align_len0;
  wire align_len0_carry_n_5;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[9] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_reg_ioackin_INPUT_r_ARREADY;
  wire ap_reg_pp0_iter1_exitcond6_reg_903;
  wire [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  wire ap_reg_pp2_iter1_exitcond3_reg_947;
  wire [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_2 ;
  wire \beat_len_buf[1]_i_3_n_2 ;
  wire \beat_len_buf[1]_i_4_n_2 ;
  wire \beat_len_buf[1]_i_5_n_2 ;
  wire \beat_len_buf[5]_i_2_n_2 ;
  wire \beat_len_buf[5]_i_3_n_2 ;
  wire \beat_len_buf[5]_i_4_n_2 ;
  wire \beat_len_buf[5]_i_5_n_2 ;
  wire \beat_len_buf[9]_i_2_n_2 ;
  wire \beat_len_buf[9]_i_3_n_2 ;
  wire \beat_len_buf[9]_i_4_n_2 ;
  wire \beat_len_buf[9]_i_5_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[1]_i_1_n_5 ;
  wire \beat_len_buf_reg[5]_i_1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_5 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_5 ;
  wire beat_valid;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire [11:10]burst_pack;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg_n_2_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_2_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.len_cnt[7]_i_7_n_2 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[1] ;
  wire \could_multi_bursts.araddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_3_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [19:0]data;
  wire [31:1]data1;
  wire [34:34]data_pack;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_2_[0] ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[1] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1_n_2;
  wire end_addr_carry__0_i_2_n_2;
  wire end_addr_carry__0_i_3_n_2;
  wire end_addr_carry__0_i_4_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1_n_2;
  wire end_addr_carry__1_i_2_n_2;
  wire end_addr_carry__1_i_3_n_2;
  wire end_addr_carry__1_i_4_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1_n_2;
  wire end_addr_carry__2_i_2_n_2;
  wire end_addr_carry__2_i_3_n_2;
  wire end_addr_carry__2_i_4_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1_n_2;
  wire end_addr_carry__3_i_2_n_2;
  wire end_addr_carry__3_i_3_n_2;
  wire end_addr_carry__3_i_4_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1_n_2;
  wire end_addr_carry__4_i_2_n_2;
  wire end_addr_carry__4_i_3_n_2;
  wire end_addr_carry__4_i_4_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1_n_2;
  wire end_addr_carry__5_i_2_n_2;
  wire end_addr_carry__5_i_3_n_2;
  wire end_addr_carry__5_i_4_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1_n_2;
  wire end_addr_carry__6_i_2_n_2;
  wire end_addr_carry__6_i_3_n_2;
  wire end_addr_carry__6_i_4_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1_n_2;
  wire end_addr_carry_i_2_n_2;
  wire end_addr_carry_i_3_n_2;
  wire end_addr_carry_i_4_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire \exitcond3_reg_947_reg[0] ;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond6_reg_903_reg[0]_0 ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_3;
  wire fifo_rctl_ready;
  wire [43:42]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire [0:0]\indvar1_reg_335_reg[0] ;
  wire [0:0]\indvar1_reg_335_reg[0]_0 ;
  wire \indvar1_reg_335_reg[6] ;
  wire indvar_next_reg_9070;
  wire \indvar_next_reg_907_reg[2] ;
  wire \indvar_next_reg_907_reg[8] ;
  wire [0:0]\indvar_reg_299_reg[0] ;
  wire \indvar_reg_299_reg[11] ;
  wire [31:0]\input_read_reg_880_reg[31] ;
  wire invalid_len_event;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_split;
  wire [29:0]m_axi_INPUT_r_ARADDR;
  wire m_axi_INPUT_r_ARREADY;
  wire m_axi_INPUT_r_ARVALID;
  wire [32:0]m_axi_INPUT_r_RLAST;
  wire m_axi_INPUT_r_RREADY;
  wire [1:0]m_axi_INPUT_r_RRESP;
  wire m_axi_INPUT_r_RVALID;
  wire next_loop;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_15_in;
  wire push;
  wire rdata_ack_t;
  wire rdata_valid;
  wire \reg_361_reg[0] ;
  wire [7:0]\reg_361_reg[7] ;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [43:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_22;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_2_[0] ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[1] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_end_buf_reg_n_2_[0] ;
  wire \sect_end_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[0] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[1] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[0] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[1] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\tmp_9_reg_956_reg[0] ;
  wire [5:0]usedw_reg;
  wire [3:1]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:1],align_len0_carry_n_5}),
        .CYINIT(fifo_rreq_data[42]),
        .DI({1'b0,1'b0,1'b0,fifo_rreq_data[43]}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3:2],align_len0[31],align_len0[11]}),
        .S({1'b0,1'b0,1'b1,fifo_rreq_n_7}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(1'b1),
        .Q(\align_len_reg_n_2_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[1]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[1]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_4 
       (.I0(\align_len_reg_n_2_[9] ),
        .I1(\start_addr_reg_n_2_[1] ),
        .O(\beat_len_buf[1]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_5 
       (.I0(\align_len_reg_n_2_[9] ),
        .I1(\start_addr_reg_n_2_[0] ),
        .O(\beat_len_buf[1]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_2 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[5]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_3 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[5]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_4 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[5]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_5 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[5]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_2 
       (.I0(\align_len_reg_n_2_[11] ),
        .O(\beat_len_buf[9]_i_2_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_3 
       (.I0(\align_len_reg_n_2_[10] ),
        .O(\beat_len_buf[9]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_4 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[9]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_5 
       (.I0(\align_len_reg_n_2_[9] ),
        .O(\beat_len_buf[9]_i_5_n_2 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_2 ,\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 ,\beat_len_buf_reg[1]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_2_[9] ,\align_len_reg_n_2_[9] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\beat_len_buf[1]_i_2_n_2 ,\beat_len_buf[1]_i_3_n_2 ,\beat_len_buf[1]_i_4_n_2 ,\beat_len_buf[1]_i_5_n_2 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_2 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_2 ,\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 ,\beat_len_buf_reg[5]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\beat_len_buf[5]_i_2_n_2 ,\beat_len_buf[5]_i_3_n_2 ,\beat_len_buf[5]_i_4_n_2 ,\beat_len_buf[5]_i_5_n_2 }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_2 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_3 ,\beat_len_buf_reg[9]_i_1_n_4 ,\beat_len_buf_reg[9]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\beat_len_buf[9]_i_2_n_2 ,\beat_len_buf[9]_i_3_n_2 ,\beat_len_buf[9]_i_4_n_2 ,\beat_len_buf[9]_i_5_n_2 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_buffer__parameterized0 buff_rdata
       (.D({buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43}),
        .DI(buff_rdata_n_45),
        .E(buff_rdata_n_18),
        .Q(usedw_reg),
        .S({buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[0] (buff_rdata_n_19),
        .\bus_wide_gen.data_buf_reg[0]_0 (buff_rdata_n_44),
        .\bus_wide_gen.data_buf_reg[31] ({\bus_wide_gen.data_buf_reg_n_2_[31] ,\bus_wide_gen.data_buf_reg_n_2_[30] ,\bus_wide_gen.data_buf_reg_n_2_[29] ,\bus_wide_gen.data_buf_reg_n_2_[28] ,\bus_wide_gen.data_buf_reg_n_2_[27] ,\bus_wide_gen.data_buf_reg_n_2_[26] ,\bus_wide_gen.data_buf_reg_n_2_[25] ,\bus_wide_gen.data_buf_reg_n_2_[24] ,\bus_wide_gen.data_buf_reg_n_2_[23] ,\bus_wide_gen.data_buf_reg_n_2_[22] ,\bus_wide_gen.data_buf_reg_n_2_[21] ,\bus_wide_gen.data_buf_reg_n_2_[20] ,\bus_wide_gen.data_buf_reg_n_2_[19] ,\bus_wide_gen.data_buf_reg_n_2_[18] ,\bus_wide_gen.data_buf_reg_n_2_[17] ,\bus_wide_gen.data_buf_reg_n_2_[16] ,\bus_wide_gen.data_buf_reg_n_2_[15] ,\bus_wide_gen.data_buf_reg_n_2_[14] ,\bus_wide_gen.data_buf_reg_n_2_[13] ,\bus_wide_gen.data_buf_reg_n_2_[12] ,\bus_wide_gen.data_buf_reg_n_2_[11] ,\bus_wide_gen.data_buf_reg_n_2_[10] ,\bus_wide_gen.data_buf_reg_n_2_[9] ,\bus_wide_gen.data_buf_reg_n_2_[8] }),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .dout_valid_reg_0(\bus_wide_gen.fifo_burst_n_40 ),
        .dout_valid_reg_1(\bus_wide_gen.fifo_burst_n_41 ),
        .full_n_reg_0({data_pack,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54}),
        .last_split(last_split),
        .m_axi_INPUT_r_RLAST(m_axi_INPUT_r_RLAST),
        .m_axi_INPUT_r_RREADY(m_axi_INPUT_r_RREADY),
        .m_axi_INPUT_r_RRESP(m_axi_INPUT_r_RRESP),
        .m_axi_INPUT_r_RVALID(m_axi_INPUT_r_RVALID),
        .\q_reg[11] (\bus_wide_gen.fifo_burst_n_3 ),
        .\q_reg[11]_0 (burst_pack),
        .\q_tmp_reg[0]_0 (SR),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .\usedw_reg[7]_0 ({buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(buff_rdata_n_18),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_2_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .D({\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 }),
        .E(buff_rdata_n_18),
        .O(data1[1]),
        .Q(burst_pack),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .beat_valid(beat_valid),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[24] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.len_cnt_reg[2] (buff_rdata_n_19),
        .\bus_wide_gen.len_cnt_reg[6] (buff_rdata_n_44),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_6 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_40 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.fifo_burst_n_47 ),
        .\bus_wide_gen.rdata_valid_t_reg_1 (rs_rdata_n_22),
        .\bus_wide_gen.rdata_valid_t_reg_2 (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_27 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_INPUT_r_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_45 ),
        .\could_multi_bursts.loop_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_7 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_26 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\dout_buf_reg[31] ({buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54}),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_2_[11] ,\end_addr_buf_reg_n_2_[10] ,\end_addr_buf_reg_n_2_[9] ,\end_addr_buf_reg_n_2_[8] ,\end_addr_buf_reg_n_2_[7] ,\end_addr_buf_reg_n_2_[6] ,\end_addr_buf_reg_n_2_[5] ,\end_addr_buf_reg_n_2_[4] ,\end_addr_buf_reg_n_2_[3] ,\end_addr_buf_reg_n_2_[2] ,\end_addr_buf_reg_n_2_[1] ,\end_addr_buf_reg_n_2_[0] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(\bus_wide_gen.fifo_burst_n_48 ),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_valid_buf_reg_n_2),
        .full_n_reg_0(\bus_wide_gen.fifo_burst_n_41 ),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(\bus_wide_gen.fifo_burst_n_43 ),
        .last_split(last_split),
        .m_axi_INPUT_r_ARREADY(m_axi_INPUT_r_ARREADY),
        .next_loop(next_loop),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_46 ),
        .rreq_handling_reg_0(rreq_handling_reg_n_2),
        .\sect_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_9 ),
        .\sect_addr_buf_reg[1]_0 ({\sect_addr_buf_reg_n_2_[1] ,\sect_addr_buf_reg_n_2_[0] }),
        .\sect_addr_buf_reg[31] (p_15_in),
        .\sect_end_buf_reg[0] (\bus_wide_gen.fifo_burst_n_31 ),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_2_[0] ),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_8 ),
        .\sect_end_buf_reg[1]_0 (\bus_wide_gen.fifo_burst_n_30 ),
        .\sect_end_buf_reg[1]_1 (\sect_end_buf_reg_n_2_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_11 ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_13 ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_10 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_15 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_20 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_2_[11] ,\start_addr_buf_reg_n_2_[10] ,\start_addr_buf_reg_n_2_[9] ,\start_addr_buf_reg_n_2_[8] ,\start_addr_buf_reg_n_2_[7] ,\start_addr_buf_reg_n_2_[6] ,\start_addr_buf_reg_n_2_[5] ,\start_addr_buf_reg_n_2_[4] ,\start_addr_buf_reg_n_2_[3] ,\start_addr_buf_reg_n_2_[2] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_7_n_2 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_7_n_2 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_7_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_3),
        .Q(m_axi_INPUT_r_ARVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[10] ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[11] ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[12] ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[13] ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[14] ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[15] ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[16] ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[17] ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[18] ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[19] ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[20] ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[21] ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[22] ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[23] ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[24] ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[25] ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[26] ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[27] ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[28] ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[29] ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[2] ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[30] ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(data1[31]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[31] ),
        .O(araddr_tmp[31]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_INPUT_r_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[3] ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[4] ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[2]),
        .I1(ARLEN[0]),
        .I2(ARLEN[1]),
        .I3(ARLEN[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[5] ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[6] ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[7] ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[8] ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_INPUT_r_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_INPUT_r_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_INPUT_r_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_INPUT_r_ARADDR[3]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_45 ),
        .I2(\sect_addr_buf_reg_n_2_[9] ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[10]),
        .Q(m_axi_INPUT_r_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[11]),
        .Q(m_axi_INPUT_r_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[12]),
        .Q(m_axi_INPUT_r_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_INPUT_r_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.araddr_buf[12]_i_3_n_2 ,\could_multi_bursts.araddr_buf[12]_i_4_n_2 ,\could_multi_bursts.araddr_buf[12]_i_5_n_2 ,\could_multi_bursts.araddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[13]),
        .Q(m_axi_INPUT_r_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[14]),
        .Q(m_axi_INPUT_r_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[15]),
        .Q(m_axi_INPUT_r_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[16]),
        .Q(m_axi_INPUT_r_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.araddr_buf[16]_i_3_n_2 ,\could_multi_bursts.araddr_buf[16]_i_4_n_2 ,\could_multi_bursts.araddr_buf[16]_i_5_n_2 ,\could_multi_bursts.araddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[17]),
        .Q(m_axi_INPUT_r_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[18]),
        .Q(m_axi_INPUT_r_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[19]),
        .Q(m_axi_INPUT_r_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[20]),
        .Q(m_axi_INPUT_r_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.araddr_buf[20]_i_3_n_2 ,\could_multi_bursts.araddr_buf[20]_i_4_n_2 ,\could_multi_bursts.araddr_buf[20]_i_5_n_2 ,\could_multi_bursts.araddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[21]),
        .Q(m_axi_INPUT_r_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[22]),
        .Q(m_axi_INPUT_r_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[23]),
        .Q(m_axi_INPUT_r_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[24]),
        .Q(m_axi_INPUT_r_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.araddr_buf[24]_i_3_n_2 ,\could_multi_bursts.araddr_buf[24]_i_4_n_2 ,\could_multi_bursts.araddr_buf[24]_i_5_n_2 ,\could_multi_bursts.araddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[25]),
        .Q(m_axi_INPUT_r_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[26]),
        .Q(m_axi_INPUT_r_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[27]),
        .Q(m_axi_INPUT_r_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[28]),
        .Q(m_axi_INPUT_r_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.araddr_buf[28]_i_3_n_2 ,\could_multi_bursts.araddr_buf[28]_i_4_n_2 ,\could_multi_bursts.araddr_buf[28]_i_5_n_2 ,\could_multi_bursts.araddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[29]),
        .Q(m_axi_INPUT_r_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[2]),
        .Q(m_axi_INPUT_r_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[30]),
        .Q(m_axi_INPUT_r_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[31]),
        .Q(m_axi_INPUT_r_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_3_n_4 ,\could_multi_bursts.araddr_buf_reg[31]_i_3_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_5_n_2 ,\could_multi_bursts.araddr_buf[31]_i_6_n_2 ,\could_multi_bursts.araddr_buf[31]_i_7_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[3]),
        .Q(m_axi_INPUT_r_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[4]),
        .Q(m_axi_INPUT_r_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_INPUT_r_ARADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_2 ,\could_multi_bursts.araddr_buf[4]_i_4_n_2 ,\could_multi_bursts.araddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[5]),
        .Q(m_axi_INPUT_r_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[6]),
        .Q(m_axi_INPUT_r_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[7]),
        .Q(m_axi_INPUT_r_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[8]),
        .Q(m_axi_INPUT_r_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_INPUT_r_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[9]),
        .Q(m_axi_INPUT_r_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] ,\start_addr_reg_n_2_[1] ,\start_addr_reg_n_2_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_2,end_addr_carry_i_2_n_2,end_addr_carry_i_3_n_2,end_addr_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_2,end_addr_carry__0_i_2_n_2,end_addr_carry__0_i_3_n_2,end_addr_carry__0_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__0_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] ,\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_2,end_addr_carry__1_i_2_n_2,end_addr_carry__1_i_3_n_2,end_addr_carry__1_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(end_addr_carry__1_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(end_addr_carry__1_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__1_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry__1_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(data[3:0]),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_2,end_addr_carry__2_i_2_n_2,end_addr_carry__2_i_3_n_2,end_addr_carry__2_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(data[3]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(data[2]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(data[1]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(data[0]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(data[7:4]),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_2,end_addr_carry__3_i_2_n_2,end_addr_carry__3_i_3_n_2,end_addr_carry__3_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(data[7]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(data[6]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(data[5]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(data[4]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(data[11:8]),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_2,end_addr_carry__4_i_2_n_2,end_addr_carry__4_i_3_n_2,end_addr_carry__4_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(data[11]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(data[10]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(data[9]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(data[8]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(data[15:12]),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_2,end_addr_carry__5_i_2_n_2,end_addr_carry__5_i_3_n_2,end_addr_carry__5_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(data[15]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(data[14]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(data[13]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(data[12]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_3,end_addr_carry__6_n_4,end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,data[18:16]}),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_2,end_addr_carry__6_i_2_n_2,end_addr_carry__6_i_3_n_2,end_addr_carry__6_i_4_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(data[19]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(data[18]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(data[17]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(data[16]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_4_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry_i_1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry_i_2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_2_[1] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry_i_3_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_2_[0] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(end_addr_carry_i_4_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized1 fifo_rctl
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_3),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_INPUT_r_ARVALID),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_INPUT_r_ARREADY(m_axi_INPUT_r_ARREADY),
        .next_loop(next_loop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_fifo__parameterized0 fifo_rreq
       (.D(align_len0[10]),
        .E(align_len),
        .O({fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53}),
        .Q(data),
        .S(fifo_rreq_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_8 ),
        .\data_p1_reg[43] ({rs2f_rreq_data[43],rs2f_rreq_data[31:0]}),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_2),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg({fifo_rreq_data,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41}),
        .invalid_len_event_reg_0(fifo_rreq_n_70),
        .next_rreq(next_rreq),
        .push(push),
        .rreq_handling_reg(rreq_handling_reg_n_2),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_43 ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65}),
        .\sect_cnt_reg[19]_0 ({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57}),
        .\sect_cnt_reg_19__s_port_] (fifo_rreq_n_4),
        .\start_addr_buf_reg[31] ({fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}),
        .\start_addr_buf_reg[31]_0 ({fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(fifo_rreq_valid_buf_reg_n_2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(sect_cnt_reg[19]),
        .I2(p_0_in_0[18]),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(p_0_in_0[16]),
        .I4(sect_cnt_reg[15]),
        .I5(p_0_in_0[15]),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(p_0_in_0[12]),
        .I4(sect_cnt_reg[13]),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt_reg[11]),
        .I1(p_0_in_0[11]),
        .I2(sect_cnt_reg[9]),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(sect_cnt_reg[10]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[8]),
        .I1(p_0_in_0[8]),
        .I2(sect_cnt_reg[6]),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(p_0_in_0[5]),
        .I1(sect_cnt_reg[5]),
        .I2(sect_cnt_reg[3]),
        .I3(p_0_in_0[3]),
        .I4(sect_cnt_reg[4]),
        .I5(p_0_in_0[4]),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(p_0_in_0[2]),
        .I4(sect_cnt_reg[0]),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_70),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_45}),
        .O({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .S({buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_2),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .S({1'b0,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(rreq_handling_reg_n_2),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(E),
        .Q({Q[7:6],Q[3:2]}),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_reg_pp0_iter1_exitcond6_reg_903(ap_reg_pp0_iter1_exitcond6_reg_903),
        .\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] (\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ),
        .ap_reg_pp2_iter1_exitcond3_reg_947(ap_reg_pp2_iter1_exitcond3_reg_947),
        .\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] (\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_2_[7] ,\bus_wide_gen.data_buf_reg_n_2_[6] ,\bus_wide_gen.data_buf_reg_n_2_[5] ,\bus_wide_gen.data_buf_reg_n_2_[4] ,\bus_wide_gen.data_buf_reg_n_2_[3] ,\bus_wide_gen.data_buf_reg_n_2_[2] ,\bus_wide_gen.data_buf_reg_n_2_[1] ,\bus_wide_gen.data_buf_reg_n_2_[0] }),
        .\bus_wide_gen.len_cnt_reg[0] (rs_rdata_n_22),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\exitcond3_reg_947_reg[0] (\exitcond3_reg_947_reg[0] ),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg[0] ),
        .\exitcond6_reg_903_reg[0]_0 (\exitcond6_reg_903_reg[0]_0 ),
        .\indvar1_reg_335_reg[0] (\indvar1_reg_335_reg[0] ),
        .\indvar1_reg_335_reg[0]_0 (\indvar1_reg_335_reg[0]_0 ),
        .\indvar1_reg_335_reg[6] (\indvar1_reg_335_reg[6] ),
        .indvar_next_reg_9070(indvar_next_reg_9070),
        .\indvar_next_reg_907_reg[2] (\indvar_next_reg_907_reg[2] ),
        .\indvar_next_reg_907_reg[8] (\indvar_next_reg_907_reg[8] ),
        .\indvar_reg_299_reg[0] (\indvar_reg_299_reg[0] ),
        .\indvar_reg_299_reg[11] (\indvar_reg_299_reg[11] ),
        .rdata_ack_t(rdata_ack_t),
        .\reg_361_reg[0] (\reg_361_reg[0] ),
        .\reg_361_reg[7] (\reg_361_reg[7] ),
        .s_ready_t_reg_0(rdata_valid),
        .\tmp_9_reg_956_reg[0] (\tmp_9_reg_956_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice rs_rreq
       (.D(D),
        .\INPUT_addr_1_reg_941_reg[31] (\INPUT_addr_1_reg_941_reg[31] ),
        .Q({Q[5:4],Q[1:0]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .ap_reg_ioackin_INPUT_r_ARREADY(ap_reg_ioackin_INPUT_r_ARREADY),
        .ap_rst_n(SR),
        .ap_start(ap_start),
        .\input_read_reg_880_reg[31] (\input_read_reg_880_reg[31] ),
        .push(push),
        .\q_reg[43] ({rs2f_rreq_data[43],rs2f_rreq_data[31:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_2_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_2_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_9 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_53),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_59),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_58),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_65),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_64),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_63),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_62),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_69),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_68),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_67),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_66),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_52),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_51),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_50),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_57),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_56),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_55),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_54),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_61),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_4),
        .D(fifo_rreq_n_60),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_end_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_end_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_10 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[0] ),
        .Q(\start_addr_buf_reg_n_2_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[0]),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[1]),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[2]),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[3]),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[4]),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[5]),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[6]),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[7]),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[1] ),
        .Q(\start_addr_buf_reg_n_2_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[8]),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[9]),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[10]),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[11]),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[12]),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[13]),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[14]),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[15]),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[16]),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[17]),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[18]),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[19]),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_2_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(data[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(data[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(data[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(data[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(data[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(data[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(data[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(data[7]),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_2_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(data[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(data[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(data[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(data[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(data[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_16),
        .Q(data[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_15),
        .Q(data[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_14),
        .Q(data[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_13),
        .Q(data[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_12),
        .Q(data[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_11),
        .Q(data[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_10),
        .Q(data[19]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice
   (D,
    s_ready_t_reg_0,
    push,
    \q_reg[43] ,
    ap_rst_n,
    ap_clk,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[9] ,
    Q,
    ap_start,
    ap_reg_ioackin_INPUT_r_ARREADY,
    \INPUT_addr_1_reg_941_reg[31] ,
    \input_read_reg_880_reg[31] ,
    rs2f_rreq_ack);
  output [3:0]D;
  output [0:0]s_ready_t_reg_0;
  output push;
  output [32:0]\q_reg[43] ;
  input ap_rst_n;
  input ap_clk;
  input \ap_CS_fsm_reg[4] ;
  input \ap_CS_fsm_reg[9] ;
  input [3:0]Q;
  input ap_start;
  input ap_reg_ioackin_INPUT_r_ARREADY;
  input [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  input [31:0]\input_read_reg_880_reg[31] ;
  input rs2f_rreq_ack;

  wire [3:0]D;
  wire [31:0]\INPUT_addr_1_reg_941_reg[31] ;
  wire INPUT_r_ARREADY;
  wire [3:0]Q;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_reg_ioackin_INPUT_r_ARREADY;
  wire ap_rst_n;
  wire ap_start;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[43]_i_2_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [43:0]data_p2;
  wire \data_p2[0]_i_1_n_2 ;
  wire \data_p2[10]_i_1_n_2 ;
  wire \data_p2[11]_i_1_n_2 ;
  wire \data_p2[12]_i_1_n_2 ;
  wire \data_p2[13]_i_1_n_2 ;
  wire \data_p2[14]_i_1_n_2 ;
  wire \data_p2[15]_i_1_n_2 ;
  wire \data_p2[16]_i_1_n_2 ;
  wire \data_p2[17]_i_1_n_2 ;
  wire \data_p2[18]_i_1_n_2 ;
  wire \data_p2[19]_i_1_n_2 ;
  wire \data_p2[1]_i_1_n_2 ;
  wire \data_p2[20]_i_1_n_2 ;
  wire \data_p2[21]_i_1_n_2 ;
  wire \data_p2[22]_i_1_n_2 ;
  wire \data_p2[23]_i_1_n_2 ;
  wire \data_p2[24]_i_1_n_2 ;
  wire \data_p2[25]_i_1_n_2 ;
  wire \data_p2[26]_i_1_n_2 ;
  wire \data_p2[27]_i_1_n_2 ;
  wire \data_p2[28]_i_1_n_2 ;
  wire \data_p2[29]_i_1_n_2 ;
  wire \data_p2[2]_i_1_n_2 ;
  wire \data_p2[30]_i_1_n_2 ;
  wire \data_p2[31]_i_1__0_n_2 ;
  wire \data_p2[3]_i_1_n_2 ;
  wire \data_p2[43]_i_2_n_2 ;
  wire \data_p2[4]_i_1_n_2 ;
  wire \data_p2[5]_i_1_n_2 ;
  wire \data_p2[6]_i_1_n_2 ;
  wire \data_p2[7]_i_1__0_n_2 ;
  wire \data_p2[8]_i_1_n_2 ;
  wire \data_p2[9]_i_1_n_2 ;
  wire [31:0]\input_read_reg_880_reg[31] ;
  wire load_p1;
  wire load_p2;
  wire push;
  wire [32:0]\q_reg[43] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_2;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[0]_i_2_n_2 ;
  wire \state[1]_i_1__0_n_2 ;

  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_reg_ioackin_INPUT_r_ARREADY),
        .I1(INPUT_r_ARREADY),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(INPUT_r_ARREADY),
        .I1(ap_reg_ioackin_INPUT_r_ARREADY),
        .I2(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFF088800000888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm[1]_i_4_n_2 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_start),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_reg_ioackin_INPUT_r_ARREADY),
        .I1(INPUT_r_ARREADY),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[1]),
        .I1(ap_reg_ioackin_INPUT_r_ARREADY),
        .I2(INPUT_r_ARREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[0]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [0]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [0]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[10]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [10]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [10]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[11]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [11]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [11]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[12]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [12]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [12]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[13]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [13]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [13]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[14]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [14]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [14]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[15]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [15]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [15]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[16]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [16]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [16]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[17]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [17]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [17]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[18]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [18]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [18]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[19]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [19]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [19]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[1]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [1]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [1]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[20]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [20]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [20]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[21]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [21]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [21]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[22]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [22]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [22]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[23]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [23]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [23]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[24]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [24]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [24]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[25]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [25]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [25]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[26]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [26]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [26]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[27]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [27]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [27]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[28]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [28]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [28]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[29]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [29]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [29]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[2]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [2]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [2]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[30]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [30]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [30]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[31]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [31]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [31]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[3]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [3]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [3]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000DDD088888888)) 
    \data_p1[43]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_rreq_ack),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(ap_reg_ioackin_INPUT_r_ARREADY),
        .I5(state),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7545)) 
    \data_p1[43]_i_2 
       (.I0(Q[3]),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[4]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [4]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [4]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[5]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [5]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [5]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[6]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [6]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [6]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[7]_i_1__0 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [7]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [7]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[8]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [8]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [8]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[9]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [9]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [9]),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\q_reg[43] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\q_reg[43] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\q_reg[43] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\q_reg[43] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\q_reg[43] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\q_reg[43] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\q_reg[43] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\q_reg[43] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\q_reg[43] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\q_reg[43] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\q_reg[43] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\q_reg[43] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\q_reg[43] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\q_reg[43] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\q_reg[43] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\q_reg[43] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\q_reg[43] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\q_reg[43] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\q_reg[43] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\q_reg[43] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\q_reg[43] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\q_reg[43] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\q_reg[43] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\q_reg[43] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_2 ),
        .Q(\q_reg[43] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\q_reg[43] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_2_n_2 ),
        .Q(\q_reg[43] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\q_reg[43] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\q_reg[43] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\q_reg[43] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\q_reg[43] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\q_reg[43] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\q_reg[43] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [0]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [0]),
        .O(\data_p2[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [10]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [10]),
        .O(\data_p2[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [11]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [11]),
        .O(\data_p2[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [12]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [12]),
        .O(\data_p2[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [13]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [13]),
        .O(\data_p2[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [14]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [14]),
        .O(\data_p2[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [15]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [15]),
        .O(\data_p2[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [16]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [16]),
        .O(\data_p2[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [17]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [17]),
        .O(\data_p2[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [18]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [18]),
        .O(\data_p2[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [19]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [19]),
        .O(\data_p2[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [1]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [1]),
        .O(\data_p2[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [20]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [20]),
        .O(\data_p2[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [21]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [21]),
        .O(\data_p2[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [22]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [22]),
        .O(\data_p2[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [23]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [23]),
        .O(\data_p2[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [24]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [24]),
        .O(\data_p2[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [25]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [25]),
        .O(\data_p2[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [26]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [26]),
        .O(\data_p2[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [27]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [27]),
        .O(\data_p2[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [28]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [28]),
        .O(\data_p2[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [29]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [29]),
        .O(\data_p2[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [2]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [2]),
        .O(\data_p2[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [30]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [30]),
        .O(\data_p2[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[31]_i_1__0 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [31]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [31]),
        .O(\data_p2[31]_i_1__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [3]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [3]),
        .O(\data_p2[3]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2220)) 
    \data_p2[43]_i_1 
       (.I0(INPUT_r_ARREADY),
        .I1(ap_reg_ioackin_INPUT_r_ARREADY),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_p2[43]_i_2 
       (.I0(Q[3]),
        .O(\data_p2[43]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [4]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [4]),
        .O(\data_p2[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [5]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [5]),
        .O(\data_p2[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [6]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [6]),
        .O(\data_p2[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__0 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [7]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [7]),
        .O(\data_p2[7]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [8]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [8]),
        .O(\data_p2[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\INPUT_addr_1_reg_941_reg[31] [9]),
        .I1(Q[3]),
        .I2(\input_read_reg_880_reg[31] [9]),
        .O(\data_p2[9]_i_1_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_2 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_2 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_2 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_2 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_2 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_2 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_2 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_2 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_2 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_2 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_2 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_2 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_2 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_2 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_2 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_2 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_2 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_2 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_2 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_2 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_2 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_2 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_2 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1_n_2 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[31]_i_1__0_n_2 ),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_2 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[43]_i_2_n_2 ),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_2 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_2 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_2 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__0_n_2 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_2 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_2 ),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_rreq_ack),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hEFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\state[0]_i_2_n_2 ),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(INPUT_r_ARREADY),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(INPUT_r_ARREADY),
        .R(ap_rst_n));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \state[0]_i_1__0 
       (.I0(INPUT_r_ARREADY),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(rs2f_rreq_ack),
        .I4(\state[0]_i_2_n_2 ),
        .O(\state[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h888A)) 
    \state[0]_i_2 
       (.I0(state),
        .I1(ap_reg_ioackin_INPUT_r_ARREADY),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\state[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF100FFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_INPUT_r_ARREADY),
        .I3(state),
        .I4(rs2f_rreq_ack),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(ap_rst_n));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_INPUT_r_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_INPUT_r_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    s_ready_t_reg_0,
    \reg_361_reg[0] ,
    \indvar_reg_299_reg[0] ,
    E,
    \ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ,
    indvar_next_reg_9070,
    WEA,
    WEBWE,
    \indvar1_reg_335_reg[0] ,
    ap_enable_reg_pp2_iter0_reg,
    \indvar1_reg_335_reg[0]_0 ,
    \tmp_9_reg_956_reg[0] ,
    \ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp2_iter0_reg_0,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp2_iter2_reg,
    \bus_wide_gen.len_cnt_reg[0] ,
    \reg_361_reg[7] ,
    ap_rst_n_0,
    ap_clk,
    ap_enable_reg_pp0_iter1_reg_0,
    \exitcond6_reg_903_reg[0] ,
    \indvar_reg_299_reg[11] ,
    Q,
    ap_enable_reg_pp2_iter1_reg_0,
    \exitcond3_reg_947_reg[0] ,
    \indvar_next_reg_907_reg[2] ,
    \indvar_next_reg_907_reg[8] ,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_reg_pp0_iter1_exitcond6_reg_903,
    ap_enable_reg_pp0_iter2_reg_0,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_reg_pp2_iter1_exitcond3_reg_947,
    ap_enable_reg_pp1_iter1_reg,
    \indvar1_reg_335_reg[6] ,
    ap_enable_reg_pp2_iter0,
    \exitcond6_reg_903_reg[0]_0 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output [0:0]s_ready_t_reg_0;
  output \reg_361_reg[0] ;
  output [0:0]\indvar_reg_299_reg[0] ;
  output [0:0]E;
  output [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  output indvar_next_reg_9070;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output [0:0]\indvar1_reg_335_reg[0] ;
  output ap_enable_reg_pp2_iter0_reg;
  output [0:0]\indvar1_reg_335_reg[0]_0 ;
  output [0:0]\tmp_9_reg_956_reg[0] ;
  output [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_enable_reg_pp2_iter0_reg_0;
  output ap_enable_reg_pp2_iter1_reg;
  output ap_enable_reg_pp2_iter2_reg;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [7:0]\reg_361_reg[7] ;
  input ap_rst_n_0;
  input ap_clk;
  input ap_enable_reg_pp0_iter1_reg_0;
  input \exitcond6_reg_903_reg[0] ;
  input \indvar_reg_299_reg[11] ;
  input [3:0]Q;
  input ap_enable_reg_pp2_iter1_reg_0;
  input \exitcond3_reg_947_reg[0] ;
  input \indvar_next_reg_907_reg[2] ;
  input \indvar_next_reg_907_reg[8] ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_reg_pp0_iter1_exitcond6_reg_903;
  input ap_enable_reg_pp0_iter2_reg_0;
  input ap_enable_reg_pp2_iter2_reg_0;
  input ap_reg_pp2_iter1_exitcond3_reg_947;
  input ap_enable_reg_pp1_iter1_reg;
  input \indvar1_reg_335_reg[6] ;
  input ap_enable_reg_pp2_iter0;
  input \exitcond6_reg_903_reg[0]_0 ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_3_n_2;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_i_2_n_2;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_reg_pp0_iter1_exitcond6_reg_903;
  wire [0:0]\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ;
  wire ap_reg_pp2_iter1_exitcond3_reg_947;
  wire [0:0]\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[7]_i_2_n_2 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \exitcond3_reg_947_reg[0] ;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond6_reg_903_reg[0]_0 ;
  wire [0:0]\indvar1_reg_335_reg[0] ;
  wire [0:0]\indvar1_reg_335_reg[0]_0 ;
  wire \indvar1_reg_335_reg[6] ;
  wire indvar_next_reg_9070;
  wire \indvar_next_reg_907_reg[2] ;
  wire \indvar_next_reg_907_reg[8] ;
  wire [0:0]\indvar_reg_299_reg[0] ;
  wire \indvar_reg_299_reg[11] ;
  wire load_p1;
  wire load_p2;
  wire rdata_ack_t;
  wire \reg_361[7]_i_2_n_2 ;
  wire \reg_361_reg[0] ;
  wire [7:0]\reg_361_reg[7] ;
  wire s_ready_t_i_1__0_n_2;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [0:0]\tmp_9_reg_956_reg[0] ;

  LUT6 #(
    .INIT(64'h00000000EEEE0EEE)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\exitcond6_reg_903_reg[0]_0 ),
        .I4(\indvar_reg_299_reg[11] ),
        .I5(ap_enable_reg_pp0_iter0_i_3_n_2),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(\reg_361[7]_i_2_n_2 ),
        .I1(s_ready_t_reg_0),
        .I2(\indvar_next_reg_907_reg[2] ),
        .I3(\indvar_next_reg_907_reg[8] ),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_3_n_2));
  LUT5 #(
    .INIT(32'h0000FF10)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(s_ready_t_reg_0),
        .I1(\exitcond6_reg_903_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_i_2_n_2),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D0F0D0D)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\exitcond6_reg_903_reg[0] ),
        .I2(\indvar_reg_299_reg[11] ),
        .I3(Q[1]),
        .I4(s_ready_t_reg_0),
        .I5(ap_enable_reg_pp0_iter0_i_3_n_2),
        .O(ap_enable_reg_pp0_iter1_i_2_n_2));
  LUT6 #(
    .INIT(64'hCCCCCC0800000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(Q[0]),
        .I3(s_ready_t_reg_0),
        .I4(\exitcond6_reg_903_reg[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(Q[2]),
        .I2(ap_rst_n),
        .I3(\indvar1_reg_335_reg[6] ),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(ap_enable_reg_pp2_iter0_reg_0));
  LUT6 #(
    .INIT(64'h888888C8000000C0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(\exitcond3_reg_947_reg[0] ),
        .I4(s_ready_t_reg_0),
        .I5(\indvar1_reg_335_reg[6] ),
        .O(ap_enable_reg_pp2_iter1_reg));
  LUT6 #(
    .INIT(64'hCC00CC00CC000800)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp2_iter1_reg_0),
        .I4(\exitcond3_reg_947_reg[0] ),
        .I5(s_ready_t_reg_0),
        .O(ap_enable_reg_pp2_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hB088)) 
    \data_p1[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\reg_361_reg[0] ),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\reg_361_reg[7] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_2 ),
        .Q(\reg_361_reg[7] [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \exitcond3_reg_947[0]_i_1 
       (.I0(Q[3]),
        .I1(s_ready_t_reg_0),
        .I2(\exitcond3_reg_947_reg[0] ),
        .I3(ap_enable_reg_pp2_iter1_reg_0),
        .O(\ap_reg_pp2_iter1_exitcond3_reg_947_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \exitcond6_reg_903[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\exitcond6_reg_903_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(Q[1]),
        .O(\ap_reg_pp0_iter1_exitcond6_reg_903_reg[0] ));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \indvar1_reg_335[10]_i_1 
       (.I0(\indvar1_reg_335_reg[6] ),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp2_iter0_reg),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(Q[2]),
        .O(\indvar1_reg_335_reg[0] ));
  LUT6 #(
    .INIT(64'h8880888800000000)) 
    \indvar1_reg_335[10]_i_2 
       (.I0(\indvar1_reg_335_reg[6] ),
        .I1(Q[3]),
        .I2(s_ready_t_reg_0),
        .I3(\exitcond3_reg_947_reg[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_0),
        .I5(ap_enable_reg_pp2_iter0),
        .O(\indvar1_reg_335_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h88808888)) 
    \indvar_next_reg_907[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(\exitcond6_reg_903_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(indvar_next_reg_9070));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \indvar_reg_299[11]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\exitcond6_reg_903_reg[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\indvar_reg_299_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \indvar_reg_299[11]_i_2 
       (.I0(s_ready_t_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\exitcond6_reg_903_reg[0] ),
        .I3(Q[1]),
        .O(E));
  LUT5 #(
    .INIT(32'h44404444)) 
    ram_reg_i_35
       (.I0(ap_reg_pp0_iter1_exitcond6_reg_903),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(s_ready_t_reg_0),
        .I3(\exitcond6_reg_903_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(WEA));
  LUT6 #(
    .INIT(64'h0000EF00FFFFFFFF)) 
    ram_reg_i_36
       (.I0(s_ready_t_reg_0),
        .I1(\exitcond3_reg_947_reg[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .I3(ap_enable_reg_pp2_iter2_reg_0),
        .I4(ap_reg_pp2_iter1_exitcond3_reg_947),
        .I5(ap_enable_reg_pp1_iter1_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_39
       (.I0(s_ready_t_reg_0),
        .I1(\exitcond3_reg_947_reg[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_0),
        .O(ap_enable_reg_pp2_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h0800FF00)) 
    \reg_361[7]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp2_iter1_reg_0),
        .I2(\exitcond3_reg_947_reg[0] ),
        .I3(s_ready_t_reg_0),
        .I4(\reg_361[7]_i_2_n_2 ),
        .O(\reg_361_reg[0] ));
  LUT3 #(
    .INIT(8'hDF)) 
    \reg_361[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(\exitcond6_reg_903_reg[0] ),
        .I2(Q[1]),
        .O(\reg_361[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFF7F3C0C)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(\reg_361_reg[0] ),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hEECC0CCC)) 
    \state[0]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(\reg_361_reg[0] ),
        .I3(state),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\reg_361_reg[0] ),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h88808888)) 
    \tmp_9_reg_956[10]_i_1 
       (.I0(\indvar1_reg_335_reg[6] ),
        .I1(Q[3]),
        .I2(s_ready_t_reg_0),
        .I3(\exitcond3_reg_947_reg[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_0),
        .O(\tmp_9_reg_956_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi
   (small_input_ce0,
    E,
    empty_n_reg,
    small_input_ce1,
    p_42_in,
    \reg_367_reg[0] ,
    \sum1_i_reg_1010_reg[0] ,
    \tmp_12_reg_1078_reg[0] ,
    D,
    \posx_assign_cast_reg_980_reg[0] ,
    \reg_372_reg[0] ,
    \abscond_reg_1057_reg[0] ,
    \posx_assign_cast6_reg_965_reg[0] ,
    SR,
    \posx_assign_reg_346_reg[0] ,
    \res_reg_1045_reg[0] ,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter3_reg,
    m_axi_OUTPUT_r_AWADDR,
    AWLEN,
    m_axi_OUTPUT_r_RREADY,
    m_axi_OUTPUT_r_BREADY,
    m_axi_OUTPUT_r_WDATA,
    m_axi_OUTPUT_r_WVALID,
    m_axi_OUTPUT_r_AWVALID,
    m_axi_OUTPUT_r_WSTRB,
    m_axi_OUTPUT_r_WLAST,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond6_reg_903_reg[0] ,
    \state_reg[0] ,
    \exitcond_reg_961_reg[0] ,
    ap_enable_reg_pp3_iter0,
    Q,
    ap_enable_reg_pp3_iter3_reg_0,
    ap_enable_reg_pp1_iter1,
    ap_enable_reg_pp2_iter2_reg,
    \state_reg[0]_0 ,
    ap_reg_pp3_iter1_exitcond_reg_961,
    ap_enable_reg_pp3_iter0_reg_0,
    ap_reg_ioackin_OUTPUT_r_WREADY,
    ap_enable_reg_pp3_iter2,
    ap_reg_ioackin_OUTPUT_r_AWREADY,
    \posx_assign_reg_346_reg[8] ,
    ap_enable_reg_pp3_iter1_reg,
    \j_reg_995_reg[0] ,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter1_reg_1,
    \OUTPUT_addr_1_reg_1102_reg[31] ,
    icmp_reg_1088,
    \OUTPUT_addr_reg_1092_reg[31] ,
    \tmp_15_reg_1097_reg[7] ,
    ap_rst_n,
    m_axi_OUTPUT_r_RVALID,
    ap_clk,
    ap_rst_n_inv,
    m_axi_OUTPUT_r_WREADY,
    m_axi_OUTPUT_r_AWREADY,
    m_axi_OUTPUT_r_BVALID);
  output small_input_ce0;
  output [0:0]E;
  output empty_n_reg;
  output small_input_ce1;
  output p_42_in;
  output [0:0]\reg_367_reg[0] ;
  output [0:0]\sum1_i_reg_1010_reg[0] ;
  output [0:0]\tmp_12_reg_1078_reg[0] ;
  output [4:0]D;
  output [0:0]\posx_assign_cast_reg_980_reg[0] ;
  output [0:0]\reg_372_reg[0] ;
  output [0:0]\abscond_reg_1057_reg[0] ;
  output [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  output [0:0]SR;
  output [0:0]\posx_assign_reg_346_reg[0] ;
  output [0:0]\res_reg_1045_reg[0] ;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter3_reg;
  output [29:0]m_axi_OUTPUT_r_AWADDR;
  output [3:0]AWLEN;
  output m_axi_OUTPUT_r_RREADY;
  output m_axi_OUTPUT_r_BREADY;
  output [31:0]m_axi_OUTPUT_r_WDATA;
  output m_axi_OUTPUT_r_WVALID;
  output m_axi_OUTPUT_r_AWVALID;
  output [3:0]m_axi_OUTPUT_r_WSTRB;
  output m_axi_OUTPUT_r_WLAST;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond6_reg_903_reg[0] ;
  input [0:0]\state_reg[0] ;
  input \exitcond_reg_961_reg[0] ;
  input ap_enable_reg_pp3_iter0;
  input [5:0]Q;
  input ap_enable_reg_pp3_iter3_reg_0;
  input ap_enable_reg_pp1_iter1;
  input ap_enable_reg_pp2_iter2_reg;
  input \state_reg[0]_0 ;
  input ap_reg_pp3_iter1_exitcond_reg_961;
  input ap_enable_reg_pp3_iter0_reg_0;
  input ap_reg_ioackin_OUTPUT_r_WREADY;
  input ap_enable_reg_pp3_iter2;
  input ap_reg_ioackin_OUTPUT_r_AWREADY;
  input \posx_assign_reg_346_reg[8] ;
  input ap_enable_reg_pp3_iter1_reg;
  input \j_reg_995_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter1_reg_1;
  input [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  input icmp_reg_1088;
  input [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  input [7:0]\tmp_15_reg_1097_reg[7] ;
  input ap_rst_n;
  input m_axi_OUTPUT_r_RVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input m_axi_OUTPUT_r_WREADY;
  input m_axi_OUTPUT_r_AWREADY;
  input m_axi_OUTPUT_r_BVALID;

  wire [3:0]AWLEN;
  wire AWREADY_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  wire [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]\abscond_reg_1057_reg[0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter1_reg_1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_reg;
  wire ap_enable_reg_pp3_iter3_reg_0;
  wire ap_reg_ioackin_OUTPUT_r_AWREADY;
  wire ap_reg_ioackin_OUTPUT_r_WREADY;
  wire ap_reg_pp3_iter1_exitcond_reg_961;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_64;
  wire empty_n_reg;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond_reg_961_reg[0] ;
  wire icmp_reg_1088;
  wire \j_reg_995_reg[0] ;
  wire [29:0]m_axi_OUTPUT_r_AWADDR;
  wire m_axi_OUTPUT_r_AWREADY;
  wire m_axi_OUTPUT_r_AWVALID;
  wire m_axi_OUTPUT_r_BREADY;
  wire m_axi_OUTPUT_r_BVALID;
  wire m_axi_OUTPUT_r_RREADY;
  wire m_axi_OUTPUT_r_RVALID;
  wire [31:0]m_axi_OUTPUT_r_WDATA;
  wire m_axi_OUTPUT_r_WLAST;
  wire m_axi_OUTPUT_r_WREADY;
  wire [3:0]m_axi_OUTPUT_r_WSTRB;
  wire m_axi_OUTPUT_r_WVALID;
  wire [0:0]p_0_in__1;
  wire p_42_in;
  wire [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  wire [0:0]\posx_assign_cast_reg_980_reg[0] ;
  wire [0:0]\posx_assign_reg_346_reg[0] ;
  wire \posx_assign_reg_346_reg[8] ;
  wire [0:0]\reg_367_reg[0] ;
  wire [0:0]\reg_372_reg[0] ;
  wire req_en__6;
  wire [0:0]\res_reg_1045_reg[0] ;
  wire small_input_ce0;
  wire small_input_ce1;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire [0:0]\sum1_i_reg_1010_reg[0] ;
  wire throttl_cnt10_out__4;
  wire [0:0]throttl_cnt_reg;
  wire [0:0]\tmp_12_reg_1078_reg[0] ;
  wire [7:0]\tmp_15_reg_1097_reg[7] ;
  wire wreq_throttl_n_2;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_OUTPUT_r_RREADY(m_axi_OUTPUT_r_RREADY),
        .m_axi_OUTPUT_r_RVALID(m_axi_OUTPUT_r_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .E(E),
        .\OUTPUT_addr_1_reg_1102_reg[31] (\OUTPUT_addr_1_reg_1102_reg[31] ),
        .\OUTPUT_addr_reg_1092_reg[31] (\OUTPUT_addr_reg_1092_reg[31] ),
        .Q(Q),
        .SR(SR),
        .\abscond_reg_1057_reg[0] (\abscond_reg_1057_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter0_reg_0(ap_enable_reg_pp3_iter0_reg_0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter1_reg_1(ap_enable_reg_pp3_iter1_reg_1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter3_reg(ap_enable_reg_pp3_iter3_reg),
        .ap_enable_reg_pp3_iter3_reg_0(ap_enable_reg_pp3_iter3_reg_0),
        .ap_reg_ioackin_OUTPUT_r_AWREADY(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .ap_reg_ioackin_OUTPUT_r_WREADY(ap_reg_ioackin_OUTPUT_r_WREADY),
        .ap_reg_pp3_iter1_exitcond_reg_961(ap_reg_pp3_iter1_exitcond_reg_961),
        .\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] (p_42_in),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg[0] ),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg[0] ),
        .icmp_reg_1088(icmp_reg_1088),
        .\j_reg_995_reg[0] (\j_reg_995_reg[0] ),
        .m_axi_OUTPUT_r_AWADDR(m_axi_OUTPUT_r_AWADDR),
        .\m_axi_OUTPUT_r_AWLEN[3] (AWLEN),
        .m_axi_OUTPUT_r_AWREADY(m_axi_OUTPUT_r_AWREADY),
        .m_axi_OUTPUT_r_AWVALID(m_axi_OUTPUT_r_AWVALID),
        .m_axi_OUTPUT_r_BREADY(m_axi_OUTPUT_r_BREADY),
        .m_axi_OUTPUT_r_BVALID(m_axi_OUTPUT_r_BVALID),
        .m_axi_OUTPUT_r_WDATA(m_axi_OUTPUT_r_WDATA),
        .m_axi_OUTPUT_r_WLAST(m_axi_OUTPUT_r_WLAST),
        .m_axi_OUTPUT_r_WREADY(m_axi_OUTPUT_r_WREADY),
        .m_axi_OUTPUT_r_WSTRB(m_axi_OUTPUT_r_WSTRB),
        .m_axi_OUTPUT_r_WVALID(m_axi_OUTPUT_r_WVALID),
        .\posx_assign_cast6_reg_965_reg[0] (\posx_assign_cast6_reg_965_reg[0] ),
        .\posx_assign_cast_reg_980_reg[0] (\posx_assign_cast_reg_980_reg[0] ),
        .\posx_assign_reg_346_reg[0] (\posx_assign_reg_346_reg[0] ),
        .\posx_assign_reg_346_reg[8] (\posx_assign_reg_346_reg[8] ),
        .\reg_367_reg[0] (\reg_367_reg[0] ),
        .\reg_372_reg[0] (\reg_372_reg[0] ),
        .req_en__6(req_en__6),
        .\res_reg_1045_reg[0] (\res_reg_1045_reg[0] ),
        .small_input_ce0(small_input_ce0),
        .small_input_ce1(small_input_ce1),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\sum1_i_reg_1010_reg[0] (\sum1_i_reg_1010_reg[0] ),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0] (p_0_in__1),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[3] (wreq_throttl_n_5),
        .\throttl_cnt_reg[4] (wreq_throttl_n_2),
        .\throttl_cnt_reg[7] (bus_write_n_64),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_7),
        .\tmp_12_reg_1078_reg[0] (\tmp_12_reg_1078_reg[0] ),
        .\tmp_15_reg_1097_reg[7] (\tmp_15_reg_1097_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWREADY_Dummy(AWREADY_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_64),
        .Q(throttl_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.loop_cnt_reg[0] (wreq_throttl_n_5),
        .\could_multi_bursts.loop_cnt_reg[0]_0 (wreq_throttl_n_7),
        .m_axi_OUTPUT_r_AWREADY(m_axi_OUTPUT_r_AWREADY),
        .req_en__6(req_en__6),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer
   (data_valid,
    D,
    \posx_assign_cast_reg_980_reg[0] ,
    \reg_372_reg[0] ,
    \reg_372_reg[0]_0 ,
    \abscond_reg_1057_reg[0] ,
    S,
    \usedw_reg[7]_0 ,
    \usedw_reg[7]_1 ,
    DI,
    \bus_wide_gen.data_gen[1].strb_buf_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_enable_reg_pp3_iter2_reg,
    ap_enable_reg_pp3_iter0_reg,
    ap_reg_ioackin_OUTPUT_r_WREADY,
    ap_enable_reg_pp3_iter2,
    \exitcond_reg_961_reg[0] ,
    ap_enable_reg_pp3_iter0,
    ap_reg_pp3_iter1_exitcond_reg_961,
    \tmp_15_reg_1097_reg[7] ,
    icmp_reg_1088,
    burst_valid,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_OUTPUT_r_WREADY,
    ap_rst_n,
    \usedw_reg[5]_0 );
  output data_valid;
  output [0:0]D;
  output [0:0]\posx_assign_cast_reg_980_reg[0] ;
  output [0:0]\reg_372_reg[0] ;
  output \reg_372_reg[0]_0 ;
  output [0:0]\abscond_reg_1057_reg[0] ;
  output [3:0]S;
  output [5:0]\usedw_reg[7]_0 ;
  output [2:0]\usedw_reg[7]_1 ;
  output [0:0]DI;
  output [8:0]\bus_wide_gen.data_gen[1].strb_buf_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [2:0]Q;
  input ap_enable_reg_pp3_iter2_reg;
  input ap_enable_reg_pp3_iter0_reg;
  input ap_reg_ioackin_OUTPUT_r_WREADY;
  input ap_enable_reg_pp3_iter2;
  input \exitcond_reg_961_reg[0] ;
  input ap_enable_reg_pp3_iter0;
  input ap_reg_pp3_iter1_exitcond_reg_961;
  input [7:0]\tmp_15_reg_1097_reg[7] ;
  input icmp_reg_1088;
  input burst_valid;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_OUTPUT_r_WREADY;
  input ap_rst_n;
  input [6:0]\usedw_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire OUTPUT_r_WREADY;
  wire OUTPUT_r_WVALID;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]\abscond_reg_1057_reg[0] ;
  wire \ap_CS_fsm[23]_i_2_n_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_reg_ioackin_OUTPUT_r_WREADY;
  wire ap_reg_pp3_iter1_exitcond_reg_961;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [8:0]\bus_wide_gen.data_gen[1].strb_buf_reg[0] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_2_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__1_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire \exitcond_reg_961_reg[0] ;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_i_3__4_n_2;
  wire icmp_reg_1088;
  wire m_axi_OUTPUT_r_WREADY;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_11__0_n_2;
  wire mem_reg_i_12_n_2;
  wire mem_reg_i_13_n_2;
  wire mem_reg_i_14_n_2;
  wire mem_reg_i_15_n_2;
  wire mem_reg_i_16_n_2;
  wire mem_reg_i_18_n_2;
  wire mem_reg_i_19_n_2;
  wire mem_reg_i_20_n_2;
  wire mem_reg_i_21_n_2;
  wire mem_reg_i_22_n_2;
  wire mem_reg_i_9__0_n_2;
  wire pop;
  wire [0:0]\posx_assign_cast_reg_980_reg[0] ;
  wire push;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire [0:0]\reg_372_reg[0] ;
  wire \reg_372_reg[0]_0 ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_2;
  wire [7:0]\tmp_15_reg_1097_reg[7] ;
  wire \usedw[0]_i_1__0_n_2 ;
  wire \usedw[7]_i_1_n_2 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [2:0]\usedw_reg[7]_1 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \abscond4_reg_1068[0]_i_1 
       (.I0(Q[1]),
        .I1(OUTPUT_r_WREADY),
        .I2(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(ap_reg_pp3_iter1_exitcond_reg_961),
        .O(\abscond_reg_1057_reg[0] ));
  LUT5 #(
    .INIT(32'hFF040404)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(\ap_CS_fsm[23]_i_2_n_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp3_iter2_reg),
        .I4(ap_enable_reg_pp3_iter0_reg),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(OUTPUT_r_WREADY),
        .I1(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I2(ap_enable_reg_pp3_iter2),
        .O(\ap_CS_fsm[23]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I2(OUTPUT_r_WREADY),
        .I3(Q[1]),
        .O(\reg_372_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hA2FF0000)) 
    \dout_buf[8]_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_OUTPUT_r_WREADY),
        .I3(data_valid),
        .I4(empty_n_reg_n_2),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_2 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_2_n_2 ),
        .Q(\bus_wide_gen.data_gen[1].strb_buf_reg[0] [8]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(m_axi_OUTPUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_2),
        .I1(\usedw_reg[7]_0 [4]),
        .I2(empty_n_i_3__0_n_2),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(empty_n_i_2__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [5]),
        .I3(\usedw_reg[7]_0 [0]),
        .I4(\usedw_reg[7]_0 [1]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAFFFCFFFFFFAAFF)) 
    full_n_i_1__0
       (.I0(OUTPUT_r_WREADY),
        .I1(full_n_i_2__6_n_2),
        .I2(full_n_i_3__4_n_2),
        .I3(ap_rst_n),
        .I4(pop),
        .I5(push),
        .O(full_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__6
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [2]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(\usedw_reg[7]_0 [0]),
        .O(full_n_i_2__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [5]),
        .I3(\usedw_reg[7]_0 [4]),
        .O(full_n_i_3__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(OUTPUT_r_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mem_reg_i_9__0_n_2,mem_reg_i_10__0_n_2,mem_reg_i_11__0_n_2,mem_reg_i_12_n_2,mem_reg_i_13_n_2,mem_reg_i_14_n_2,mem_reg_i_15_n_2,mem_reg_i_16_n_2}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],q_buf}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(OUTPUT_r_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({OUTPUT_r_WVALID,OUTPUT_r_WVALID}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_10__0
       (.I0(\tmp_15_reg_1097_reg[7] [6]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_10__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_11__0
       (.I0(\tmp_15_reg_1097_reg[7] [5]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_11__0_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_12
       (.I0(\tmp_15_reg_1097_reg[7] [4]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_12_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_13
       (.I0(\tmp_15_reg_1097_reg[7] [3]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_13_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_14
       (.I0(\tmp_15_reg_1097_reg[7] [2]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_14_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_15
       (.I0(\tmp_15_reg_1097_reg[7] [1]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_15_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_16
       (.I0(\tmp_15_reg_1097_reg[7] [0]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_16_n_2));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_17
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_reg_ioackin_OUTPUT_r_WREADY),
        .O(OUTPUT_r_WVALID));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_18
       (.I0(mem_reg_i_22_n_2),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_18_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_19
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_19_n_2));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(mem_reg_i_19_n_2),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_20
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_20_n_2));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_21
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_21_n_2));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_22
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_22_n_2));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[6]),
        .I3(mem_reg_i_19_n_2),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[5]),
        .I3(mem_reg_i_20_n_2),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_21_n_2),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__0
       (.I0(pop),
        .I1(mem_reg_i_18_n_2),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__0
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_18_n_2),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_18_n_2),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_9__0
       (.I0(\tmp_15_reg_1097_reg[7] [7]),
        .I1(icmp_reg_1088),
        .O(mem_reg_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(\usedw_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'h00000080)) 
    p_0_out_carry_i_1__0
       (.I0(OUTPUT_r_WREADY),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I4(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    p_0_out_carry_i_5__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(pop),
        .I2(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(Q[1]),
        .I5(OUTPUT_r_WREADY),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \posx_assign_cast_reg_980[9]_i_1 
       (.I0(Q[1]),
        .I1(OUTPUT_r_WREADY),
        .I2(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(\exitcond_reg_961_reg[0] ),
        .O(\posx_assign_cast_reg_980_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_16_n_2),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_15_n_2),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_14_n_2),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_13_n_2),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_12_n_2),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_11__0_n_2),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_10__0_n_2),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_9__0_n_2),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E0)) 
    \reg_372[7]_i_1 
       (.I0(Q[2]),
        .I1(\reg_372_reg[0]_0 ),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\exitcond_reg_961_reg[0] ),
        .O(\reg_372_reg[0] ));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [2]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(show_ahead_i_2_n_2),
        .I4(\usedw_reg[7]_0 [0]),
        .I5(pop),
        .O(show_ahead0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    show_ahead_i_2
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .I2(push),
        .I3(usedw_reg__0[6]),
        .I4(usedw_reg__0[7]),
        .O(show_ahead_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \usedw[7]_i_1 
       (.I0(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(Q[1]),
        .I3(OUTPUT_r_WREADY),
        .I4(pop),
        .O(\usedw[7]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw[0]_i_1__0_n_2 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_2 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \waddr[7]_i_1__0 
       (.I0(ap_reg_ioackin_OUTPUT_r_WREADY),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(Q[1]),
        .I3(OUTPUT_r_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_OUTPUT_r_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0
   (beat_valid,
    m_axi_OUTPUT_r_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    DI,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_OUTPUT_r_RVALID,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    rdata_ack_t,
    ap_rst_n,
    D);
  output beat_valid;
  output m_axi_OUTPUT_r_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_OUTPUT_r_RVALID;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input rdata_ack_t;
  input ap_rst_n;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire dout_valid_i_1__1_n_2;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_i_3__1_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_i_3__5_n_2;
  wire m_axi_OUTPUT_r_RREADY;
  wire m_axi_OUTPUT_r_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__1_n_2 ;
  wire \usedw[7]_i_1__0_n_2 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h00C800C8CC0000C8)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(beat_valid),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .I5(rdata_ack_t),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hAEAAEEEEEEEEEEEE)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__2_n_2),
        .I1(empty_n_i_3__1_n_2),
        .I2(pop),
        .I3(m_axi_OUTPUT_r_RVALID),
        .I4(m_axi_OUTPUT_r_RREADY),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF0FFF0F)) 
    full_n_i_1__1
       (.I0(full_n_i_2__7_n_2),
        .I1(full_n_i_3__5_n_2),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(m_axi_OUTPUT_r_RVALID),
        .I5(m_axi_OUTPUT_r_RREADY),
        .O(full_n_i_1__1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__7
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_2__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__5
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(full_n_i_3__5_n_2));
  LUT6 #(
    .INIT(64'h8808FFFF00000000)) 
    full_n_i_4__3
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(rdata_ack_t),
        .I4(beat_valid),
        .I5(empty_n_reg_n_2),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(m_axi_OUTPUT_r_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__1
       (.I0(m_axi_OUTPUT_r_RREADY),
        .I1(m_axi_OUTPUT_r_RVALID),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h08F7)) 
    p_0_out_carry_i_5__1
       (.I0(m_axi_OUTPUT_r_RREADY),
        .I1(m_axi_OUTPUT_r_RVALID),
        .I2(pop),
        .I3(Q[1]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__1_n_2 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(m_axi_OUTPUT_r_RVALID),
        .I2(m_axi_OUTPUT_r_RREADY),
        .O(\usedw[7]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(\usedw[0]_i_1__1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_2 ),
        .D(D[6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo
   (burst_valid,
    SR,
    p_78_in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    p_74_in,
    \sect_addr_buf_reg[1] ,
    \align_len_reg[31] ,
    in,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    next_loop,
    \could_multi_bursts.sect_handling_reg ,
    \bus_wide_gen.data_gen[4].data_buf_reg[24] ,
    \bus_wide_gen.data_gen[3].data_buf_reg[16] ,
    \bus_wide_gen.data_gen[2].data_buf_reg[8] ,
    first_pad,
    p_0_in50_in,
    \bus_wide_gen.data_gen[1].data_buf_reg[0] ,
    D,
    E,
    \bus_wide_gen.data_gen[3].data_buf_reg[16]_0 ,
    \bus_wide_gen.data_gen[1].data_buf_reg[7] ,
    \bus_wide_gen.data_gen[4].data_buf_reg[24]_0 ,
    \bus_wide_gen.first_pad_reg ,
    \start_addr_reg[31] ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    pop0,
    wreq_handling_reg,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.data_gen[1].strb_buf_reg[0] ,
    \bus_wide_gen.data_gen[2].strb_buf_reg[1] ,
    \bus_wide_gen.data_gen[3].strb_buf_reg[2] ,
    \bus_wide_gen.data_gen[4].strb_buf_reg[3] ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[0] ,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    CO,
    \sect_cnt_reg[18] ,
    wreq_handling_reg_0,
    \align_len_reg[31]_0 ,
    fifo_wreq_valid,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[2]_0 ,
    \sect_len_buf_reg[1]_0 ,
    \sect_len_buf_reg[0]_0 ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    m_axi_OUTPUT_r_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    data_valid,
    Q,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    ready_for_data__1,
    invalid_len_event_reg2_reg,
    fifo_resp_ready,
    AWVALID_Dummy,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[3] ,
    m_axi_OUTPUT_r_AWREADY,
    \sect_len_buf_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \sect_len_buf_reg[4]_0 ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[8]_0 ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[9]_0 ,
    \sect_addr_buf_reg[1]_0 ,
    O,
    fifo_wreq_valid_buf_reg,
    AWREADY_Dummy,
    m_axi_OUTPUT_r_WSTRB,
    \dout_buf_reg[8] ,
    m_axi_OUTPUT_r_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    \end_addr_buf_reg[11] );
  output burst_valid;
  output [0:0]SR;
  output p_78_in;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output p_74_in;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \align_len_reg[31] ;
  output [3:0]in;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output next_loop;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[24] ;
  output [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[8] ;
  output first_pad;
  output p_0_in50_in;
  output [0:0]\bus_wide_gen.data_gen[1].data_buf_reg[0] ;
  output [1:0]D;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[16]_0 ;
  output [0:0]\bus_wide_gen.data_gen[1].data_buf_reg[7] ;
  output [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[24]_0 ;
  output [0:0]\bus_wide_gen.first_pad_reg ;
  output [0:0]\start_addr_reg[31] ;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output pop0;
  output wreq_handling_reg;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.data_gen[1].strb_buf_reg[0] ;
  output \bus_wide_gen.data_gen[2].strb_buf_reg[1] ;
  output \bus_wide_gen.data_gen[3].strb_buf_reg[2] ;
  output \bus_wide_gen.data_gen[4].strb_buf_reg[3] ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \sect_len_buf_reg[9] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[0] ;
  output \sect_end_buf_reg[1] ;
  output \sect_end_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]\sect_cnt_reg[18] ;
  input wreq_handling_reg_0;
  input \align_len_reg[31]_0 ;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[2]_0 ;
  input \sect_len_buf_reg[1]_0 ;
  input \sect_len_buf_reg[0]_0 ;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input m_axi_OUTPUT_r_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input data_valid;
  input [7:0]Q;
  input \bus_wide_gen.first_pad_reg_0 ;
  input [2:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  input ready_for_data__1;
  input [0:0]invalid_len_event_reg2_reg;
  input fifo_resp_ready;
  input AWVALID_Dummy;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[3] ;
  input m_axi_OUTPUT_r_AWREADY;
  input \sect_len_buf_reg[5]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \sect_len_buf_reg[4]_0 ;
  input \sect_len_buf_reg[6]_0 ;
  input \sect_len_buf_reg[8]_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input \sect_len_buf_reg[9]_0 ;
  input [1:0]\sect_addr_buf_reg[1]_0 ;
  input [0:0]O;
  input fifo_wreq_valid_buf_reg;
  input AWREADY_Dummy;
  input [3:0]m_axi_OUTPUT_r_WSTRB;
  input [0:0]\dout_buf_reg[8] ;
  input m_axi_OUTPUT_r_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [9:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [11:0]\end_addr_buf_reg[11] ;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire \align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire [11:8]burst_pack;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_wide_gen.data_gen[1].data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_gen[1].data_buf_reg[7] ;
  wire \bus_wide_gen.data_gen[1].strb_buf_reg[0] ;
  wire \bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2 ;
  wire [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[8] ;
  wire \bus_wide_gen.data_gen[2].strb_buf_reg[1] ;
  wire \bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2 ;
  wire [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[16] ;
  wire [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[16]_0 ;
  wire \bus_wide_gen.data_gen[3].strb_buf_reg[2] ;
  wire \bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2 ;
  wire \bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2 ;
  wire \bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2 ;
  wire [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[24] ;
  wire [0:0]\bus_wide_gen.data_gen[4].data_buf_reg[24]_0 ;
  wire \bus_wide_gen.data_gen[4].strb_buf_reg[3] ;
  wire \bus_wide_gen.first_pad_i_3_n_2 ;
  wire [0:0]\bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.pad_oh_reg[2]_i_2_n_2 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_3_n_2 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ;
  wire \bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ;
  wire [2:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]\dout_buf_reg[8] ;
  wire empty_n_i_2__0_n_2;
  wire [11:0]\end_addr_buf_reg[11] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire first_pad;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__2_n_2;
  wire [0:0]head_pads;
  wire [3:0]in;
  wire [0:0]invalid_len_event_reg2_reg;
  wire last_pad__0;
  wire m_axi_OUTPUT_r_AWREADY;
  wire m_axi_OUTPUT_r_WLAST;
  wire m_axi_OUTPUT_r_WREADY;
  wire [3:0]m_axi_OUTPUT_r_WSTRB;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_i_2_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_loop;
  wire p_0_in34_in;
  wire p_0_in50_in;
  wire p_74_in;
  wire p_78_in;
  wire p_79_in;
  wire p_81_in;
  wire pop0;
  wire pop0_0;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire \q_reg_n_2_[0] ;
  wire \q_reg_n_2_[1] ;
  wire \q_reg_n_2_[2] ;
  wire \q_reg_n_2_[3] ;
  wire ready_for_data__1;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [1:0]\sect_addr_buf_reg[1]_0 ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[0]_0 ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[2]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [0:0]\start_addr_reg[31] ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[7] ;
  wire [11:8]tmp_burst_info;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h70000000FF000000)) 
    \align_len[31]_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_74_in),
        .I2(wreq_handling_reg_0),
        .I3(\align_len_reg[31]_0 ),
        .I4(ap_rst_n),
        .I5(fifo_wreq_valid),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h88F88888)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(p_79_in),
        .I1(p_78_in),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_OUTPUT_r_WREADY),
        .I4(m_axi_OUTPUT_r_WLAST),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(p_78_in),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_OUTPUT_r_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    \bus_wide_gen.data_gen[1].data_buf[7]_i_1 
       (.I0(head_pads),
        .I1(burst_pack[11]),
        .I2(m_axi_OUTPUT_r_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(p_81_in),
        .O(\bus_wide_gen.data_gen[1].data_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h200020002000A000)) 
    \bus_wide_gen.data_gen[1].data_buf[7]_i_2 
       (.I0(ready_for_data__1),
        .I1(p_81_in),
        .I2(data_valid),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(burst_pack[11]),
        .I5(head_pads),
        .O(\bus_wide_gen.data_gen[1].data_buf_reg[7] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.data_gen[1].strb_buf[0]_i_1 
       (.I0(m_axi_OUTPUT_r_WSTRB[0]),
        .I1(\bus_wide_gen.data_gen[1].data_buf_reg[7] ),
        .I2(\dout_buf_reg[8] ),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_gen[1].data_buf_reg[0] ),
        .O(\bus_wide_gen.data_gen[1].strb_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020002)) 
    \bus_wide_gen.data_gen[2].data_buf[15]_i_1 
       (.I0(p_79_in),
        .I1(burst_pack[8]),
        .I2(burst_pack[9]),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_OUTPUT_r_WREADY),
        .I5(\bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2 ),
        .O(\bus_wide_gen.data_gen[2].data_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_gen[2].data_buf[15]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_OUTPUT_r_WREADY),
        .I2(p_0_in50_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \bus_wide_gen.data_gen[2].data_buf[15]_i_3 
       (.I0(m_axi_OUTPUT_r_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(burst_pack[11]),
        .I3(p_81_in),
        .O(\bus_wide_gen.data_gen[2].data_buf[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.data_gen[2].strb_buf[1]_i_1 
       (.I0(m_axi_OUTPUT_r_WSTRB[1]),
        .I1(E),
        .I2(\dout_buf_reg[8] ),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_gen[2].data_buf_reg[8] ),
        .O(\bus_wide_gen.data_gen[2].strb_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    \bus_wide_gen.data_gen[3].data_buf[23]_i_1 
       (.I0(p_81_in),
        .I1(head_pads),
        .I2(burst_pack[11]),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(m_axi_OUTPUT_r_WREADY),
        .I5(\bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2 ),
        .O(\bus_wide_gen.data_gen[3].data_buf_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \bus_wide_gen.data_gen[3].data_buf[23]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_OUTPUT_r_WREADY),
        .I2(D[1]),
        .O(\bus_wide_gen.data_gen[3].data_buf_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \bus_wide_gen.data_gen[3].data_buf[23]_i_3 
       (.I0(m_axi_OUTPUT_r_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(burst_pack[9]),
        .I3(p_79_in),
        .O(\bus_wide_gen.data_gen[3].data_buf[23]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.data_gen[3].strb_buf[2]_i_1 
       (.I0(m_axi_OUTPUT_r_WSTRB[2]),
        .I1(\bus_wide_gen.data_gen[3].data_buf_reg[16]_0 ),
        .I2(\dout_buf_reg[8] ),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_gen[3].data_buf_reg[16] ),
        .O(\bus_wide_gen.data_gen[3].strb_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h70770000)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_1 
       (.I0(burst_pack[8]),
        .I1(burst_pack[9]),
        .I2(m_axi_OUTPUT_r_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I4(p_79_in),
        .O(\bus_wide_gen.data_gen[4].data_buf_reg[24] ));
  LUT6 #(
    .INIT(64'hA088000000880000)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_2 
       (.I0(ready_for_data__1),
        .I1(\bus_wide_gen.pad_oh_reg_reg[3] [2]),
        .I2(p_81_in),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(data_valid),
        .I5(\bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2 ),
        .O(\bus_wide_gen.data_gen[4].data_buf_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_3 
       (.I0(Q[6]),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2 ),
        .I4(\bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2 ),
        .O(p_79_in));
  LUT4 #(
    .INIT(16'h0002)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_5 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_81_in));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_6 
       (.I0(head_pads),
        .I1(burst_pack[11]),
        .O(\bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_7 
       (.I0(Q[2]),
        .I1(\q_reg_n_2_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_2_[1] ),
        .O(\bus_wide_gen.data_gen[4].data_buf[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_8 
       (.I0(\q_reg_n_2_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_2_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_wide_gen.data_gen[4].data_buf[31]_i_8_n_2 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.data_gen[4].strb_buf[3]_i_1 
       (.I0(m_axi_OUTPUT_r_WSTRB[3]),
        .I1(\bus_wide_gen.data_gen[4].data_buf_reg[24]_0 ),
        .I2(\dout_buf_reg[8] ),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_gen[4].data_buf_reg[24] ),
        .O(\bus_wide_gen.data_gen[4].strb_buf_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h88080000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_OUTPUT_r_WREADY),
        .I4(last_pad__0),
        .O(first_pad));
  LUT6 #(
    .INIT(64'hFFC8FFFFFF400000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(burst_pack[9]),
        .I1(burst_pack[8]),
        .I2(p_0_in50_in),
        .I3(\bus_wide_gen.first_pad_i_3_n_2 ),
        .I4(p_79_in),
        .I5(p_0_in34_in),
        .O(last_pad__0));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \bus_wide_gen.first_pad_i_3 
       (.I0(D[1]),
        .I1(D[0]),
        .I2(burst_pack[8]),
        .I3(burst_pack[9]),
        .O(\bus_wide_gen.first_pad_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(p_79_in),
        .I1(p_78_in),
        .I2(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h8A8A8A0000008A00)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(burst_valid),
        .I1(m_axi_OUTPUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(p_0_in34_in),
        .I4(p_79_in),
        .I5(empty_n_i_2__0_n_2),
        .O(p_78_in));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(\bus_wide_gen.data_gen[4].data_buf[31]_i_6_n_2 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] [2]),
        .O(p_0_in34_in));
  LUT6 #(
    .INIT(64'h1000F000F000F000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(head_pads),
        .I1(burst_pack[11]),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ),
        .I5(\bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg[2]_i_2_n_2 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] [0]),
        .O(p_0_in50_in));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.pad_oh_reg[2]_i_2 
       (.I0(head_pads),
        .I1(burst_pack[11]),
        .O(\bus_wide_gen.pad_oh_reg[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_OUTPUT_r_WREADY),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg[3]_i_3_n_2 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ),
        .I4(\bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.pad_oh_reg[3]_i_3 
       (.I0(burst_pack[11]),
        .I1(head_pads),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_wide_gen.pad_oh_reg[3]_i_5 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\bus_wide_gen.pad_oh_reg[3]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .I2(next_loop),
        .I3(ap_rst_n),
        .I4(invalid_len_event_reg2_reg),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_3_n_2 ),
        .I1(fifo_resp_ready),
        .I2(AWVALID_Dummy),
        .I3(\throttl_cnt_reg[7] ),
        .I4(\throttl_cnt_reg[3] ),
        .I5(m_axi_OUTPUT_r_AWREADY),
        .O(next_loop));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[0]_0 ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[1]_0 ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[2]_0 ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[3]_0 ),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[8]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I2(\sect_len_buf_reg[7]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(\sect_len_buf_reg[9]_0 ),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I2(\sect_len_buf_reg[4]_0 ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[6]_0 ),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_cnt_reg[18] ),
        .I1(p_74_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_74_in),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(next_loop),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__2
       (.I0(data_vld_reg_n_2),
        .I1(pop0_0),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(push),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8A00FFFF)) 
    empty_n_i_1__2
       (.I0(p_79_in),
        .I1(m_axi_OUTPUT_r_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(empty_n_i_2__0_n_2),
        .I4(burst_valid),
        .O(pop0_0));
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__3
       (.I0(wreq_handling_reg_0),
        .I1(p_74_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    empty_n_i_2__0
       (.I0(p_0_in50_in),
        .I1(p_0_in34_in),
        .I2(burst_pack[9]),
        .I3(burst_pack[8]),
        .I4(D[0]),
        .I5(D[1]),
        .O(empty_n_i_2__0_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0_0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF4F4F4F)) 
    full_n_i_1__0
       (.I0(full_n_i_2__2_n_2),
        .I1(fifo_burst_ready),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_2),
        .I4(pop0_0),
        .O(full_n_i_1__0_n_2));
  LUT5 #(
    .INIT(32'h20000000)) 
    full_n_i_2__2
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(push),
        .O(full_n_i_2__2_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(invalid_len_event_reg2_reg),
        .I1(fifo_burst_ready),
        .I2(next_loop),
        .O(push));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(tmp_burst_info[10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\sect_addr_buf_reg[1]_0 [0]),
        .I4(\mem_reg[4][10]_srl5_i_2_n_2 ),
        .O(tmp_burst_info[10]));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][10]_srl5_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .O(\mem_reg[4][10]_srl5_i_2_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(tmp_burst_info[11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\could_multi_bursts.awaddr_buf_reg[31] ),
        .I1(O),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I5(\sect_addr_buf_reg[1]_0 [1]),
        .O(tmp_burst_info[11]));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(tmp_burst_info[8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[0]_0 ),
        .O(tmp_burst_info[8]));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(tmp_burst_info[9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(tmp_burst_info[9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0_0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0_0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0_0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\q_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(head_pads),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(burst_pack[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\q_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\q_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\q_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(burst_pack[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0_0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(burst_pack[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_74_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1__0 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_74_in),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\end_addr_buf_reg[11] [1]),
        .I1(\sect_cnt_reg[18] ),
        .I2(p_74_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[0]_i_1 
       (.I0(\beat_len_buf_reg[9] [0]),
        .I1(\start_addr_buf_reg[11] [0]),
        .I2(\end_addr_buf_reg[11] [2]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[1]_i_1 
       (.I0(\beat_len_buf_reg[9] [1]),
        .I1(\start_addr_buf_reg[11] [1]),
        .I2(\end_addr_buf_reg[11] [3]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[2]_i_1 
       (.I0(\beat_len_buf_reg[9] [2]),
        .I1(\start_addr_buf_reg[11] [2]),
        .I2(\end_addr_buf_reg[11] [4]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[3]_i_1 
       (.I0(\beat_len_buf_reg[9] [3]),
        .I1(\start_addr_buf_reg[11] [3]),
        .I2(\end_addr_buf_reg[11] [5]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[4]_i_1 
       (.I0(\beat_len_buf_reg[9] [4]),
        .I1(\start_addr_buf_reg[11] [4]),
        .I2(\end_addr_buf_reg[11] [6]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[5]_i_1 
       (.I0(\beat_len_buf_reg[9] [5]),
        .I1(\start_addr_buf_reg[11] [5]),
        .I2(\end_addr_buf_reg[11] [7]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[6]_i_1 
       (.I0(\beat_len_buf_reg[9] [6]),
        .I1(\start_addr_buf_reg[11] [6]),
        .I2(\end_addr_buf_reg[11] [8]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[7]_i_1 
       (.I0(\beat_len_buf_reg[9] [7]),
        .I1(\start_addr_buf_reg[11] [7]),
        .I2(\end_addr_buf_reg[11] [9]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[8]_i_1 
       (.I0(\beat_len_buf_reg[9] [8]),
        .I1(\start_addr_buf_reg[11] [8]),
        .I2(\end_addr_buf_reg[11] [10]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_74_in));
  LUT6 #(
    .INIT(64'hAAAAF0F03333FFF0)) 
    \sect_len_buf[9]_i_2 
       (.I0(\beat_len_buf_reg[9] [9]),
        .I1(\start_addr_buf_reg[11] [9]),
        .I2(\end_addr_buf_reg[11] [11]),
        .I3(p_74_in),
        .I4(CO),
        .I5(\sect_cnt_reg[18] ),
        .O(\sect_len_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \start_addr[31]_i_1__0 
       (.I0(wreq_handling_reg_0),
        .I1(p_74_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid),
        .O(\start_addr_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(p_74_in),
        .I2(\sect_cnt_reg[18] ),
        .I3(fifo_wreq_valid_buf_reg),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_OUTPUT_r_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    next_wreq,
    rs2f_wreq_ack,
    invalid_len_event_reg,
    S,
    fifo_wreq_valid_buf_reg,
    \sect_cnt_reg_0__s_port_] ,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    \start_addr_reg[31] ,
    ap_rst_n_inv,
    pop0,
    ap_clk,
    sect_cnt_reg,
    Q,
    fifo_wreq_valid_buf_reg_0,
    \sect_cnt_reg[18] ,
    p_74_in,
    wreq_handling_reg,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    \data_p1_reg[31] ,
    ap_rst_n);
  output fifo_wreq_valid;
  output next_wreq;
  output rs2f_wreq_ack;
  output invalid_len_event_reg;
  output [3:0]S;
  output [2:0]fifo_wreq_valid_buf_reg;
  output \sect_cnt_reg_0__s_port_] ;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output [31:0]\start_addr_reg[31] ;
  input ap_rst_n_inv;
  input pop0;
  input ap_clk;
  input [19:0]sect_cnt_reg;
  input [19:0]Q;
  input fifo_wreq_valid_buf_reg_0;
  input [0:0]\sect_cnt_reg[18] ;
  input p_74_in;
  input wreq_handling_reg;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input [31:0]\data_p1_reg[31] ;
  input ap_rst_n;

  wire [3:0]O;
  wire [19:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]\data_p1_reg[31] ;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire [2:0]fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1_n_2;
  wire full_n_i_2__3_n_2;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_2 ;
  wire \mem_reg[4][10]_srl5_n_2 ;
  wire \mem_reg[4][11]_srl5_n_2 ;
  wire \mem_reg[4][12]_srl5_n_2 ;
  wire \mem_reg[4][13]_srl5_n_2 ;
  wire \mem_reg[4][14]_srl5_n_2 ;
  wire \mem_reg[4][15]_srl5_n_2 ;
  wire \mem_reg[4][16]_srl5_n_2 ;
  wire \mem_reg[4][17]_srl5_n_2 ;
  wire \mem_reg[4][18]_srl5_n_2 ;
  wire \mem_reg[4][19]_srl5_n_2 ;
  wire \mem_reg[4][1]_srl5_n_2 ;
  wire \mem_reg[4][20]_srl5_n_2 ;
  wire \mem_reg[4][21]_srl5_n_2 ;
  wire \mem_reg[4][22]_srl5_n_2 ;
  wire \mem_reg[4][23]_srl5_n_2 ;
  wire \mem_reg[4][24]_srl5_n_2 ;
  wire \mem_reg[4][25]_srl5_n_2 ;
  wire \mem_reg[4][26]_srl5_n_2 ;
  wire \mem_reg[4][27]_srl5_n_2 ;
  wire \mem_reg[4][28]_srl5_n_2 ;
  wire \mem_reg[4][29]_srl5_n_2 ;
  wire \mem_reg[4][2]_srl5_n_2 ;
  wire \mem_reg[4][30]_srl5_n_2 ;
  wire \mem_reg[4][31]_srl5_n_2 ;
  wire \mem_reg[4][32]_srl5_n_2 ;
  wire \mem_reg[4][3]_srl5_n_2 ;
  wire \mem_reg[4][4]_srl5_n_2 ;
  wire \mem_reg[4][5]_srl5_n_2 ;
  wire \mem_reg[4][6]_srl5_n_2 ;
  wire \mem_reg[4][7]_srl5_n_2 ;
  wire \mem_reg[4][8]_srl5_n_2 ;
  wire \mem_reg[4][9]_srl5_n_2 ;
  wire next_wreq;
  wire p_74_in;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire \sect_cnt[0]_i_3__0_n_2 ;
  wire \sect_cnt[0]_i_4__0_n_2 ;
  wire \sect_cnt[0]_i_5__0_n_2 ;
  wire \sect_cnt[0]_i_6__0_n_2 ;
  wire \sect_cnt[0]_i_7__0_n_2 ;
  wire \sect_cnt[12]_i_2__0_n_2 ;
  wire \sect_cnt[12]_i_3__0_n_2 ;
  wire \sect_cnt[12]_i_4__0_n_2 ;
  wire \sect_cnt[12]_i_5__0_n_2 ;
  wire \sect_cnt[16]_i_2__0_n_2 ;
  wire \sect_cnt[16]_i_3__0_n_2 ;
  wire \sect_cnt[16]_i_4__0_n_2 ;
  wire \sect_cnt[16]_i_5__0_n_2 ;
  wire \sect_cnt[4]_i_2__0_n_2 ;
  wire \sect_cnt[4]_i_3__0_n_2 ;
  wire \sect_cnt[4]_i_4__0_n_2 ;
  wire \sect_cnt[4]_i_5__0_n_2 ;
  wire \sect_cnt[8]_i_2__0_n_2 ;
  wire \sect_cnt[8]_i_3__0_n_2 ;
  wire \sect_cnt[8]_i_4__0_n_2 ;
  wire \sect_cnt[8]_i_5__0_n_2 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__0_n_2 ;
  wire \sect_cnt_reg[0]_i_2__0_n_3 ;
  wire \sect_cnt_reg[0]_i_2__0_n_4 ;
  wire \sect_cnt_reg[0]_i_2__0_n_5 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__0_n_2 ;
  wire \sect_cnt_reg[12]_i_1__0_n_3 ;
  wire \sect_cnt_reg[12]_i_1__0_n_4 ;
  wire \sect_cnt_reg[12]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__0_n_3 ;
  wire \sect_cnt_reg[16]_i_1__0_n_4 ;
  wire \sect_cnt_reg[16]_i_1__0_n_5 ;
  wire [0:0]\sect_cnt_reg[18] ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1__0_n_2 ;
  wire \sect_cnt_reg[4]_i_1__0_n_3 ;
  wire \sect_cnt_reg[4]_i_1__0_n_4 ;
  wire \sect_cnt_reg[4]_i_1__0_n_5 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__0_n_2 ;
  wire \sect_cnt_reg[8]_i_1__0_n_3 ;
  wire \sect_cnt_reg[8]_i_1__0_n_4 ;
  wire \sect_cnt_reg[8]_i_1__0_n_5 ;
  wire sect_cnt_reg_0__s_net_1;
  wire [31:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA2)) 
    data_vld_i_1__3
       (.I0(data_vld_reg_n_2),
        .I1(pop0),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(push),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg_0),
        .I2(\sect_cnt_reg[18] ),
        .I3(p_74_in),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFF4FFF4F4F4FFF4F)) 
    full_n_i_1
       (.I0(full_n_i_2__3_n_2),
        .I1(rs2f_wreq_ack),
        .I2(ap_rst_n),
        .I3(data_vld_reg_n_2),
        .I4(fifo_wreq_valid),
        .I5(next_wreq),
        .O(full_n_i_1_n_2));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_2),
        .I1(\pout_reg_n_2_[2] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\state_reg[0] ),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2__3_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_data),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(sect_cnt_reg[18]),
        .I1(\end_addr_buf_reg[31] [18]),
        .I2(\end_addr_buf_reg[31] [19]),
        .I3(sect_cnt_reg[19]),
        .O(fifo_wreq_valid_buf_reg[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[16]),
        .I1(\end_addr_buf_reg[31] [16]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31] [15]),
        .I4(sect_cnt_reg[17]),
        .I5(\end_addr_buf_reg[31] [17]),
        .O(fifo_wreq_valid_buf_reg[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(sect_cnt_reg[13]),
        .I1(\end_addr_buf_reg[31] [13]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31] [12]),
        .I4(sect_cnt_reg[14]),
        .I5(\end_addr_buf_reg[31] [14]),
        .O(fifo_wreq_valid_buf_reg[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(sect_cnt_reg[10]),
        .I1(\end_addr_buf_reg[31] [10]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31] [9]),
        .I4(sect_cnt_reg[11]),
        .I5(\end_addr_buf_reg[31] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(sect_cnt_reg[7]),
        .I1(\end_addr_buf_reg[31] [7]),
        .I2(sect_cnt_reg[6]),
        .I3(\end_addr_buf_reg[31] [6]),
        .I4(sect_cnt_reg[8]),
        .I5(\end_addr_buf_reg[31] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(sect_cnt_reg[4]),
        .I1(\end_addr_buf_reg[31] [4]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31] [3]),
        .I4(sect_cnt_reg[5]),
        .I5(\end_addr_buf_reg[31] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(sect_cnt_reg[1]),
        .I1(\end_addr_buf_reg[31] [1]),
        .I2(sect_cnt_reg[0]),
        .I3(\end_addr_buf_reg[31] [0]),
        .I4(sect_cnt_reg[2]),
        .I5(\end_addr_buf_reg[31] [2]),
        .O(S[0]));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [0]),
        .Q(\mem_reg[4][0]_srl5_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0] ),
        .O(push));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [10]),
        .Q(\mem_reg[4][10]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [11]),
        .Q(\mem_reg[4][11]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [12]),
        .Q(\mem_reg[4][12]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [13]),
        .Q(\mem_reg[4][13]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [14]),
        .Q(\mem_reg[4][14]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [15]),
        .Q(\mem_reg[4][15]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [16]),
        .Q(\mem_reg[4][16]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [17]),
        .Q(\mem_reg[4][17]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [18]),
        .Q(\mem_reg[4][18]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [19]),
        .Q(\mem_reg[4][19]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [1]),
        .Q(\mem_reg[4][1]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [20]),
        .Q(\mem_reg[4][20]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [21]),
        .Q(\mem_reg[4][21]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [22]),
        .Q(\mem_reg[4][22]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [23]),
        .Q(\mem_reg[4][23]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [24]),
        .Q(\mem_reg[4][24]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [25]),
        .Q(\mem_reg[4][25]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [26]),
        .Q(\mem_reg[4][26]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [27]),
        .Q(\mem_reg[4][27]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [28]),
        .Q(\mem_reg[4][28]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [29]),
        .Q(\mem_reg[4][29]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [2]),
        .Q(\mem_reg[4][2]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [30]),
        .Q(\mem_reg[4][30]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [31]),
        .Q(\mem_reg[4][31]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [3]),
        .Q(\mem_reg[4][3]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [4]),
        .Q(\mem_reg[4][4]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [5]),
        .Q(\mem_reg[4][5]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [6]),
        .Q(\mem_reg[4][6]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [7]),
        .Q(\mem_reg[4][7]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [8]),
        .Q(\mem_reg[4][8]_srl5_n_2 ));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_2_[0] ),
        .A1(\pout_reg_n_2_[1] ),
        .A2(\pout_reg_n_2_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[31] [9]),
        .Q(\mem_reg[4][9]_srl5_n_2 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_2),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(data_vld_reg_n_2),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_2 ),
        .Q(fifo_wreq_data),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_2 ),
        .Q(\start_addr_reg[31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[0]_i_1 
       (.I0(wreq_handling_reg),
        .I1(fifo_wreq_valid_buf_reg_0),
        .I2(fifo_wreq_valid),
        .I3(p_74_in),
        .O(sect_cnt_reg_0__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__0_n_2 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7__0 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_wreq),
        .O(\sect_cnt[0]_i_7__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__0_n_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__0_n_2 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__0_n_2 ,\sect_cnt_reg[0]_i_2__0_n_3 ,\sect_cnt_reg[0]_i_2__0_n_4 ,\sect_cnt_reg[0]_i_2__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__0_n_2 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__0_n_2 ,\sect_cnt[0]_i_5__0_n_2 ,\sect_cnt[0]_i_6__0_n_2 ,\sect_cnt[0]_i_7__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__0 
       (.CI(\sect_cnt_reg[8]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[12]_i_1__0_n_2 ,\sect_cnt_reg[12]_i_1__0_n_3 ,\sect_cnt_reg[12]_i_1__0_n_4 ,\sect_cnt_reg[12]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__0_n_2 ,\sect_cnt[12]_i_3__0_n_2 ,\sect_cnt[12]_i_4__0_n_2 ,\sect_cnt[12]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__0 
       (.CI(\sect_cnt_reg[12]_i_1__0_n_2 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__0_n_3 ,\sect_cnt_reg[16]_i_1__0_n_4 ,\sect_cnt_reg[16]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2__0_n_2 ,\sect_cnt[16]_i_3__0_n_2 ,\sect_cnt[16]_i_4__0_n_2 ,\sect_cnt[16]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__0 
       (.CI(\sect_cnt_reg[0]_i_2__0_n_2 ),
        .CO({\sect_cnt_reg[4]_i_1__0_n_2 ,\sect_cnt_reg[4]_i_1__0_n_3 ,\sect_cnt_reg[4]_i_1__0_n_4 ,\sect_cnt_reg[4]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__0_n_2 ,\sect_cnt[4]_i_3__0_n_2 ,\sect_cnt[4]_i_4__0_n_2 ,\sect_cnt[4]_i_5__0_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__0 
       (.CI(\sect_cnt_reg[4]_i_1__0_n_2 ),
        .CO({\sect_cnt_reg[8]_i_1__0_n_2 ,\sect_cnt_reg[8]_i_1__0_n_3 ,\sect_cnt_reg[8]_i_1__0_n_4 ,\sect_cnt_reg[8]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__0_n_2 ,\sect_cnt[8]_i_3__0_n_2 ,\sect_cnt[8]_i_4__0_n_2 ,\sect_cnt[8]_i_5__0_n_2 }));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_OUTPUT_r_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_rst_n_inv,
    ap_clk,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.last_sect_buf_reg ,
    next_resp,
    next_loop,
    m_axi_OUTPUT_r_BVALID,
    full_n_reg_0,
    in,
    ap_rst_n);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_rst_n_inv;
  input ap_clk;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[5] ;
  input \could_multi_bursts.last_sect_buf_reg ;
  input next_resp;
  input next_loop;
  input m_axi_OUTPUT_r_BVALID;
  input full_n_reg_0;
  input [0:0]in;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__5_n_2;
  wire fifo_resp_ready;
  wire full_n_i_1_n_2;
  wire full_n_i_2__4_n_2;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_OUTPUT_r_BVALID;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire \pout[3]_i_3__0_n_2 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire push_0;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__4
       (.I0(\pout[3]_i_3__0_n_2 ),
        .I1(data_vld_reg_n_2),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_loop),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_2),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_2),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    full_n_i_1
       (.I0(full_n_i_2__4_n_2),
        .I1(next_loop),
        .I2(fifo_resp_ready),
        .I3(ap_rst_n),
        .I4(p_10_in),
        .O(full_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__4
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[3]),
        .I2(data_vld_reg_n_2),
        .I3(pout_reg__0[2]),
        .I4(pout_reg__0[1]),
        .O(full_n_i_2__4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_3__2
       (.I0(data_vld_reg_n_2),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_3__3
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(full_n_reg_0),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(next_loop),
        .O(push_0));
  (* srl_bus_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_sw_new_OUTPUT_r_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.last_sect_buf_reg ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_OUTPUT_r_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hA6AAAAAA59555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg__0[0]),
        .I1(push_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(data_vld_reg_n_2),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hBFFF4000FF4000BF)) 
    \pout[2]_i_1__0 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_2),
        .I2(push_0),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[2]),
        .I5(pout_reg__0[1]),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_2 ),
        .I1(fifo_resp_ready),
        .I2(next_loop),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_2),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[1]),
        .I1(pout17_out),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_2),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(next_loop),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_OUTPUT_r_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2
   (empty_n_reg_0,
    E,
    \reg_367_reg[0] ,
    \sum1_i_reg_1010_reg[0] ,
    \tmp_12_reg_1078_reg[0] ,
    ap_enable_reg_pp3_iter3_reg,
    D,
    ap_enable_reg_pp3_iter3_reg_0,
    m_axi_OUTPUT_r_BREADY,
    ap_rst_n_inv,
    ap_clk,
    \exitcond_reg_961_reg[0] ,
    ap_enable_reg_pp3_iter0,
    Q,
    ap_enable_reg_pp3_iter3_reg_1,
    ap_enable_reg_pp3_iter2_reg,
    ap_reg_pp3_iter1_exitcond_reg_961,
    ap_enable_reg_pp3_iter1_reg,
    \posx_assign_reg_346_reg[8] ,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_enable_reg_pp3_iter2,
    ap_rst_n,
    push);
  output empty_n_reg_0;
  output [0:0]E;
  output [0:0]\reg_367_reg[0] ;
  output [0:0]\sum1_i_reg_1010_reg[0] ;
  output [0:0]\tmp_12_reg_1078_reg[0] ;
  output ap_enable_reg_pp3_iter3_reg;
  output [2:0]D;
  output ap_enable_reg_pp3_iter3_reg_0;
  output m_axi_OUTPUT_r_BREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input \exitcond_reg_961_reg[0] ;
  input ap_enable_reg_pp3_iter0;
  input [4:0]Q;
  input ap_enable_reg_pp3_iter3_reg_1;
  input ap_enable_reg_pp3_iter2_reg;
  input ap_reg_pp3_iter1_exitcond_reg_961;
  input ap_enable_reg_pp3_iter1_reg;
  input \posx_assign_reg_346_reg[8] ;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_enable_reg_pp3_iter2;
  input ap_rst_n;
  input push;

  wire [2:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm[26]_i_2_n_2 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_enable_reg_pp3_iter3_reg;
  wire ap_enable_reg_pp3_iter3_reg_0;
  wire ap_enable_reg_pp3_iter3_reg_1;
  wire ap_reg_pp3_iter1_exitcond_reg_961;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__5_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__4_n_2;
  wire empty_n_reg_0;
  wire \exitcond_reg_961_reg[0] ;
  wire full_n_i_1_n_2;
  wire full_n_i_2__5_n_2;
  wire m_axi_OUTPUT_r_BREADY;
  wire p_10_in;
  wire \posx_assign_reg_346_reg[8] ;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout_reg_n_2_[0] ;
  wire \pout_reg_n_2_[1] ;
  wire \pout_reg_n_2_[2] ;
  wire push;
  wire [0:0]\reg_367_reg[0] ;
  wire [0:0]\sum1_i_reg_1010_reg[0] ;
  wire [0:0]\tmp_12_reg_1078_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp3_iter3_reg_1),
        .I3(empty_n_reg_0),
        .I4(ap_enable_reg_pp3_iter2_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(empty_n_reg_0),
        .I2(ap_enable_reg_pp3_iter3_reg_1),
        .I3(Q[3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(\ap_CS_fsm[26]_i_2_n_2 ),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(\posx_assign_reg_346_reg[8] ),
        .I4(ap_enable_reg_pp3_iter2_reg_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \ap_CS_fsm[26]_i_2 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(empty_n_reg_0),
        .I2(ap_enable_reg_pp3_iter3_reg_1),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\ap_CS_fsm[26]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hC000C0A0C0C0C0C0)) 
    ap_enable_reg_pp3_iter3_i_1
       (.I0(ap_enable_reg_pp3_iter3_reg_1),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_rst_n),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(ap_enable_reg_pp3_iter3_reg),
        .O(ap_enable_reg_pp3_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    ap_enable_reg_pp3_iter3_i_2
       (.I0(empty_n_reg_0),
        .I1(ap_enable_reg_pp3_iter3_reg_1),
        .I2(Q[3]),
        .O(ap_enable_reg_pp3_iter3_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    data_vld_i_1__5
       (.I0(p_10_in),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[1] ),
        .I3(\pout_reg_n_2_[2] ),
        .I4(push),
        .I5(data_vld_reg_n_2),
        .O(data_vld_i_1__5_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_2),
        .I1(ap_enable_reg_pp3_iter3_reg_1),
        .I2(Q[3]),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1__4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    full_n_i_1
       (.I0(full_n_i_2__5_n_2),
        .I1(push),
        .I2(m_axi_OUTPUT_r_BREADY),
        .I3(ap_rst_n),
        .I4(p_10_in),
        .O(full_n_i_1_n_2));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_2__5
       (.I0(\pout_reg_n_2_[1] ),
        .I1(\pout_reg_n_2_[0] ),
        .I2(\pout_reg_n_2_[2] ),
        .I3(data_vld_reg_n_2),
        .O(full_n_i_2__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_4__2
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_0),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp3_iter3_reg_1),
        .O(p_10_in));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(m_axi_OUTPUT_r_BREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h40400040)) 
    \j_reg_995[9]_i_1 
       (.I0(\exitcond_reg_961_reg[0] ),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp3_iter3_reg_1),
        .I4(empty_n_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_2),
        .I2(push),
        .I3(\pout_reg_n_2_[1] ),
        .I4(\pout_reg_n_2_[2] ),
        .I5(\pout_reg_n_2_[0] ),
        .O(\pout[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_2_[2] ),
        .I1(\pout_reg_n_2_[1] ),
        .I2(\pout_reg_n_2_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_2 ),
        .Q(\pout_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4444444440440000)) 
    \reg_367[7]_i_1 
       (.I0(\exitcond_reg_961_reg[0] ),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp3_iter3_reg_1),
        .I4(Q[3]),
        .I5(ap_enable_reg_pp3_iter2_reg),
        .O(\reg_367_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \res_1_i_reg_1015[8]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp3_iter3_reg_1),
        .I2(empty_n_reg_0),
        .I3(\exitcond_reg_961_reg[0] ),
        .O(\sum1_i_reg_1010_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \tmp_14_reg_1083[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp3_iter3_reg_1),
        .I2(empty_n_reg_0),
        .I3(ap_reg_pp3_iter1_exitcond_reg_961),
        .O(\tmp_12_reg_1078_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_read
   (m_axi_OUTPUT_r_RREADY,
    ap_rst_n_inv,
    ap_clk,
    m_axi_OUTPUT_r_RVALID,
    ap_rst_n);
  output m_axi_OUTPUT_r_RREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_OUTPUT_r_RVALID;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire \bus_wide_gen.rdata_valid_t_reg_n_2 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_2_[1] ;
  wire m_axi_OUTPUT_r_RREADY;
  wire m_axi_OUTPUT_r_RVALID;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire rdata_ack_t;
  wire rs_rdata_n_3;
  wire rs_rdata_n_4;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .DI(buff_rdata_n_17),
        .Q(usedw_reg),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_18),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .m_axi_OUTPUT_r_RREADY(m_axi_OUTPUT_r_RREADY),
        .m_axi_OUTPUT_r_RVALID(m_axi_OUTPUT_r_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_3),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_4),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_17}),
        .O({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_2),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .S({1'b0,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.rdata_valid_t_reg (rs_rdata_n_3),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_2 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_2_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (rs_rdata_n_4),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_2_[1] ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice
   (small_input_ce0,
    small_input_ce1,
    \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ,
    D,
    \posx_assign_cast6_reg_965_reg[0] ,
    SR,
    \posx_assign_reg_346_reg[0] ,
    \res_reg_1045_reg[0] ,
    s_ready_t_reg_0,
    ap_enable_reg_pp3_iter0_reg,
    \q_reg[31] ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond6_reg_903_reg[0] ,
    \state_reg[0]_0 ,
    ap_enable_reg_pp1_iter1,
    Q,
    ap_enable_reg_pp2_iter2_reg,
    \state_reg[0]_1 ,
    ap_enable_reg_pp3_iter2_reg,
    empty_n_reg,
    ap_enable_reg_pp3_iter0,
    ap_reg_ioackin_OUTPUT_r_AWREADY,
    ap_enable_reg_pp3_iter2,
    \posx_assign_reg_346_reg[8] ,
    \exitcond_reg_961_reg[0] ,
    ap_enable_reg_pp3_iter1_reg,
    \j_reg_995_reg[0] ,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter1_reg_1,
    \OUTPUT_addr_1_reg_1102_reg[31] ,
    icmp_reg_1088,
    \OUTPUT_addr_reg_1092_reg[31] ,
    rs2f_wreq_ack,
    ap_rst_n);
  output small_input_ce0;
  output small_input_ce1;
  output \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ;
  output [0:0]D;
  output [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  output [0:0]SR;
  output [0:0]\posx_assign_reg_346_reg[0] ;
  output [0:0]\res_reg_1045_reg[0] ;
  output [0:0]s_ready_t_reg_0;
  output ap_enable_reg_pp3_iter0_reg;
  output [31:0]\q_reg[31] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond6_reg_903_reg[0] ;
  input [0:0]\state_reg[0]_0 ;
  input ap_enable_reg_pp1_iter1;
  input [3:0]Q;
  input ap_enable_reg_pp2_iter2_reg;
  input \state_reg[0]_1 ;
  input ap_enable_reg_pp3_iter2_reg;
  input empty_n_reg;
  input ap_enable_reg_pp3_iter0;
  input ap_reg_ioackin_OUTPUT_r_AWREADY;
  input ap_enable_reg_pp3_iter2;
  input \posx_assign_reg_346_reg[8] ;
  input \exitcond_reg_961_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg;
  input \j_reg_995_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter1_reg_1;
  input [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  input icmp_reg_1088;
  input [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  input rs2f_wreq_ack;
  input ap_rst_n;

  wire [0:0]D;
  wire [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  wire [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  wire OUTPUT_r_AWREADY;
  wire OUTPUT_r_AWVALID;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_2_n_2;
  wire ap_enable_reg_pp3_iter0_i_3_n_2;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter1_reg_1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_reg_ioackin_OUTPUT_r_AWREADY;
  wire \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__1_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__1_n_2 ;
  wire \data_p1[30]_i_1__0_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1__1_n_2 ;
  wire \data_p1[4]_i_1__1_n_2 ;
  wire \data_p1[5]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__1_n_2 ;
  wire \data_p1[7]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [31:0]data_p2;
  wire \data_p2[0]_i_1__0_n_2 ;
  wire \data_p2[10]_i_1__0_n_2 ;
  wire \data_p2[11]_i_1__0_n_2 ;
  wire \data_p2[12]_i_1__0_n_2 ;
  wire \data_p2[13]_i_1__0_n_2 ;
  wire \data_p2[14]_i_1__0_n_2 ;
  wire \data_p2[15]_i_1__0_n_2 ;
  wire \data_p2[16]_i_1__0_n_2 ;
  wire \data_p2[17]_i_1__0_n_2 ;
  wire \data_p2[18]_i_1__0_n_2 ;
  wire \data_p2[19]_i_1__0_n_2 ;
  wire \data_p2[1]_i_1__0_n_2 ;
  wire \data_p2[20]_i_1__0_n_2 ;
  wire \data_p2[21]_i_1__0_n_2 ;
  wire \data_p2[22]_i_1__0_n_2 ;
  wire \data_p2[23]_i_1__0_n_2 ;
  wire \data_p2[24]_i_1__0_n_2 ;
  wire \data_p2[25]_i_1__0_n_2 ;
  wire \data_p2[26]_i_1__0_n_2 ;
  wire \data_p2[27]_i_1__0_n_2 ;
  wire \data_p2[28]_i_1__0_n_2 ;
  wire \data_p2[29]_i_1__0_n_2 ;
  wire \data_p2[2]_i_1__0_n_2 ;
  wire \data_p2[30]_i_1__0_n_2 ;
  wire \data_p2[31]_i_2_n_2 ;
  wire \data_p2[3]_i_1__0_n_2 ;
  wire \data_p2[4]_i_1__0_n_2 ;
  wire \data_p2[5]_i_1__0_n_2 ;
  wire \data_p2[6]_i_1__0_n_2 ;
  wire \data_p2[7]_i_1__1_n_2 ;
  wire \data_p2[8]_i_1__0_n_2 ;
  wire \data_p2[9]_i_1__0_n_2 ;
  wire empty_n_reg;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond_reg_961_reg[0] ;
  wire icmp_reg_1088;
  wire \j_reg_995_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire \posx_assign_cast6_reg_965[9]_i_3_n_2 ;
  wire [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  wire [0:0]\posx_assign_reg_346_reg[0] ;
  wire \posx_assign_reg_346_reg[8] ;
  wire [31:0]\q_reg[31] ;
  wire ram_reg_i_38_n_2;
  wire [0:0]\res_reg_1045_reg[0] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_2;
  wire [0:0]s_ready_t_reg_0;
  wire small_input_ce0;
  wire small_input_ce1;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_2 ;
  wire \state[1]_i_1__2_n_2 ;
  wire [0:0]\state_reg[0]_0 ;
  wire \state_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hEEEFEEEEEEEEEEEE)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(OUTPUT_r_AWREADY),
        .I3(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I4(ap_enable_reg_pp3_iter2),
        .I5(Q[2]),
        .O(D));
  LUT6 #(
    .INIT(64'h0E0E0E0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp3_iter0_i_2_n_2),
        .I3(\j_reg_995_reg[0] ),
        .I4(ap_enable_reg_pp3_iter0_i_3_n_2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    ap_enable_reg_pp3_iter0_i_2
       (.I0(OUTPUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_enable_reg_pp3_iter1_reg_0),
        .I4(\posx_assign_reg_346_reg[8] ),
        .O(ap_enable_reg_pp3_iter0_i_2_n_2));
  LUT6 #(
    .INIT(64'hDFDFDFDFDFDFFFDF)) 
    ap_enable_reg_pp3_iter0_i_3
       (.I0(Q[2]),
        .I1(\exitcond_reg_961_reg[0] ),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I5(OUTPUT_r_AWREADY),
        .O(ap_enable_reg_pp3_iter0_i_3_n_2));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [0]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [0]),
        .O(\data_p1[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [10]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [10]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [11]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [11]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [12]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [12]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [13]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [13]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [14]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [14]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [15]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [15]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [16]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [16]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [17]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [17]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [18]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [18]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [19]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [19]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [1]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [1]),
        .O(\data_p1[1]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [20]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [20]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [21]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [21]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [22]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [22]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [23]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [23]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [24]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [24]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [25]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [25]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [26]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [26]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [27]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [27]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [28]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [28]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [29]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [29]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [2]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [2]),
        .O(\data_p1[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [30]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [30]),
        .O(\data_p1[30]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h08000808FF000000)) 
    \data_p1[31]_i_1__0 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I3(rs2f_wreq_ack),
        .I4(s_ready_t_reg_0),
        .I5(state),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [31]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [31]),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [3]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [3]),
        .O(\data_p1[3]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [4]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [4]),
        .O(\data_p1[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [5]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [5]),
        .O(\data_p1[5]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [6]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [6]),
        .O(\data_p1[6]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [7]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [7]),
        .O(\data_p1[7]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [8]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [8]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(s_ready_t_reg_0),
        .I2(state),
        .I3(\OUTPUT_addr_1_reg_1102_reg[31] [9]),
        .I4(icmp_reg_1088),
        .I5(\OUTPUT_addr_reg_1092_reg[31] [9]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_2 ),
        .Q(\q_reg[31] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\q_reg[31] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\q_reg[31] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\q_reg[31] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\q_reg[31] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\q_reg[31] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\q_reg[31] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\q_reg[31] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\q_reg[31] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\q_reg[31] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\q_reg[31] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_2 ),
        .Q(\q_reg[31] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\q_reg[31] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\q_reg[31] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\q_reg[31] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\q_reg[31] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\q_reg[31] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\q_reg[31] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\q_reg[31] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\q_reg[31] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\q_reg[31] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\q_reg[31] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_2 ),
        .Q(\q_reg[31] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_2 ),
        .Q(\q_reg[31] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(\q_reg[31] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_2 ),
        .Q(\q_reg[31] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_2 ),
        .Q(\q_reg[31] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_2 ),
        .Q(\q_reg[31] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_2 ),
        .Q(\q_reg[31] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_2 ),
        .Q(\q_reg[31] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\q_reg[31] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\q_reg[31] [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [0]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [0]),
        .O(\data_p2[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [10]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [10]),
        .O(\data_p2[10]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [11]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [11]),
        .O(\data_p2[11]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [12]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [12]),
        .O(\data_p2[12]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [13]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [13]),
        .O(\data_p2[13]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [14]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [14]),
        .O(\data_p2[14]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [15]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [15]),
        .O(\data_p2[15]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [16]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [16]),
        .O(\data_p2[16]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [17]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [17]),
        .O(\data_p2[17]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [18]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [18]),
        .O(\data_p2[18]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [19]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [19]),
        .O(\data_p2[19]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [1]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [1]),
        .O(\data_p2[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [20]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [20]),
        .O(\data_p2[20]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [21]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [21]),
        .O(\data_p2[21]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [22]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [22]),
        .O(\data_p2[22]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [23]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [23]),
        .O(\data_p2[23]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[24]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [24]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [24]),
        .O(\data_p2[24]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[25]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [25]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [25]),
        .O(\data_p2[25]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[26]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [26]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [26]),
        .O(\data_p2[26]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[27]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [27]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [27]),
        .O(\data_p2[27]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[28]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [28]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [28]),
        .O(\data_p2[28]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[29]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [29]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [29]),
        .O(\data_p2[29]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [2]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [2]),
        .O(\data_p2[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[30]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [30]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [30]),
        .O(\data_p2[30]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \data_p2[31]_i_1 
       (.I0(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(Q[2]),
        .I3(OUTPUT_r_AWREADY),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[31]_i_2 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [31]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [31]),
        .O(\data_p2[31]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [3]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [3]),
        .O(\data_p2[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [4]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [4]),
        .O(\data_p2[4]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [5]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [5]),
        .O(\data_p2[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [6]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [6]),
        .O(\data_p2[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__1 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [7]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [7]),
        .O(\data_p2[7]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [8]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [8]),
        .O(\data_p2[8]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1__0 
       (.I0(\OUTPUT_addr_1_reg_1102_reg[31] [9]),
        .I1(icmp_reg_1088),
        .I2(\OUTPUT_addr_reg_1092_reg[31] [9]),
        .O(\data_p2[9]_i_1__0_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1__0_n_2 ),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1__0_n_2 ),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1__0_n_2 ),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1__0_n_2 ),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1__0_n_2 ),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1__0_n_2 ),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1__0_n_2 ),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1__0_n_2 ),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1__0_n_2 ),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1__0_n_2 ),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1__0_n_2 ),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1__0_n_2 ),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1__0_n_2 ),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1__0_n_2 ),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1__0_n_2 ),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1__0_n_2 ),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1__0_n_2 ),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1__0_n_2 ),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1__0_n_2 ),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1__0_n_2 ),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1__0_n_2 ),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1__0_n_2 ),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1__0_n_2 ),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[30]_i_1__0_n_2 ),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[31]_i_2_n_2 ),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1__0_n_2 ),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1__0_n_2 ),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1__0_n_2 ),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1__0_n_2 ),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1__1_n_2 ),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1__0_n_2 ),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1__0_n_2 ),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFD00)) 
    \exitcond_reg_961[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I2(OUTPUT_r_AWREADY),
        .I3(Q[2]),
        .O(\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ));
  LUT6 #(
    .INIT(64'h8C88000080880000)) 
    \posx_assign_cast6_reg_965[9]_i_1 
       (.I0(\posx_assign_reg_346_reg[8] ),
        .I1(Q[2]),
        .I2(\exitcond_reg_961_reg[0] ),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(\posx_assign_cast6_reg_965[9]_i_3_n_2 ),
        .I5(\j_reg_995_reg[0] ),
        .O(\posx_assign_cast6_reg_965_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \posx_assign_cast6_reg_965[9]_i_3 
       (.I0(OUTPUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I2(ap_enable_reg_pp3_iter2),
        .O(\posx_assign_cast6_reg_965[9]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFF100000)) 
    \posx_assign_reg_346[9]_i_1 
       (.I0(OUTPUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_enable_reg_pp3_iter1_reg_1),
        .I4(Q[1]),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    \posx_assign_reg_346[9]_i_2 
       (.I0(OUTPUT_r_AWREADY),
        .I1(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(\exitcond_reg_961_reg[0] ),
        .I5(Q[2]),
        .O(\posx_assign_reg_346_reg[0] ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDDDFD)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp1_iter0_reg),
        .I1(ram_reg_i_38_n_2),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\exitcond6_reg_903_reg[0] ),
        .I5(\state_reg[0]_0 ),
        .O(small_input_ce0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ram_reg_i_2
       (.I0(ram_reg_i_38_n_2),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp2_iter2_reg),
        .I4(\state_reg[0]_1 ),
        .O(small_input_ce1));
  LUT5 #(
    .INIT(32'hFEFF0000)) 
    ram_reg_i_38
       (.I0(Q[3]),
        .I1(\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ),
        .I2(ap_enable_reg_pp3_iter2_reg),
        .I3(empty_n_reg),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_38_n_2));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hA2FFFAAA)) 
    s_ready_t_i_1__1
       (.I0(OUTPUT_r_AWREADY),
        .I1(OUTPUT_r_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(s_ready_t_reg_0),
        .I4(state),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(OUTPUT_r_AWREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1__2 
       (.I0(rs2f_wreq_ack),
        .I1(OUTPUT_r_AWVALID),
        .I2(OUTPUT_r_AWREADY),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__2_n_2 ));
  LUT3 #(
    .INIT(8'h08)) 
    \state[0]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .O(OUTPUT_r_AWVALID));
  LUT6 #(
    .INIT(64'hFDFDFDFDDDFDFDFD)) 
    \state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .I2(state),
        .I3(Q[2]),
        .I4(ap_enable_reg_pp3_iter2),
        .I5(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .O(\state[1]_i_1__2_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_2 ),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \tmp_44_i_cast_reg_1035[7]_i_1 
       (.I0(Q[2]),
        .I1(OUTPUT_r_AWREADY),
        .I2(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(\exitcond_reg_961_reg[0] ),
        .O(\res_reg_1045_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_sw_new_OUTPUT_r_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    beat_valid,
    ap_rst_n);
  output rdata_ack_t;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input beat_valid;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  wire \state_reg_n_2_[0] ;

  LUT5 #(
    .INIT(32'hF1F1E0F0)) 
    \bus_wide_gen.rdata_valid_t_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(beat_valid),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT5 #(
    .INIT(32'h28288828)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(rdata_ack_t),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h2FAA)) 
    s_ready_t_i_1__2
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(\state_reg_n_2_[0] ),
        .I3(state),
        .O(s_ready_t_i_1__2_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \state[0]_i_1__1 
       (.I0(state),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\state_reg_n_2_[0] ),
        .O(\state[0]_i_1__1_n_2 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_1__1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(state),
        .I2(\state_reg_n_2_[0] ),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(\state_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_throttl
   (\throttl_cnt_reg[7]_0 ,
    Q,
    AWREADY_Dummy,
    \could_multi_bursts.loop_cnt_reg[0] ,
    req_en__6,
    \could_multi_bursts.loop_cnt_reg[0]_0 ,
    D,
    throttl_cnt10_out__4,
    AWLEN,
    m_axi_OUTPUT_r_AWREADY,
    ap_rst_n_inv,
    E,
    ap_clk);
  output \throttl_cnt_reg[7]_0 ;
  output [0:0]Q;
  output AWREADY_Dummy;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output req_en__6;
  output \could_multi_bursts.loop_cnt_reg[0]_0 ;
  input [0:0]D;
  input throttl_cnt10_out__4;
  input [2:0]AWLEN;
  input m_axi_OUTPUT_r_AWREADY;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWREADY_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[0]_0 ;
  wire m_axi_OUTPUT_r_AWREADY;
  wire m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2;
  wire m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2;
  wire [7:1]p_0_in__1;
  wire req_en__6;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[7]_i_5_n_2 ;
  wire \throttl_cnt[7]_i_6_n_2 ;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_OUTPUT_r_AWREADY),
        .I1(\could_multi_bursts.loop_cnt_reg[0] ),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .I5(Q),
        .O(AWREADY_Dummy));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[1]),
        .I3(Q),
        .O(\could_multi_bursts.loop_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    m_axi_OUTPUT_r_AWVALID_INST_0_i_1
       (.I0(m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[7]),
        .I3(m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2),
        .I4(throttl_cnt_reg[2]),
        .I5(throttl_cnt_reg[3]),
        .O(req_en__6));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    m_axi_OUTPUT_r_AWVALID_INST_0_i_2
       (.I0(Q),
        .I1(throttl_cnt_reg[1]),
        .O(m_axi_OUTPUT_r_AWVALID_INST_0_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h1)) 
    m_axi_OUTPUT_r_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(m_axi_OUTPUT_r_AWVALID_INST_0_i_3_n_2));
  LUT4 #(
    .INIT(16'hF099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(throttl_cnt10_out__4),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(AWLEN[1]),
        .I4(throttl_cnt10_out__4),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt10_out__4),
        .I5(AWLEN[2]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[4]),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0E01)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[7]_i_5_n_2 ),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt10_out__4),
        .I3(throttl_cnt_reg[5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(\throttl_cnt[7]_i_5_n_2 ),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt10_out__4),
        .I4(throttl_cnt_reg[6]),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(\throttl_cnt[7]_i_5_n_2 ),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(\throttl_cnt[7]_i_6_n_2 ),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(throttl_cnt_reg[3]),
        .O(\throttl_cnt_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .O(\throttl_cnt[7]_i_5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[2]),
        .O(\throttl_cnt[7]_i_6_n_2 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_write
   (empty_n_reg,
    m_axi_OUTPUT_r_WVALID,
    m_axi_OUTPUT_r_WSTRB,
    m_axi_OUTPUT_r_WLAST,
    small_input_ce0,
    E,
    small_input_ce1,
    \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ,
    \reg_367_reg[0] ,
    \sum1_i_reg_1010_reg[0] ,
    \tmp_12_reg_1078_reg[0] ,
    D,
    \posx_assign_cast_reg_980_reg[0] ,
    \reg_372_reg[0] ,
    \abscond_reg_1057_reg[0] ,
    \posx_assign_cast6_reg_965_reg[0] ,
    SR,
    \posx_assign_reg_346_reg[0] ,
    \res_reg_1045_reg[0] ,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter3_reg,
    m_axi_OUTPUT_r_AWADDR,
    \m_axi_OUTPUT_r_AWLEN[3] ,
    \throttl_cnt_reg[7] ,
    throttl_cnt10_out__4,
    m_axi_OUTPUT_r_AWVALID,
    \throttl_cnt_reg[0] ,
    m_axi_OUTPUT_r_BREADY,
    m_axi_OUTPUT_r_WDATA,
    ap_clk,
    ap_rst_n_inv,
    ap_enable_reg_pp1_iter0_reg,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond6_reg_903_reg[0] ,
    \state_reg[0] ,
    \exitcond_reg_961_reg[0] ,
    ap_enable_reg_pp3_iter0,
    Q,
    ap_enable_reg_pp3_iter3_reg_0,
    ap_enable_reg_pp1_iter1,
    ap_enable_reg_pp2_iter2_reg,
    \state_reg[0]_0 ,
    ap_reg_pp3_iter1_exitcond_reg_961,
    ap_enable_reg_pp3_iter0_reg_0,
    ap_reg_ioackin_OUTPUT_r_WREADY,
    ap_enable_reg_pp3_iter2,
    ap_reg_ioackin_OUTPUT_r_AWREADY,
    \posx_assign_reg_346_reg[8] ,
    ap_enable_reg_pp3_iter1_reg,
    \j_reg_995_reg[0] ,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter1_reg_1,
    \OUTPUT_addr_1_reg_1102_reg[31] ,
    icmp_reg_1088,
    \OUTPUT_addr_reg_1092_reg[31] ,
    \tmp_15_reg_1097_reg[7] ,
    ap_rst_n,
    m_axi_OUTPUT_r_WREADY,
    \throttl_cnt_reg[4] ,
    req_en__6,
    \throttl_cnt_reg[0]_0 ,
    AWREADY_Dummy,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[3] ,
    m_axi_OUTPUT_r_AWREADY,
    m_axi_OUTPUT_r_BVALID);
  output empty_n_reg;
  output m_axi_OUTPUT_r_WVALID;
  output [3:0]m_axi_OUTPUT_r_WSTRB;
  output m_axi_OUTPUT_r_WLAST;
  output small_input_ce0;
  output [0:0]E;
  output small_input_ce1;
  output \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ;
  output [0:0]\reg_367_reg[0] ;
  output [0:0]\sum1_i_reg_1010_reg[0] ;
  output [0:0]\tmp_12_reg_1078_reg[0] ;
  output [4:0]D;
  output [0:0]\posx_assign_cast_reg_980_reg[0] ;
  output [0:0]\reg_372_reg[0] ;
  output [0:0]\abscond_reg_1057_reg[0] ;
  output [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  output [0:0]SR;
  output [0:0]\posx_assign_reg_346_reg[0] ;
  output [0:0]\res_reg_1045_reg[0] ;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter3_reg;
  output [29:0]m_axi_OUTPUT_r_AWADDR;
  output [3:0]\m_axi_OUTPUT_r_AWLEN[3] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output throttl_cnt10_out__4;
  output m_axi_OUTPUT_r_AWVALID;
  output [0:0]\throttl_cnt_reg[0] ;
  output m_axi_OUTPUT_r_BREADY;
  output [31:0]m_axi_OUTPUT_r_WDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_enable_reg_pp1_iter0_reg;
  input ap_enable_reg_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond6_reg_903_reg[0] ;
  input [0:0]\state_reg[0] ;
  input \exitcond_reg_961_reg[0] ;
  input ap_enable_reg_pp3_iter0;
  input [5:0]Q;
  input ap_enable_reg_pp3_iter3_reg_0;
  input ap_enable_reg_pp1_iter1;
  input ap_enable_reg_pp2_iter2_reg;
  input \state_reg[0]_0 ;
  input ap_reg_pp3_iter1_exitcond_reg_961;
  input ap_enable_reg_pp3_iter0_reg_0;
  input ap_reg_ioackin_OUTPUT_r_WREADY;
  input ap_enable_reg_pp3_iter2;
  input ap_reg_ioackin_OUTPUT_r_AWREADY;
  input \posx_assign_reg_346_reg[8] ;
  input ap_enable_reg_pp3_iter1_reg;
  input \j_reg_995_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter1_reg_1;
  input [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  input icmp_reg_1088;
  input [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  input [7:0]\tmp_15_reg_1097_reg[7] ;
  input ap_rst_n;
  input m_axi_OUTPUT_r_WREADY;
  input \throttl_cnt_reg[4] ;
  input req_en__6;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input AWREADY_Dummy;
  input \throttl_cnt_reg[7]_0 ;
  input \throttl_cnt_reg[3] ;
  input m_axi_OUTPUT_r_AWREADY;
  input m_axi_OUTPUT_r_BVALID;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [31:0]\OUTPUT_addr_1_reg_1102_reg[31] ;
  wire [31:0]\OUTPUT_addr_reg_1092_reg[31] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]\abscond_reg_1057_reg[0] ;
  wire align_len0;
  wire \align_len_reg_n_2_[31] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter1_reg_1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_reg;
  wire ap_enable_reg_pp3_iter3_reg_0;
  wire ap_reg_ioackin_OUTPUT_r_AWREADY;
  wire ap_reg_ioackin_OUTPUT_r_WREADY;
  wire ap_reg_pp3_iter1_exitcond_reg_961;
  wire \ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2__0_n_2 ;
  wire \beat_len_buf[1]_i_3__0_n_2 ;
  wire \beat_len_buf[1]_i_4_n_2 ;
  wire \beat_len_buf[1]_i_5_n_2 ;
  wire \beat_len_buf[5]_i_2__0_n_2 ;
  wire \beat_len_buf[5]_i_3__0_n_2 ;
  wire \beat_len_buf[5]_i_4__0_n_2 ;
  wire \beat_len_buf[5]_i_5__0_n_2 ;
  wire \beat_len_buf[9]_i_2__0_n_2 ;
  wire \beat_len_buf[9]_i_3__0_n_2 ;
  wire \beat_len_buf[9]_i_4__0_n_2 ;
  wire \beat_len_buf[9]_i_5__0_n_2 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_5 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_5 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_5 ;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_6;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_52 ;
  wire \bus_wide_gen.fifo_burst_n_53 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.first_pad_reg_n_2 ;
  wire \bus_wide_gen.len_cnt[7]_i_5__0_n_2 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_2_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_2_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_2_[3] ;
  wire \could_multi_bursts.awaddr_buf[12]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_10_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_8_n_2 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_9_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [19:0]data;
  wire [31:1]data1;
  wire data_valid;
  wire empty_n_reg;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_2_[0] ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[1] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire end_addr_carry__0_i_1__0_n_2;
  wire end_addr_carry__0_i_2__0_n_2;
  wire end_addr_carry__0_i_3__0_n_2;
  wire end_addr_carry__0_i_4__0_n_2;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__1_i_1__0_n_2;
  wire end_addr_carry__1_i_2__0_n_2;
  wire end_addr_carry__1_i_3__0_n_2;
  wire end_addr_carry__1_i_4__0_n_2;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__2_i_1__0_n_2;
  wire end_addr_carry__2_i_2__0_n_2;
  wire end_addr_carry__2_i_3__0_n_2;
  wire end_addr_carry__2_i_4__0_n_2;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__3_i_1__0_n_2;
  wire end_addr_carry__3_i_2__0_n_2;
  wire end_addr_carry__3_i_3__0_n_2;
  wire end_addr_carry__3_i_4__0_n_2;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__4_i_1__0_n_2;
  wire end_addr_carry__4_i_2__0_n_2;
  wire end_addr_carry__4_i_3__0_n_2;
  wire end_addr_carry__4_i_4__0_n_2;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__5_i_1__0_n_2;
  wire end_addr_carry__5_i_2__0_n_2;
  wire end_addr_carry__5_i_3__0_n_2;
  wire end_addr_carry__5_i_4__0_n_2;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__6_i_1__0_n_2;
  wire end_addr_carry__6_i_2__0_n_2;
  wire end_addr_carry__6_i_3__0_n_2;
  wire end_addr_carry__6_i_4__0_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry_i_1__0_n_2;
  wire end_addr_carry_i_2__0_n_2;
  wire end_addr_carry_i_3__0_n_2;
  wire end_addr_carry_i_4__0_n_2;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire \exitcond6_reg_903_reg[0] ;
  wire \exitcond_reg_961_reg[0] ;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_7;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_pad;
  wire first_pad20_in;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire icmp_reg_1088;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \j_reg_995_reg[0] ;
  wire last_sect;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire [29:0]m_axi_OUTPUT_r_AWADDR;
  wire [3:0]\m_axi_OUTPUT_r_AWLEN[3] ;
  wire m_axi_OUTPUT_r_AWREADY;
  wire m_axi_OUTPUT_r_AWVALID;
  wire m_axi_OUTPUT_r_BREADY;
  wire m_axi_OUTPUT_r_BVALID;
  wire [31:0]m_axi_OUTPUT_r_WDATA;
  wire m_axi_OUTPUT_r_WLAST;
  wire m_axi_OUTPUT_r_WREADY;
  wire [3:0]m_axi_OUTPUT_r_WSTRB;
  wire m_axi_OUTPUT_r_WVALID;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire p_0_in42_in;
  wire p_0_in50_in;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_33_out;
  wire p_35_out;
  wire p_41_out;
  wire p_43_out;
  wire p_49_out;
  wire p_51_out;
  wire p_57_out;
  wire p_58_out;
  wire p_74_in;
  wire p_78_in;
  wire pop0;
  wire [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  wire [0:0]\posx_assign_cast_reg_980_reg[0] ;
  wire [0:0]\posx_assign_reg_346_reg[0] ;
  wire \posx_assign_reg_346_reg[8] ;
  wire push;
  wire ready_for_data__1;
  wire [0:0]\reg_367_reg[0] ;
  wire [0:0]\reg_372_reg[0] ;
  wire req_en__6;
  wire [0:0]\res_reg_1045_reg[0] ;
  wire rs2f_wreq_ack;
  wire [31:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_2_[0] ;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[1] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_end_buf_reg_n_2_[0] ;
  wire \sect_end_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire small_input_ce0;
  wire small_input_ce1;
  wire \start_addr_buf_reg_n_2_[0] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[12] ;
  wire \start_addr_buf_reg_n_2_[13] ;
  wire \start_addr_buf_reg_n_2_[14] ;
  wire \start_addr_buf_reg_n_2_[15] ;
  wire \start_addr_buf_reg_n_2_[16] ;
  wire \start_addr_buf_reg_n_2_[17] ;
  wire \start_addr_buf_reg_n_2_[18] ;
  wire \start_addr_buf_reg_n_2_[19] ;
  wire \start_addr_buf_reg_n_2_[1] ;
  wire \start_addr_buf_reg_n_2_[20] ;
  wire \start_addr_buf_reg_n_2_[21] ;
  wire \start_addr_buf_reg_n_2_[22] ;
  wire \start_addr_buf_reg_n_2_[23] ;
  wire \start_addr_buf_reg_n_2_[24] ;
  wire \start_addr_buf_reg_n_2_[25] ;
  wire \start_addr_buf_reg_n_2_[26] ;
  wire \start_addr_buf_reg_n_2_[27] ;
  wire \start_addr_buf_reg_n_2_[28] ;
  wire \start_addr_buf_reg_n_2_[29] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[30] ;
  wire \start_addr_buf_reg_n_2_[31] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[0] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[1] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire [0:0]\sum1_i_reg_1010_reg[0] ;
  wire throttl_cnt10_out__4;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3] ;
  wire \throttl_cnt_reg[4] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire [0:0]\tmp_12_reg_1078_reg[0] ;
  wire [7:0]\tmp_15_reg_1097_reg[7] ;
  wire tmp_strb;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_2;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\align_len_reg_n_2_[31] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_2__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[1]_i_2__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_3__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[1]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_4 
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[1] ),
        .O(\beat_len_buf[1]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_5 
       (.I0(\align_len_reg_n_2_[31] ),
        .I1(\start_addr_reg_n_2_[0] ),
        .O(\beat_len_buf[1]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_2__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[5]_i_2__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_3__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[5]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_4__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[5]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_5__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[5]_i_5__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_2__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[9]_i_2__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_3__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[9]_i_3__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_4__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[9]_i_4__0_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_5__0 
       (.I0(\align_len_reg_n_2_[31] ),
        .O(\beat_len_buf[9]_i_5__0_n_2 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1__0_n_2 ,\beat_len_buf_reg[1]_i_1__0_n_3 ,\beat_len_buf_reg[1]_i_1__0_n_4 ,\beat_len_buf_reg[1]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_2_[31] ,\align_len_reg_n_2_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\beat_len_buf[1]_i_2__0_n_2 ,\beat_len_buf[1]_i_3__0_n_2 ,\beat_len_buf[1]_i_4_n_2 ,\beat_len_buf[1]_i_5_n_2 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1__0 
       (.CI(\beat_len_buf_reg[1]_i_1__0_n_2 ),
        .CO({\beat_len_buf_reg[5]_i_1__0_n_2 ,\beat_len_buf_reg[5]_i_1__0_n_3 ,\beat_len_buf_reg[5]_i_1__0_n_4 ,\beat_len_buf_reg[5]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\beat_len_buf[5]_i_2__0_n_2 ,\beat_len_buf[5]_i_3__0_n_2 ,\beat_len_buf[5]_i_4__0_n_2 ,\beat_len_buf[5]_i_5__0_n_2 }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[5]_i_1__0_n_2 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1__0_n_3 ,\beat_len_buf_reg[9]_i_1__0_n_4 ,\beat_len_buf_reg[9]_i_1__0_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\beat_len_buf[9]_i_2__0_n_2 ,\beat_len_buf[9]_i_3__0_n_2 ,\beat_len_buf[9]_i_4__0_n_2 ,\beat_len_buf[9]_i_5__0_n_2 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_buffer buff_wdata
       (.D(D[1]),
        .DI(usedw19_out),
        .Q({Q[5],Q[3:2]}),
        .S({buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11}),
        .\abscond_reg_1057_reg[0] (\abscond_reg_1057_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg_0),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ),
        .ap_reg_ioackin_OUTPUT_r_WREADY(ap_reg_ioackin_OUTPUT_r_WREADY),
        .ap_reg_pp3_iter1_exitcond_reg_961(ap_reg_pp3_iter1_exitcond_reg_961),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_OUTPUT_r_WVALID),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[0] ({tmp_strb,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30}),
        .data_valid(data_valid),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg[0] ),
        .icmp_reg_1088(icmp_reg_1088),
        .m_axi_OUTPUT_r_WREADY(m_axi_OUTPUT_r_WREADY),
        .\posx_assign_cast_reg_980_reg[0] (\posx_assign_cast_reg_980_reg[0] ),
        .\reg_372_reg[0] (\reg_372_reg[0] ),
        .\reg_372_reg[0]_0 (buff_wdata_n_6),
        .\tmp_15_reg_1097_reg[7] (\tmp_15_reg_1097_reg[7] ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .\usedw_reg[7]_0 (usedw_reg),
        .\usedw_reg[7]_1 ({buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(m_axi_OUTPUT_r_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(m_axi_OUTPUT_r_WVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUTPUT_r_WDATA[0]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUTPUT_r_WDATA[1]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUTPUT_r_WDATA[2]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUTPUT_r_WDATA[3]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUTPUT_r_WDATA[4]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUTPUT_r_WDATA[5]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_OUTPUT_r_WDATA[6]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_58_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_OUTPUT_r_WDATA[7]),
        .R(p_57_out));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(m_axi_OUTPUT_r_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUTPUT_r_WDATA[10]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUTPUT_r_WDATA[11]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUTPUT_r_WDATA[12]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUTPUT_r_WDATA[13]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_OUTPUT_r_WDATA[14]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_OUTPUT_r_WDATA[15]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUTPUT_r_WDATA[8]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_51_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUTPUT_r_WDATA[9]),
        .R(p_49_out));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(m_axi_OUTPUT_r_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUTPUT_r_WDATA[16]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUTPUT_r_WDATA[17]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUTPUT_r_WDATA[18]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUTPUT_r_WDATA[19]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUTPUT_r_WDATA[20]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUTPUT_r_WDATA[21]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_OUTPUT_r_WDATA[22]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_43_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_OUTPUT_r_WDATA[23]),
        .R(p_41_out));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(m_axi_OUTPUT_r_WSTRB[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_gen[4].data_buf[31]_i_4 
       (.I0(m_axi_OUTPUT_r_WREADY),
        .I1(m_axi_OUTPUT_r_WVALID),
        .O(ready_for_data__1));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_30),
        .Q(m_axi_OUTPUT_r_WDATA[24]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_OUTPUT_r_WDATA[25]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_OUTPUT_r_WDATA[26]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_OUTPUT_r_WDATA[27]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_OUTPUT_r_WDATA[28]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_OUTPUT_r_WDATA[29]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_OUTPUT_r_WDATA[30]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_35_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_OUTPUT_r_WDATA[31]),
        .R(p_33_out));
  FDRE \bus_wide_gen.data_gen[4].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(m_axi_OUTPUT_r_WSTRB[3]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .D({p_0_in42_in,\bus_wide_gen.fifo_burst_n_24 }),
        .E(p_51_out),
        .O(data1[1]),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(\bus_wide_gen.fifo_burst_n_3 ),
        .\align_len_reg[31] (\bus_wide_gen.fifo_burst_n_8 ),
        .\align_len_reg[31]_0 (\align_len_reg_n_2_[31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_40 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_35 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_OUTPUT_r_WVALID),
        .\bus_wide_gen.data_gen[1].data_buf_reg[0] (p_57_out),
        .\bus_wide_gen.data_gen[1].data_buf_reg[7] (p_58_out),
        .\bus_wide_gen.data_gen[1].strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_36 ),
        .\bus_wide_gen.data_gen[2].data_buf_reg[8] (p_49_out),
        .\bus_wide_gen.data_gen[2].strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_37 ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[16] (p_41_out),
        .\bus_wide_gen.data_gen[3].data_buf_reg[16]_0 (p_43_out),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_38 ),
        .\bus_wide_gen.data_gen[4].data_buf_reg[24] (p_33_out),
        .\bus_wide_gen.data_gen[4].data_buf_reg[24]_0 (p_35_out),
        .\bus_wide_gen.data_gen[4].strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_39 ),
        .\bus_wide_gen.first_pad_reg (first_pad20_in),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_2 ),
        .\bus_wide_gen.pad_oh_reg_reg[3] ({\bus_wide_gen.pad_oh_reg_reg_n_2_[3] ,\bus_wide_gen.pad_oh_reg_reg_n_2_[2] ,\bus_wide_gen.pad_oh_reg_reg_n_2_[1] }),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_31 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_13 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_14 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_41 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_5 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_16 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .data_valid(data_valid),
        .\dout_buf_reg[8] (tmp_strb),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_2_[11] ,\end_addr_buf_reg_n_2_[10] ,\end_addr_buf_reg_n_2_[9] ,\end_addr_buf_reg_n_2_[8] ,\end_addr_buf_reg_n_2_[7] ,\end_addr_buf_reg_n_2_[6] ,\end_addr_buf_reg_n_2_[5] ,\end_addr_buf_reg_n_2_[4] ,\end_addr_buf_reg_n_2_[3] ,\end_addr_buf_reg_n_2_[2] ,\end_addr_buf_reg_n_2_[1] ,\end_addr_buf_reg_n_2_[0] }),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .first_pad(first_pad),
        .in(awlen_tmp),
        .invalid_len_event_reg2_reg(invalid_len_event_reg2),
        .m_axi_OUTPUT_r_AWREADY(m_axi_OUTPUT_r_AWREADY),
        .m_axi_OUTPUT_r_WLAST(m_axi_OUTPUT_r_WLAST),
        .m_axi_OUTPUT_r_WREADY(m_axi_OUTPUT_r_WREADY),
        .m_axi_OUTPUT_r_WSTRB(m_axi_OUTPUT_r_WSTRB),
        .next_loop(next_loop),
        .p_0_in50_in(p_0_in50_in),
        .p_74_in(p_74_in),
        .p_78_in(p_78_in),
        .pop0(pop0),
        .ready_for_data__1(ready_for_data__1),
        .\sect_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_7 ),
        .\sect_addr_buf_reg[1]_0 ({\sect_addr_buf_reg_n_2_[1] ,\sect_addr_buf_reg_n_2_[0] }),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_end_buf_reg[0] (\bus_wide_gen.fifo_burst_n_53 ),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_2_[0] ),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_52 ),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_2_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_51 ),
        .\sect_len_buf_reg[0]_0 (\sect_len_buf_reg_n_2_[0] ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_50 ),
        .\sect_len_buf_reg[1]_0 (\sect_len_buf_reg_n_2_[1] ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_49 ),
        .\sect_len_buf_reg[2]_0 (\sect_len_buf_reg_n_2_[2] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_48 ),
        .\sect_len_buf_reg[3]_0 (\sect_len_buf_reg_n_2_[3] ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_47 ),
        .\sect_len_buf_reg[4]_0 (\sect_len_buf_reg_n_2_[4] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_46 ),
        .\sect_len_buf_reg[5]_0 (\sect_len_buf_reg_n_2_[5] ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_45 ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg_n_2_[6] ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_44 ),
        .\sect_len_buf_reg[7]_0 (\sect_len_buf_reg_n_2_[7] ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_43 ),
        .\sect_len_buf_reg[8]_0 (\sect_len_buf_reg_n_2_[8] ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_42 ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg_n_2_[9] ),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_2_[11] ,\start_addr_buf_reg_n_2_[10] ,\start_addr_buf_reg_n_2_[9] ,\start_addr_buf_reg_n_2_[8] ,\start_addr_buf_reg_n_2_[7] ,\start_addr_buf_reg_n_2_[6] ,\start_addr_buf_reg_n_2_[5] ,\start_addr_buf_reg_n_2_[4] ,\start_addr_buf_reg_n_2_[3] ,\start_addr_buf_reg_n_2_[2] }),
        .\start_addr_reg[31] (align_len0),
        .\throttl_cnt_reg[3] (\throttl_cnt_reg[3] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_0 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_33 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_2));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(first_pad20_in),
        .D(first_pad),
        .Q(\bus_wide_gen.first_pad_reg_n_2 ),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_2 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5__0_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_78_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(first_pad20_in),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(first_pad20_in),
        .D(p_0_in50_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(first_pad20_in),
        .D(p_0_in42_in),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[10]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[10] ),
        .O(awaddr_tmp[10]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[11]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[11] ),
        .O(awaddr_tmp[11]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[12]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[12] ),
        .O(awaddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[10]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[9]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[8]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[7]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[13]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[13] ),
        .O(awaddr_tmp[13]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[14]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[14] ),
        .O(awaddr_tmp[14]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[15]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[15] ),
        .O(awaddr_tmp[15]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[16]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[16] ),
        .O(awaddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[14]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[13]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[12]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[11]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[17]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[17] ),
        .O(awaddr_tmp[17]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[18]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[18] ),
        .O(awaddr_tmp[18]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[19]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[19] ),
        .O(awaddr_tmp[19]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[20]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[20] ),
        .O(awaddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[18]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[17]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[16]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[15]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[21]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[21] ),
        .O(awaddr_tmp[21]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[22]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[22] ),
        .O(awaddr_tmp[22]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[23]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[23] ),
        .O(awaddr_tmp[23]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[24]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[24] ),
        .O(awaddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[22]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[21]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[20]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[19]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[25]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[25] ),
        .O(awaddr_tmp[25]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[26]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[26] ),
        .O(awaddr_tmp[26]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[27]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[27] ),
        .O(awaddr_tmp[27]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[28]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[28] ),
        .O(awaddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[26]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[25]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[24]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[23]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[29]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[29] ),
        .O(awaddr_tmp[29]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[2]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[2] ),
        .O(awaddr_tmp[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[30]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[30] ),
        .O(awaddr_tmp[30]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_10 
       (.I0(m_axi_OUTPUT_r_AWADDR[27]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[31]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[31] ),
        .O(awaddr_tmp[31]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(m_axi_OUTPUT_r_AWADDR[29]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(m_axi_OUTPUT_r_AWADDR[28]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[3]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[3] ),
        .O(awaddr_tmp[3]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[4]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[4] ),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[2]),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [2]),
        .I2(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[1]),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .I2(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[0]),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[5]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[5] ),
        .O(awaddr_tmp[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[6]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[6] ),
        .O(awaddr_tmp[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[7]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[7] ),
        .O(awaddr_tmp[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[8]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[8] ),
        .O(awaddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_OUTPUT_r_AWADDR[6]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_OUTPUT_r_AWADDR[5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_OUTPUT_r_AWADDR[4]),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [2]),
        .I2(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .I3(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .I4(\m_axi_OUTPUT_r_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_OUTPUT_r_AWADDR[3]),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [3]),
        .I2(\m_axi_OUTPUT_r_AWLEN[3] [2]),
        .I3(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .I4(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCC8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\bus_wide_gen.fifo_burst_n_31 ),
        .I1(data1[9]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [1]),
        .I5(\sect_addr_buf_reg_n_2_[9] ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[10]),
        .Q(m_axi_OUTPUT_r_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[11]),
        .Q(m_axi_OUTPUT_r_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[12]),
        .Q(m_axi_OUTPUT_r_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_OUTPUT_r_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.awaddr_buf[12]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[12]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[13]),
        .Q(m_axi_OUTPUT_r_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[14]),
        .Q(m_axi_OUTPUT_r_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[15]),
        .Q(m_axi_OUTPUT_r_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[16]),
        .Q(m_axi_OUTPUT_r_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.awaddr_buf[16]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[16]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[17]),
        .Q(m_axi_OUTPUT_r_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[18]),
        .Q(m_axi_OUTPUT_r_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[19]),
        .Q(m_axi_OUTPUT_r_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[20]),
        .Q(m_axi_OUTPUT_r_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.awaddr_buf[20]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[20]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[21]),
        .Q(m_axi_OUTPUT_r_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[22]),
        .Q(m_axi_OUTPUT_r_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[23]),
        .Q(m_axi_OUTPUT_r_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[24]),
        .Q(m_axi_OUTPUT_r_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.awaddr_buf[24]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[24]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[25]),
        .Q(m_axi_OUTPUT_r_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[26]),
        .Q(m_axi_OUTPUT_r_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[27]),
        .Q(m_axi_OUTPUT_r_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[28]),
        .Q(m_axi_OUTPUT_r_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.awaddr_buf[28]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[28]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[29]),
        .Q(m_axi_OUTPUT_r_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[2]),
        .Q(m_axi_OUTPUT_r_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[30]),
        .Q(m_axi_OUTPUT_r_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[31]),
        .Q(m_axi_OUTPUT_r_AWADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf[31]_i_8_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_9_n_2 ,\could_multi_bursts.awaddr_buf[31]_i_10_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[3]),
        .Q(m_axi_OUTPUT_r_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[4]),
        .Q(m_axi_OUTPUT_r_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({m_axi_OUTPUT_r_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[5]),
        .Q(m_axi_OUTPUT_r_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[6]),
        .Q(m_axi_OUTPUT_r_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[7]),
        .Q(m_axi_OUTPUT_r_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[8]),
        .Q(m_axi_OUTPUT_r_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI(m_axi_OUTPUT_r_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_2 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[9]),
        .Q(m_axi_OUTPUT_r_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[0]),
        .Q(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[1]),
        .Q(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[2]),
        .Q(\m_axi_OUTPUT_r_AWLEN[3] [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[3]),
        .Q(\m_axi_OUTPUT_r_AWLEN[3] [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] ,\start_addr_reg_n_2_[1] ,\start_addr_reg_n_2_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1__0_n_2,end_addr_carry_i_2__0_n_2,end_addr_carry_i_3__0_n_2,end_addr_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_2),
        .CO({end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1__0_n_2,end_addr_carry__0_i_2__0_n_2,end_addr_carry__0_i_3__0_n_2,end_addr_carry__0_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__0_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_2),
        .CO({end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] ,\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1__0_n_2,end_addr_carry__1_i_2__0_n_2,end_addr_carry__1_i_3__0_n_2,end_addr_carry__1_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__1_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_2),
        .CO({end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5}),
        .CYINIT(1'b0),
        .DI(data[3:0]),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1__0_n_2,end_addr_carry__2_i_2__0_n_2,end_addr_carry__2_i_3__0_n_2,end_addr_carry__2_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(data[3]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(data[2]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(data[1]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(data[0]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__2_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_2),
        .CO({end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5}),
        .CYINIT(1'b0),
        .DI(data[7:4]),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1__0_n_2,end_addr_carry__3_i_2__0_n_2,end_addr_carry__3_i_3__0_n_2,end_addr_carry__3_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(data[7]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(data[6]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(data[5]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(data[4]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__3_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_2),
        .CO({end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5}),
        .CYINIT(1'b0),
        .DI(data[11:8]),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1__0_n_2,end_addr_carry__4_i_2__0_n_2,end_addr_carry__4_i_3__0_n_2,end_addr_carry__4_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(data[11]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(data[10]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(data[9]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(data[8]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__4_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_2),
        .CO({end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5}),
        .CYINIT(1'b0),
        .DI(data[15:12]),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1__0_n_2,end_addr_carry__5_i_2__0_n_2,end_addr_carry__5_i_3__0_n_2,end_addr_carry__5_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(data[15]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(data[14]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(data[13]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(data[12]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__5_i_4__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_2),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_3,end_addr_carry__6_n_4,end_addr_carry__6_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,data[18:16]}),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1__0_n_2,end_addr_carry__6_i_2__0_n_2,end_addr_carry__6_i_3__0_n_2,end_addr_carry__6_i_4__0_n_2}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(data[19]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(data[18]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(data[17]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4__0
       (.I0(data[16]),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry__6_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_2_[1] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_2_[0] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(end_addr_carry_i_4__0_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized1 fifo_resp
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_OUTPUT_r_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_OUTPUT_r_BVALID(m_axi_OUTPUT_r_BVALID),
        .next_loop(next_loop),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_13 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D[4:2]),
        .E(E),
        .Q(Q[5:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(buff_wdata_n_6),
        .ap_enable_reg_pp3_iter2_reg_0(\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ),
        .ap_enable_reg_pp3_iter3_reg(fifo_resp_to_user_n_7),
        .ap_enable_reg_pp3_iter3_reg_0(ap_enable_reg_pp3_iter3_reg),
        .ap_enable_reg_pp3_iter3_reg_1(ap_enable_reg_pp3_iter3_reg_0),
        .ap_reg_pp3_iter1_exitcond_reg_961(ap_reg_pp3_iter1_exitcond_reg_961),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(empty_n_reg),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg[0] ),
        .m_axi_OUTPUT_r_BREADY(m_axi_OUTPUT_r_BREADY),
        .\posx_assign_reg_346_reg[8] (\posx_assign_reg_346_reg[8] ),
        .push(push),
        .\reg_367_reg[0] (\reg_367_reg[0] ),
        .\sum1_i_reg_1010_reg[0] (\sum1_i_reg_1010_reg[0] ),
        .\tmp_12_reg_1078_reg[0] (\tmp_12_reg_1078_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_fifo__parameterized0 fifo_wreq
       (.O({fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17}),
        .Q(data),
        .S({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[31] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg({fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}),
        .fifo_wreq_valid_buf_reg_0(fifo_wreq_valid_buf_reg_n_2),
        .invalid_len_event_reg(fifo_wreq_n_5),
        .next_wreq(next_wreq),
        .p_74_in(p_74_in),
        .pop0(pop0),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25}),
        .\sect_cnt_reg[15] ({fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29}),
        .\sect_cnt_reg[18] (last_sect),
        .\sect_cnt_reg[19] ({fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33}),
        .\sect_cnt_reg[7] ({fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}),
        .\sect_cnt_reg_0__s_port_] (fifo_wreq_n_13),
        .\start_addr_reg[31] ({fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65}),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_4,first_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(sect_cnt_reg[18]),
        .I1(\start_addr_buf_reg_n_2_[30] ),
        .I2(\start_addr_buf_reg_n_2_[31] ),
        .I3(sect_cnt_reg[19]),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(sect_cnt_reg[16]),
        .I1(\start_addr_buf_reg_n_2_[28] ),
        .I2(sect_cnt_reg[15]),
        .I3(\start_addr_buf_reg_n_2_[27] ),
        .I4(sect_cnt_reg[17]),
        .I5(\start_addr_buf_reg_n_2_[29] ),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(sect_cnt_reg[13]),
        .I1(\start_addr_buf_reg_n_2_[25] ),
        .I2(sect_cnt_reg[12]),
        .I3(\start_addr_buf_reg_n_2_[24] ),
        .I4(sect_cnt_reg[14]),
        .I5(\start_addr_buf_reg_n_2_[26] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(sect_cnt_reg[10]),
        .I1(\start_addr_buf_reg_n_2_[22] ),
        .I2(sect_cnt_reg[9]),
        .I3(\start_addr_buf_reg_n_2_[21] ),
        .I4(sect_cnt_reg[11]),
        .I5(\start_addr_buf_reg_n_2_[23] ),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(sect_cnt_reg[7]),
        .I1(\start_addr_buf_reg_n_2_[19] ),
        .I2(sect_cnt_reg[6]),
        .I3(\start_addr_buf_reg_n_2_[18] ),
        .I4(sect_cnt_reg[8]),
        .I5(\start_addr_buf_reg_n_2_[20] ),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(sect_cnt_reg[4]),
        .I1(\start_addr_buf_reg_n_2_[16] ),
        .I2(sect_cnt_reg[3]),
        .I3(\start_addr_buf_reg_n_2_[15] ),
        .I4(sect_cnt_reg[5]),
        .I5(\start_addr_buf_reg_n_2_[17] ),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt_reg[1]),
        .I1(\start_addr_buf_reg_n_2_[13] ),
        .I2(sect_cnt_reg[0]),
        .I3(\start_addr_buf_reg_n_2_[12] ),
        .I4(sect_cnt_reg[2]),
        .I5(\start_addr_buf_reg_n_2_[14] ),
        .O(first_sect_carry_i_4__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_4,last_sect_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_OUTPUT_r_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__6),
        .O(m_axi_OUTPUT_r_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .S({buff_wdata_n_8,buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_2),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_4,p_0_out_carry__0_n_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry__0_n_9}),
        .S({1'b0,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_OUTPUT_r_m_axi_reg_slice rs_wreq
       (.D(D[0]),
        .\OUTPUT_addr_1_reg_1102_reg[31] (\OUTPUT_addr_1_reg_1102_reg[31] ),
        .\OUTPUT_addr_reg_1092_reg[31] (\OUTPUT_addr_reg_1092_reg[31] ),
        .Q({Q[5],Q[2:0]}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0_reg(ap_enable_reg_pp1_iter0_reg),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter1_reg_1(ap_enable_reg_pp3_iter1_reg_1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(buff_wdata_n_6),
        .ap_reg_ioackin_OUTPUT_r_AWREADY(ap_reg_ioackin_OUTPUT_r_AWREADY),
        .\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] (\ap_reg_pp3_iter1_posx_assign_reg_346_reg[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(fifo_resp_to_user_n_7),
        .\exitcond6_reg_903_reg[0] (\exitcond6_reg_903_reg[0] ),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg[0] ),
        .icmp_reg_1088(icmp_reg_1088),
        .\j_reg_995_reg[0] (\j_reg_995_reg[0] ),
        .\posx_assign_cast6_reg_965_reg[0] (\posx_assign_cast6_reg_965_reg[0] ),
        .\posx_assign_reg_346_reg[0] (\posx_assign_reg_346_reg[0] ),
        .\posx_assign_reg_346_reg[8] (\posx_assign_reg_346_reg[8] ),
        .\q_reg[31] (rs2f_wreq_data),
        .\res_reg_1045_reg[0] (\res_reg_1045_reg[0] ),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(rs2f_wreq_valid),
        .small_input_ce0(small_input_ce0),
        .small_input_ce1(small_input_ce1),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[12] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[13] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[14] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[15] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[16] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[17] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[18] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[19] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[20] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[21] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[22] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[23] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[24] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[25] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[26] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[27] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[28] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[29] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[30] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_2_[31] ),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_2_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_2_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_23),
        .Q(sect_cnt_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_22),
        .Q(sect_cnt_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_29),
        .Q(sect_cnt_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_28),
        .Q(sect_cnt_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_27),
        .Q(sect_cnt_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_26),
        .Q(sect_cnt_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_33),
        .Q(sect_cnt_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_32),
        .Q(sect_cnt_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_31),
        .Q(sect_cnt_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_30),
        .Q(sect_cnt_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_25),
        .Q(sect_cnt_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_13),
        .D(fifo_wreq_n_24),
        .Q(sect_cnt_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_53 ),
        .Q(\sect_end_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_52 ),
        .Q(\sect_end_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_74_in),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[0] ),
        .Q(\start_addr_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[0]),
        .Q(\start_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[1]),
        .Q(\start_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[2]),
        .Q(\start_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[3]),
        .Q(\start_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[4]),
        .Q(\start_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[5]),
        .Q(\start_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[6]),
        .Q(\start_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[7]),
        .Q(\start_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[1] ),
        .Q(\start_addr_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[8]),
        .Q(\start_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[9]),
        .Q(\start_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[10]),
        .Q(\start_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[11]),
        .Q(\start_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[12]),
        .Q(\start_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[13]),
        .Q(\start_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[14]),
        .Q(\start_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[15]),
        .Q(\start_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[16]),
        .Q(\start_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[17]),
        .Q(\start_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[18]),
        .Q(\start_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[19]),
        .Q(\start_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(data[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(data[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(data[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(data[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(data[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(data[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(data[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(data[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(data[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(data[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(data[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(data[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(data[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(data[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(data[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(data[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(data[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(data[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(data[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(data[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(\throttl_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(\throttl_cnt_reg[4] ),
        .I1(m_axi_OUTPUT_r_WVALID),
        .I2(m_axi_OUTPUT_r_WREADY),
        .I3(throttl_cnt10_out__4),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(AWVALID_Dummy),
        .I1(\m_axi_OUTPUT_r_AWLEN[3] [0]),
        .I2(\m_axi_OUTPUT_r_AWLEN[3] [1]),
        .I3(\m_axi_OUTPUT_r_AWLEN[3] [2]),
        .I4(\m_axi_OUTPUT_r_AWLEN[3] [3]),
        .I5(AWREADY_Dummy),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(wreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb
   (DOBDO,
    D,
    \sum1_i_reg_1010_reg[9] ,
    \res_reg_1045_reg[10] ,
    ram_reg,
    \j_reg_995_reg[9] ,
    \j_reg_995_reg[9]_0 ,
    ram_reg_0,
    \reg_367_reg[7] ,
    \posx_assign_reg_346_reg[1] ,
    ram_reg_1,
    \reg_372_reg[7] ,
    ap_clk,
    small_input_ce0,
    small_input_ce1,
    Q,
    WEA,
    WEBWE,
    \reg_367_reg[7]_0 ,
    S,
    \reg_367_reg[0] ,
    \reg_372_reg[7]_0 ,
    \small_input_load_6_reg_1025_reg[0] ,
    \posx_assign_reg_346_reg[9] ,
    k_reg_323,
    \ap_reg_pp0_iter1_indvar_reg_299_reg[11] ,
    k_1_reg_931_reg,
    \posx_assign_cast_reg_980_reg[9] ,
    \ap_CS_fsm_reg[25] ,
    ap_enable_reg_pp3_iter0,
    \j_reg_995_reg[9]_1 ,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    exitcond1_reg_927,
    O,
    empty_n_reg,
    ap_enable_reg_pp3_iter3_reg,
    \ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ,
    ap_enable_reg_pp3_iter1_reg,
    \exitcond_reg_961_reg[0] ,
    \posx_assign_cast6_reg_965_reg[0] ,
    CO,
    \posx_assign_cast6_reg_965_reg[0]_0 ,
    \posx_assign_cast6_reg_965_reg[0]_1 ,
    \posx_assign_cast6_reg_965_reg[9] ,
    \res_1_i_reg_1015_reg[8] ,
    \sum1_i_reg_1010_reg[9]_0 ,
    \small_input_load_6_reg_1025_reg[7] ,
    ap_enable_reg_pp2_iter2_reg);
  output [7:0]DOBDO;
  output [10:0]D;
  output [9:0]\sum1_i_reg_1010_reg[9] ;
  output [10:0]\res_reg_1045_reg[10] ;
  output ram_reg;
  output [4:0]\j_reg_995_reg[9] ;
  output \j_reg_995_reg[9]_0 ;
  output ram_reg_0;
  output [7:0]\reg_367_reg[7] ;
  output \posx_assign_reg_346_reg[1] ;
  output ram_reg_1;
  output [7:0]\reg_372_reg[7] ;
  input ap_clk;
  input small_input_ce0;
  input small_input_ce1;
  input [7:0]Q;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]\reg_367_reg[7]_0 ;
  input [0:0]S;
  input [0:0]\reg_367_reg[0] ;
  input [7:0]\reg_372_reg[7]_0 ;
  input [0:0]\small_input_load_6_reg_1025_reg[0] ;
  input [9:0]\posx_assign_reg_346_reg[9] ;
  input [11:0]k_reg_323;
  input [11:0]\ap_reg_pp0_iter1_indvar_reg_299_reg[11] ;
  input [8:0]k_1_reg_931_reg;
  input [9:0]\posx_assign_cast_reg_980_reg[9] ;
  input [4:0]\ap_CS_fsm_reg[25] ;
  input ap_enable_reg_pp3_iter0;
  input [9:0]\j_reg_995_reg[9]_1 ;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input exitcond1_reg_927;
  input [2:0]O;
  input empty_n_reg;
  input ap_enable_reg_pp3_iter3_reg;
  input [10:0]\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ;
  input ap_enable_reg_pp3_iter1_reg;
  input \exitcond_reg_961_reg[0] ;
  input [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  input [0:0]CO;
  input [3:0]\posx_assign_cast6_reg_965_reg[0]_0 ;
  input [3:0]\posx_assign_cast6_reg_965_reg[0]_1 ;
  input [0:0]\posx_assign_cast6_reg_965_reg[9] ;
  input [7:0]\res_1_i_reg_1015_reg[8] ;
  input [9:0]\sum1_i_reg_1010_reg[9]_0 ;
  input [7:0]\small_input_load_6_reg_1025_reg[7] ;
  input ap_enable_reg_pp2_iter2_reg;

  wire [0:0]CO;
  wire [10:0]D;
  wire [7:0]DOBDO;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [4:0]\ap_CS_fsm_reg[25] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter3_reg;
  wire [11:0]\ap_reg_pp0_iter1_indvar_reg_299_reg[11] ;
  wire [10:0]\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ;
  wire empty_n_reg;
  wire exitcond1_reg_927;
  wire \exitcond_reg_961_reg[0] ;
  wire [4:0]\j_reg_995_reg[9] ;
  wire \j_reg_995_reg[9]_0 ;
  wire [9:0]\j_reg_995_reg[9]_1 ;
  wire [8:0]k_1_reg_931_reg;
  wire [11:0]k_reg_323;
  wire [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  wire [3:0]\posx_assign_cast6_reg_965_reg[0]_0 ;
  wire [3:0]\posx_assign_cast6_reg_965_reg[0]_1 ;
  wire [0:0]\posx_assign_cast6_reg_965_reg[9] ;
  wire [9:0]\posx_assign_cast_reg_980_reg[9] ;
  wire \posx_assign_reg_346_reg[1] ;
  wire [9:0]\posx_assign_reg_346_reg[9] ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [0:0]\reg_367_reg[0] ;
  wire [7:0]\reg_367_reg[7] ;
  wire [7:0]\reg_367_reg[7]_0 ;
  wire [7:0]\reg_372_reg[7] ;
  wire [7:0]\reg_372_reg[7]_0 ;
  wire [7:0]\res_1_i_reg_1015_reg[8] ;
  wire [10:0]\res_reg_1045_reg[10] ;
  wire small_input_ce0;
  wire small_input_ce1;
  wire [0:0]\small_input_load_6_reg_1025_reg[0] ;
  wire [7:0]\small_input_load_6_reg_1025_reg[7] ;
  wire [9:0]\sum1_i_reg_1010_reg[9] ;
  wire [9:0]\sum1_i_reg_1010_reg[9]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram sobel_sw_new_smalbkb_ram_U
       (.CO(CO),
        .D(D),
        .DOBDO(DOBDO),
        .O(O),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter3_reg(ap_enable_reg_pp3_iter3_reg),
        .\ap_reg_pp0_iter1_indvar_reg_299_reg[11] (\ap_reg_pp0_iter1_indvar_reg_299_reg[11] ),
        .\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] (\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ),
        .empty_n_reg(empty_n_reg),
        .exitcond1_reg_927(exitcond1_reg_927),
        .\exitcond_reg_961_reg[0] (\exitcond_reg_961_reg[0] ),
        .\j_reg_995_reg[9] (\j_reg_995_reg[9] ),
        .\j_reg_995_reg[9]_0 (\j_reg_995_reg[9]_0 ),
        .\j_reg_995_reg[9]_1 (\j_reg_995_reg[9]_1 ),
        .k_1_reg_931_reg(k_1_reg_931_reg),
        .k_reg_323(k_reg_323),
        .\posx_assign_cast6_reg_965_reg[0] (\posx_assign_cast6_reg_965_reg[0] ),
        .\posx_assign_cast6_reg_965_reg[0]_0 (\posx_assign_cast6_reg_965_reg[0]_0 ),
        .\posx_assign_cast6_reg_965_reg[0]_1 (\posx_assign_cast6_reg_965_reg[0]_1 ),
        .\posx_assign_cast6_reg_965_reg[9] (\posx_assign_cast6_reg_965_reg[9] ),
        .\posx_assign_cast_reg_980_reg[9] (\posx_assign_cast_reg_980_reg[9] ),
        .\posx_assign_reg_346_reg[1] (\posx_assign_reg_346_reg[1] ),
        .\posx_assign_reg_346_reg[9] (\posx_assign_reg_346_reg[9] ),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .\reg_367_reg[0] (\reg_367_reg[0] ),
        .\reg_367_reg[7] (\reg_367_reg[7] ),
        .\reg_367_reg[7]_0 (\reg_367_reg[7]_0 ),
        .\reg_372_reg[7] (\reg_372_reg[7] ),
        .\reg_372_reg[7]_0 (\reg_372_reg[7]_0 ),
        .\res_1_i_reg_1015_reg[8] (\res_1_i_reg_1015_reg[8] ),
        .\res_reg_1045_reg[10] (\res_reg_1045_reg[10] ),
        .small_input_ce0(small_input_ce0),
        .small_input_ce1(small_input_ce1),
        .\small_input_load_6_reg_1025_reg[0] (\small_input_load_6_reg_1025_reg[0] ),
        .\small_input_load_6_reg_1025_reg[7] (\small_input_load_6_reg_1025_reg[7] ),
        .\sum1_i_reg_1010_reg[9] (\sum1_i_reg_1010_reg[9] ),
        .\sum1_i_reg_1010_reg[9]_0 (\sum1_i_reg_1010_reg[9]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_sw_new_smalbkb_ram
   (DOBDO,
    D,
    \sum1_i_reg_1010_reg[9] ,
    \res_reg_1045_reg[10] ,
    ram_reg_0,
    \j_reg_995_reg[9] ,
    \j_reg_995_reg[9]_0 ,
    ram_reg_1,
    \reg_367_reg[7] ,
    \posx_assign_reg_346_reg[1] ,
    ram_reg_2,
    \reg_372_reg[7] ,
    ap_clk,
    small_input_ce0,
    small_input_ce1,
    Q,
    WEA,
    WEBWE,
    \reg_367_reg[7]_0 ,
    S,
    \reg_367_reg[0] ,
    \reg_372_reg[7]_0 ,
    \small_input_load_6_reg_1025_reg[0] ,
    \posx_assign_reg_346_reg[9] ,
    k_reg_323,
    \ap_reg_pp0_iter1_indvar_reg_299_reg[11] ,
    k_1_reg_931_reg,
    \posx_assign_cast_reg_980_reg[9] ,
    \ap_CS_fsm_reg[25] ,
    ap_enable_reg_pp3_iter0,
    \j_reg_995_reg[9]_1 ,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    exitcond1_reg_927,
    O,
    empty_n_reg,
    ap_enable_reg_pp3_iter3_reg,
    \ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ,
    ap_enable_reg_pp3_iter1_reg,
    \exitcond_reg_961_reg[0] ,
    \posx_assign_cast6_reg_965_reg[0] ,
    CO,
    \posx_assign_cast6_reg_965_reg[0]_0 ,
    \posx_assign_cast6_reg_965_reg[0]_1 ,
    \posx_assign_cast6_reg_965_reg[9] ,
    \res_1_i_reg_1015_reg[8] ,
    \sum1_i_reg_1010_reg[9]_0 ,
    \small_input_load_6_reg_1025_reg[7] ,
    ap_enable_reg_pp2_iter2_reg);
  output [7:0]DOBDO;
  output [10:0]D;
  output [9:0]\sum1_i_reg_1010_reg[9] ;
  output [10:0]\res_reg_1045_reg[10] ;
  output ram_reg_0;
  output [4:0]\j_reg_995_reg[9] ;
  output \j_reg_995_reg[9]_0 ;
  output ram_reg_1;
  output [7:0]\reg_367_reg[7] ;
  output \posx_assign_reg_346_reg[1] ;
  output ram_reg_2;
  output [7:0]\reg_372_reg[7] ;
  input ap_clk;
  input small_input_ce0;
  input small_input_ce1;
  input [7:0]Q;
  input [0:0]WEA;
  input [0:0]WEBWE;
  input [7:0]\reg_367_reg[7]_0 ;
  input [0:0]S;
  input [0:0]\reg_367_reg[0] ;
  input [7:0]\reg_372_reg[7]_0 ;
  input [0:0]\small_input_load_6_reg_1025_reg[0] ;
  input [9:0]\posx_assign_reg_346_reg[9] ;
  input [11:0]k_reg_323;
  input [11:0]\ap_reg_pp0_iter1_indvar_reg_299_reg[11] ;
  input [8:0]k_1_reg_931_reg;
  input [9:0]\posx_assign_cast_reg_980_reg[9] ;
  input [4:0]\ap_CS_fsm_reg[25] ;
  input ap_enable_reg_pp3_iter0;
  input [9:0]\j_reg_995_reg[9]_1 ;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input exitcond1_reg_927;
  input [2:0]O;
  input empty_n_reg;
  input ap_enable_reg_pp3_iter3_reg;
  input [10:0]\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ;
  input ap_enable_reg_pp3_iter1_reg;
  input \exitcond_reg_961_reg[0] ;
  input [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  input [0:0]CO;
  input [3:0]\posx_assign_cast6_reg_965_reg[0]_0 ;
  input [3:0]\posx_assign_cast6_reg_965_reg[0]_1 ;
  input [0:0]\posx_assign_cast6_reg_965_reg[9] ;
  input [7:0]\res_1_i_reg_1015_reg[8] ;
  input [9:0]\sum1_i_reg_1010_reg[9]_0 ;
  input [7:0]\small_input_load_6_reg_1025_reg[7] ;
  input ap_enable_reg_pp2_iter2_reg;

  wire [0:0]CO;
  wire [10:0]D;
  wire [7:0]DOBDO;
  wire [2:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire [4:0]\ap_CS_fsm_reg[25] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter3_reg;
  wire [11:0]\ap_reg_pp0_iter1_indvar_reg_299_reg[11] ;
  wire [10:0]\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] ;
  wire empty_n_reg;
  wire exitcond1_reg_927;
  wire \exitcond_reg_961_reg[0] ;
  wire \j_reg_995[6]_i_2_n_2 ;
  wire [4:0]\j_reg_995_reg[9] ;
  wire \j_reg_995_reg[9]_0 ;
  wire [9:0]\j_reg_995_reg[9]_1 ;
  wire [8:0]k_1_reg_931_reg;
  wire [11:0]k_reg_323;
  wire [0:0]\posx_assign_cast6_reg_965_reg[0] ;
  wire [3:0]\posx_assign_cast6_reg_965_reg[0]_0 ;
  wire [3:0]\posx_assign_cast6_reg_965_reg[0]_1 ;
  wire [0:0]\posx_assign_cast6_reg_965_reg[9] ;
  wire [9:0]\posx_assign_cast_reg_980_reg[9] ;
  wire \posx_assign_reg_346_reg[1] ;
  wire [9:0]\posx_assign_reg_346_reg[9] ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_100_n_2;
  wire ram_reg_i_101_n_2;
  wire ram_reg_i_102_n_2;
  wire ram_reg_i_103_n_2;
  wire ram_reg_i_104_n_2;
  wire ram_reg_i_105_n_2;
  wire ram_reg_i_106_n_2;
  wire ram_reg_i_107_n_2;
  wire ram_reg_i_108_n_2;
  wire ram_reg_i_109_n_2;
  wire ram_reg_i_10_n_2;
  wire ram_reg_i_110_n_2;
  wire ram_reg_i_111_n_2;
  wire ram_reg_i_112_n_2;
  wire ram_reg_i_118_n_2;
  wire ram_reg_i_119_n_2;
  wire ram_reg_i_11_n_2;
  wire ram_reg_i_120_n_2;
  wire ram_reg_i_121_n_2;
  wire ram_reg_i_122_n_2;
  wire ram_reg_i_123_n_2;
  wire ram_reg_i_124_n_2;
  wire ram_reg_i_125_n_2;
  wire ram_reg_i_126_n_2;
  wire ram_reg_i_127_n_2;
  wire ram_reg_i_128_n_2;
  wire ram_reg_i_129_n_2;
  wire ram_reg_i_12_n_2;
  wire ram_reg_i_130_n_2;
  wire ram_reg_i_131_n_2;
  wire ram_reg_i_132_n_2;
  wire ram_reg_i_133_n_2;
  wire ram_reg_i_134_n_2;
  wire ram_reg_i_135_n_2;
  wire ram_reg_i_136_n_2;
  wire ram_reg_i_137_n_2;
  wire ram_reg_i_138_n_2;
  wire ram_reg_i_139_n_2;
  wire ram_reg_i_13_n_2;
  wire ram_reg_i_140_n_2;
  wire ram_reg_i_141_n_2;
  wire ram_reg_i_143_n_2;
  wire ram_reg_i_144_n_2;
  wire ram_reg_i_145_n_2;
  wire ram_reg_i_146_n_2;
  wire ram_reg_i_147_n_2;
  wire ram_reg_i_148_n_2;
  wire ram_reg_i_149_n_2;
  wire ram_reg_i_14_n_2;
  wire ram_reg_i_150_n_2;
  wire ram_reg_i_151_n_2;
  wire ram_reg_i_152_n_2;
  wire ram_reg_i_155_n_2;
  wire ram_reg_i_156_n_2;
  wire ram_reg_i_158_n_2;
  wire ram_reg_i_159_n_2;
  wire ram_reg_i_15_n_2;
  wire ram_reg_i_160_n_2;
  wire ram_reg_i_161_n_2;
  wire ram_reg_i_162_n_2;
  wire ram_reg_i_163_n_2;
  wire ram_reg_i_164_n_2;
  wire ram_reg_i_165_n_2;
  wire ram_reg_i_166_n_2;
  wire ram_reg_i_16_n_2;
  wire ram_reg_i_17_n_2;
  wire ram_reg_i_18_n_2;
  wire ram_reg_i_19_n_2;
  wire ram_reg_i_20_n_2;
  wire ram_reg_i_21_n_2;
  wire ram_reg_i_22_n_2;
  wire ram_reg_i_23_n_2;
  wire ram_reg_i_24_n_2;
  wire ram_reg_i_25_n_2;
  wire ram_reg_i_26_n_2;
  wire ram_reg_i_3_n_2;
  wire ram_reg_i_41_n_2;
  wire ram_reg_i_42_n_2;
  wire ram_reg_i_43_n_2;
  wire ram_reg_i_44_n_2;
  wire ram_reg_i_45_n_2;
  wire ram_reg_i_46_n_2;
  wire ram_reg_i_47_n_2;
  wire ram_reg_i_48_n_2;
  wire ram_reg_i_49_n_2;
  wire ram_reg_i_4_n_2;
  wire ram_reg_i_50_n_2;
  wire ram_reg_i_51_n_2;
  wire ram_reg_i_52_n_2;
  wire ram_reg_i_53_n_2;
  wire ram_reg_i_54_n_2;
  wire ram_reg_i_55_n_2;
  wire ram_reg_i_56_n_2;
  wire ram_reg_i_57_n_2;
  wire ram_reg_i_58_n_2;
  wire ram_reg_i_59_n_2;
  wire ram_reg_i_5_n_2;
  wire ram_reg_i_60_n_2;
  wire ram_reg_i_61_n_2;
  wire ram_reg_i_62_n_2;
  wire ram_reg_i_63_n_2;
  wire ram_reg_i_64_n_2;
  wire ram_reg_i_65_n_2;
  wire ram_reg_i_66_n_2;
  wire ram_reg_i_67_n_2;
  wire ram_reg_i_68_n_2;
  wire ram_reg_i_69_n_2;
  wire ram_reg_i_6_n_2;
  wire ram_reg_i_70_n_2;
  wire ram_reg_i_71_n_2;
  wire ram_reg_i_72_n_2;
  wire ram_reg_i_73_n_2;
  wire ram_reg_i_74_n_2;
  wire ram_reg_i_75_n_2;
  wire ram_reg_i_76_n_2;
  wire ram_reg_i_77_n_2;
  wire ram_reg_i_78_n_2;
  wire ram_reg_i_79_n_2;
  wire ram_reg_i_7_n_2;
  wire ram_reg_i_80_n_2;
  wire ram_reg_i_81_n_2;
  wire ram_reg_i_83_n_2;
  wire ram_reg_i_84_n_2;
  wire ram_reg_i_85_n_2;
  wire ram_reg_i_86_n_2;
  wire ram_reg_i_87_n_2;
  wire ram_reg_i_88_n_2;
  wire ram_reg_i_89_n_2;
  wire ram_reg_i_8_n_2;
  wire ram_reg_i_90_n_2;
  wire ram_reg_i_91_n_2;
  wire ram_reg_i_92_n_2;
  wire ram_reg_i_93_n_2;
  wire ram_reg_i_94_n_2;
  wire ram_reg_i_95_n_2;
  wire ram_reg_i_96_n_2;
  wire ram_reg_i_97_n_2;
  wire ram_reg_i_98_n_2;
  wire ram_reg_i_99_n_2;
  wire ram_reg_i_9_n_2;
  wire [0:0]\reg_367_reg[0] ;
  wire [7:0]\reg_367_reg[7] ;
  wire [7:0]\reg_367_reg[7]_0 ;
  wire [7:0]\reg_372_reg[7] ;
  wire [7:0]\reg_372_reg[7]_0 ;
  wire [7:0]\res_1_i_reg_1015_reg[8] ;
  wire \res_3_i_reg_1052[10]_i_2_n_2 ;
  wire \res_3_i_reg_1052[10]_i_3_n_2 ;
  wire \res_3_i_reg_1052[10]_i_4_n_2 ;
  wire \res_3_i_reg_1052[10]_i_5_n_2 ;
  wire \res_3_i_reg_1052[3]_i_2_n_2 ;
  wire \res_3_i_reg_1052[3]_i_3_n_2 ;
  wire \res_3_i_reg_1052[3]_i_4_n_2 ;
  wire \res_3_i_reg_1052[3]_i_5_n_2 ;
  wire \res_3_i_reg_1052[3]_i_6_n_2 ;
  wire \res_3_i_reg_1052[7]_i_2_n_2 ;
  wire \res_3_i_reg_1052[7]_i_3_n_2 ;
  wire \res_3_i_reg_1052[7]_i_4_n_2 ;
  wire \res_3_i_reg_1052[7]_i_5_n_2 ;
  wire \res_3_i_reg_1052[7]_i_6_n_2 ;
  wire \res_3_i_reg_1052[7]_i_7_n_2 ;
  wire \res_3_i_reg_1052[7]_i_8_n_2 ;
  wire \res_3_i_reg_1052[7]_i_9_n_2 ;
  wire \res_3_i_reg_1052_reg[10]_i_1_n_4 ;
  wire \res_3_i_reg_1052_reg[10]_i_1_n_5 ;
  wire \res_3_i_reg_1052_reg[3]_i_1_n_2 ;
  wire \res_3_i_reg_1052_reg[3]_i_1_n_3 ;
  wire \res_3_i_reg_1052_reg[3]_i_1_n_4 ;
  wire \res_3_i_reg_1052_reg[3]_i_1_n_5 ;
  wire \res_3_i_reg_1052_reg[7]_i_1_n_2 ;
  wire \res_3_i_reg_1052_reg[7]_i_1_n_3 ;
  wire \res_3_i_reg_1052_reg[7]_i_1_n_4 ;
  wire \res_3_i_reg_1052_reg[7]_i_1_n_5 ;
  wire \res_reg_1045[10]_i_2_n_2 ;
  wire \res_reg_1045[10]_i_3_n_2 ;
  wire \res_reg_1045[10]_i_4_n_2 ;
  wire \res_reg_1045[10]_i_5_n_2 ;
  wire \res_reg_1045[10]_i_6_n_2 ;
  wire \res_reg_1045[3]_i_10_n_2 ;
  wire \res_reg_1045[3]_i_2_n_2 ;
  wire \res_reg_1045[3]_i_3_n_2 ;
  wire \res_reg_1045[3]_i_4_n_2 ;
  wire \res_reg_1045[3]_i_5_n_2 ;
  wire \res_reg_1045[3]_i_6_n_2 ;
  wire \res_reg_1045[3]_i_7_n_2 ;
  wire \res_reg_1045[3]_i_9_n_2 ;
  wire \res_reg_1045[7]_i_10_n_2 ;
  wire \res_reg_1045[7]_i_11_n_2 ;
  wire \res_reg_1045[7]_i_12_n_2 ;
  wire \res_reg_1045[7]_i_13_n_2 ;
  wire \res_reg_1045[7]_i_2_n_2 ;
  wire \res_reg_1045[7]_i_3_n_2 ;
  wire \res_reg_1045[7]_i_4_n_2 ;
  wire \res_reg_1045[7]_i_5_n_2 ;
  wire \res_reg_1045[7]_i_6_n_2 ;
  wire \res_reg_1045[7]_i_7_n_2 ;
  wire \res_reg_1045[7]_i_8_n_2 ;
  wire \res_reg_1045[7]_i_9_n_2 ;
  wire [10:0]\res_reg_1045_reg[10] ;
  wire \res_reg_1045_reg[10]_i_1_n_4 ;
  wire \res_reg_1045_reg[10]_i_1_n_5 ;
  wire \res_reg_1045_reg[3]_i_1_n_2 ;
  wire \res_reg_1045_reg[3]_i_1_n_3 ;
  wire \res_reg_1045_reg[3]_i_1_n_4 ;
  wire \res_reg_1045_reg[3]_i_1_n_5 ;
  wire \res_reg_1045_reg[7]_i_1_n_2 ;
  wire \res_reg_1045_reg[7]_i_1_n_3 ;
  wire \res_reg_1045_reg[7]_i_1_n_4 ;
  wire \res_reg_1045_reg[7]_i_1_n_5 ;
  wire small_input_ce0;
  wire small_input_ce1;
  wire [7:0]small_input_d1;
  wire [0:0]\small_input_load_6_reg_1025_reg[0] ;
  wire [7:0]\small_input_load_6_reg_1025_reg[7] ;
  wire [7:0]small_input_q0;
  wire \sum1_i_reg_1010[3]_i_2_n_2 ;
  wire \sum1_i_reg_1010[3]_i_3_n_2 ;
  wire \sum1_i_reg_1010[3]_i_4_n_2 ;
  wire \sum1_i_reg_1010[3]_i_5_n_2 ;
  wire \sum1_i_reg_1010[3]_i_6_n_2 ;
  wire \sum1_i_reg_1010[7]_i_2_n_2 ;
  wire \sum1_i_reg_1010[7]_i_3_n_2 ;
  wire \sum1_i_reg_1010[7]_i_4_n_2 ;
  wire \sum1_i_reg_1010[7]_i_5_n_2 ;
  wire \sum1_i_reg_1010[7]_i_6_n_2 ;
  wire \sum1_i_reg_1010[7]_i_7_n_2 ;
  wire \sum1_i_reg_1010[7]_i_8_n_2 ;
  wire \sum1_i_reg_1010[7]_i_9_n_2 ;
  wire \sum1_i_reg_1010[9]_i_2_n_2 ;
  wire \sum1_i_reg_1010_reg[3]_i_1_n_2 ;
  wire \sum1_i_reg_1010_reg[3]_i_1_n_3 ;
  wire \sum1_i_reg_1010_reg[3]_i_1_n_4 ;
  wire \sum1_i_reg_1010_reg[3]_i_1_n_5 ;
  wire \sum1_i_reg_1010_reg[7]_i_1_n_2 ;
  wire \sum1_i_reg_1010_reg[7]_i_1_n_3 ;
  wire \sum1_i_reg_1010_reg[7]_i_1_n_4 ;
  wire \sum1_i_reg_1010_reg[7]_i_1_n_5 ;
  wire [9:0]\sum1_i_reg_1010_reg[9] ;
  wire [9:0]\sum1_i_reg_1010_reg[9]_0 ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:2]\NLW_res_3_i_reg_1052_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_res_3_i_reg_1052_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_res_reg_1045_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_res_reg_1045_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sum1_i_reg_1010_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sum1_i_reg_1010_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_995[1]_i_1 
       (.I0(\posx_assign_reg_346_reg[9] [0]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .O(\j_reg_995_reg[9] [0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_995[4]_i_1 
       (.I0(\posx_assign_reg_346_reg[9] [3]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(\posx_assign_reg_346_reg[9] [4]),
        .O(\j_reg_995_reg[9] [1]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_995[5]_i_1 
       (.I0(\posx_assign_reg_346_reg[9] [4]),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(\posx_assign_reg_346_reg[9] [1]),
        .I4(\posx_assign_reg_346_reg[9] [3]),
        .I5(\posx_assign_reg_346_reg[9] [5]),
        .O(\j_reg_995_reg[9] [2]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \j_reg_995[6]_i_1 
       (.I0(\posx_assign_reg_346_reg[9] [5]),
        .I1(\posx_assign_reg_346_reg[9] [3]),
        .I2(\j_reg_995[6]_i_2_n_2 ),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(\posx_assign_reg_346_reg[9] [4]),
        .I5(\posx_assign_reg_346_reg[9] [6]),
        .O(\j_reg_995_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \j_reg_995[6]_i_2 
       (.I0(\posx_assign_reg_346_reg[9] [0]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .O(\j_reg_995[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \j_reg_995[9]_i_2 
       (.I0(\posx_assign_reg_346_reg[9] [8]),
        .I1(\posx_assign_reg_346_reg[9] [6]),
        .I2(\j_reg_995_reg[9]_0 ),
        .I3(\posx_assign_reg_346_reg[9] [7]),
        .I4(\posx_assign_reg_346_reg[9] [9]),
        .O(\j_reg_995_reg[9] [4]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_reg_995[9]_i_3 
       (.I0(\posx_assign_reg_346_reg[9] [4]),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(\posx_assign_reg_346_reg[9] [1]),
        .I4(\posx_assign_reg_346_reg[9] [3]),
        .I5(\posx_assign_reg_346_reg[9] [5]),
        .O(\j_reg_995_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \posx_assign_reg_346[9]_i_3 
       (.I0(ap_enable_reg_pp3_iter1_reg),
        .I1(\exitcond_reg_961_reg[0] ),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .O(\posx_assign_reg_346_reg[1] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "24576" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({1'b1,ram_reg_i_3_n_2,ram_reg_i_4_n_2,ram_reg_i_5_n_2,ram_reg_i_6_n_2,ram_reg_i_7_n_2,ram_reg_i_8_n_2,ram_reg_i_9_n_2,ram_reg_i_10_n_2,ram_reg_i_11_n_2,ram_reg_i_12_n_2,ram_reg_i_13_n_2,ram_reg_i_14_n_2,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram_reg_i_15_n_2,ram_reg_i_16_n_2,ram_reg_i_17_n_2,ram_reg_i_18_n_2,ram_reg_i_19_n_2,ram_reg_i_20_n_2,ram_reg_i_21_n_2,ram_reg_i_22_n_2,ram_reg_i_23_n_2,ram_reg_i_24_n_2,ram_reg_i_25_n_2,ram_reg_i_26_n_2,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,small_input_d1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[31:8],small_input_q0}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(small_input_ce0),
        .ENBWREN(small_input_ce1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    ram_reg_i_10
       (.I0(ram_reg_i_61_n_2),
        .I1(ram_reg_i_62_n_2),
        .I2(k_1_reg_931_reg[4]),
        .I3(ram_reg_i_63_n_2),
        .I4(ram_reg_i_64_n_2),
        .I5(ram_reg_i_65_n_2),
        .O(ram_reg_i_10_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    ram_reg_i_100
       (.I0(ram_reg_i_155_n_2),
        .I1(\ap_CS_fsm_reg[25] [1]),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(ap_enable_reg_pp3_iter1_reg),
        .I4(\exitcond_reg_961_reg[0] ),
        .I5(ram_reg_i_109_n_2),
        .O(ram_reg_i_100_n_2));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAEA)) 
    ram_reg_i_101
       (.I0(ram_reg_i_87_n_2),
        .I1(ram_reg_i_83_n_2),
        .I2(k_reg_323[5]),
        .I3(ram_reg_i_110_n_2),
        .I4(ram_reg_i_156_n_2),
        .I5(\posx_assign_reg_346_reg[9] [5]),
        .O(ram_reg_i_101_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_102
       (.I0(\posx_assign_cast6_reg_965_reg[0]_0 [3]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [4]),
        .I4(ram_reg_i_158_n_2),
        .O(ram_reg_i_102_n_2));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAEA)) 
    ram_reg_i_103
       (.I0(ram_reg_i_87_n_2),
        .I1(ram_reg_i_83_n_2),
        .I2(k_reg_323[4]),
        .I3(ram_reg_i_110_n_2),
        .I4(ram_reg_i_138_n_2),
        .I5(\posx_assign_reg_346_reg[9] [4]),
        .O(ram_reg_i_103_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_104
       (.I0(\posx_assign_cast6_reg_965_reg[0]_0 [2]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [3]),
        .I4(ram_reg_i_159_n_2),
        .O(ram_reg_i_104_n_2));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAEA)) 
    ram_reg_i_105
       (.I0(ram_reg_i_87_n_2),
        .I1(ram_reg_i_83_n_2),
        .I2(k_reg_323[3]),
        .I3(ram_reg_i_110_n_2),
        .I4(ram_reg_i_160_n_2),
        .I5(\posx_assign_reg_346_reg[9] [3]),
        .O(ram_reg_i_105_n_2));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    ram_reg_i_106
       (.I0(\posx_assign_cast6_reg_965_reg[0]_0 [1]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [2]),
        .I4(\j_reg_995_reg[9]_1 [0]),
        .I5(\j_reg_995_reg[9]_1 [1]),
        .O(ram_reg_i_106_n_2));
  LUT6 #(
    .INIT(64'hFFC0C0C0C0C0EAEA)) 
    ram_reg_i_107
       (.I0(ram_reg_i_87_n_2),
        .I1(ram_reg_i_83_n_2),
        .I2(k_reg_323[2]),
        .I3(ram_reg_i_110_n_2),
        .I4(\posx_assign_reg_346_reg[9] [2]),
        .I5(\posx_assign_reg_346_reg[9] [1]),
        .O(ram_reg_i_107_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF909090)) 
    ram_reg_i_108
       (.I0(\j_reg_995_reg[9]_1 [0]),
        .I1(\j_reg_995_reg[9]_1 [1]),
        .I2(ram_reg_i_121_n_2),
        .I3(ram_reg_i_99_n_2),
        .I4(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [1]),
        .I5(ram_reg_i_161_n_2),
        .O(ram_reg_i_108_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    ram_reg_i_109
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(\ap_CS_fsm_reg[25] [4]),
        .I3(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_109_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    ram_reg_i_11
       (.I0(ram_reg_i_66_n_2),
        .I1(ram_reg_i_67_n_2),
        .I2(ram_reg_i_68_n_2),
        .I3(ram_reg_i_63_n_2),
        .I4(k_1_reg_931_reg[3]),
        .I5(ram_reg_i_69_n_2),
        .O(ram_reg_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    ram_reg_i_110
       (.I0(\ap_CS_fsm_reg[25] [3]),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\exitcond_reg_961_reg[0] ),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .O(ram_reg_i_110_n_2));
  LUT5 #(
    .INIT(32'hFF080808)) 
    ram_reg_i_111
       (.I0(ram_reg_i_162_n_2),
        .I1(\ap_CS_fsm_reg[25] [1]),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(k_reg_323[0]),
        .I4(ram_reg_i_83_n_2),
        .O(ram_reg_i_111_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAEA)) 
    ram_reg_i_112
       (.I0(ram_reg_i_87_n_2),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\ap_CS_fsm_reg[25] [4]),
        .I4(\posx_assign_cast6_reg_965_reg[0] ),
        .I5(ram_reg_i_163_n_2),
        .O(ram_reg_i_112_n_2));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_113
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(exitcond1_reg_927),
        .I2(\ap_CS_fsm_reg[25] [0]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_118
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .O(ram_reg_i_118_n_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_reg_i_119
       (.I0(\posx_assign_cast_reg_980_reg[9] [7]),
        .I1(ram_reg_i_53_n_2),
        .I2(\posx_assign_cast_reg_980_reg[9] [6]),
        .I3(\posx_assign_cast_reg_980_reg[9] [8]),
        .O(ram_reg_i_119_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF404)) 
    ram_reg_i_12
       (.I0(\posx_assign_reg_346_reg[9] [1]),
        .I1(ram_reg_i_70_n_2),
        .I2(\posx_assign_reg_346_reg[9] [2]),
        .I3(ram_reg_i_71_n_2),
        .I4(ram_reg_i_72_n_2),
        .I5(ram_reg_i_73_n_2),
        .O(ram_reg_i_12_n_2));
  LUT6 #(
    .INIT(64'hFFFF0000FE000000)) 
    ram_reg_i_120
       (.I0(\posx_assign_reg_346_reg[9] [7]),
        .I1(ram_reg_i_96_n_2),
        .I2(\posx_assign_reg_346_reg[9] [8]),
        .I3(ram_reg_i_124_n_2),
        .I4(\posx_assign_reg_346_reg[9] [9]),
        .I5(ram_reg_i_71_n_2),
        .O(ram_reg_i_120_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    ram_reg_i_121
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\ap_CS_fsm_reg[25] [4]),
        .I4(\posx_assign_reg_346_reg[1] ),
        .O(ram_reg_i_121_n_2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_122
       (.I0(\j_reg_995_reg[9]_1 [7]),
        .I1(ram_reg_i_132_n_2),
        .I2(\j_reg_995_reg[9]_1 [6]),
        .I3(\j_reg_995_reg[9]_1 [8]),
        .O(ram_reg_i_122_n_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_123
       (.I0(ram_reg_i_63_n_2),
        .I1(k_1_reg_931_reg[8]),
        .O(ram_reg_i_123_n_2));
  LUT6 #(
    .INIT(64'h00000000A888A8A8)) 
    ram_reg_i_124
       (.I0(ram_reg_i_118_n_2),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\exitcond_reg_961_reg[0] ),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .I5(\posx_assign_reg_346_reg[9] [0]),
        .O(ram_reg_i_124_n_2));
  LUT6 #(
    .INIT(64'hF8F888F88888F888)) 
    ram_reg_i_125
       (.I0(k_reg_323[8]),
        .I1(ram_reg_i_58_n_2),
        .I2(ram_reg_i_49_n_2),
        .I3(\posx_assign_reg_346_reg[9] [7]),
        .I4(ram_reg_i_164_n_2),
        .I5(\posx_assign_reg_346_reg[9] [8]),
        .O(ram_reg_i_125_n_2));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_126
       (.I0(\j_reg_995_reg[9]_1 [6]),
        .I1(ram_reg_i_132_n_2),
        .I2(\j_reg_995_reg[9]_1 [7]),
        .O(ram_reg_i_126_n_2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_127
       (.I0(ram_reg_i_63_n_2),
        .I1(k_1_reg_931_reg[7]),
        .O(ram_reg_i_127_n_2));
  LUT6 #(
    .INIT(64'hF8F888F88888F888)) 
    ram_reg_i_128
       (.I0(k_reg_323[7]),
        .I1(ram_reg_i_58_n_2),
        .I2(ram_reg_i_49_n_2),
        .I3(\posx_assign_reg_346_reg[9] [6]),
        .I4(\j_reg_995_reg[9]_0 ),
        .I5(\posx_assign_reg_346_reg[9] [7]),
        .O(ram_reg_i_128_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_129
       (.I0(ram_reg_i_132_n_2),
        .I1(\j_reg_995_reg[9]_1 [6]),
        .O(ram_reg_i_129_n_2));
  LUT6 #(
    .INIT(64'hFEFEFFFEFFFEFEFE)) 
    ram_reg_i_13
       (.I0(ram_reg_i_74_n_2),
        .I1(ram_reg_i_75_n_2),
        .I2(ram_reg_i_76_n_2),
        .I3(ram_reg_i_49_n_2),
        .I4(\posx_assign_reg_346_reg[9] [1]),
        .I5(\posx_assign_reg_346_reg[9] [0]),
        .O(ram_reg_i_13_n_2));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    ram_reg_i_130
       (.I0(ram_reg_i_53_n_2),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\posx_assign_cast_reg_980_reg[9] [6]),
        .I4(k_1_reg_931_reg[6]),
        .I5(ram_reg_i_63_n_2),
        .O(ram_reg_i_130_n_2));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_i_131
       (.I0(ram_reg_i_53_n_2),
        .I1(ram_reg_i_43_n_2),
        .I2(\posx_assign_cast_reg_980_reg[9] [6]),
        .I3(ram_reg_i_124_n_2),
        .I4(ram_reg_i_133_n_2),
        .I5(\posx_assign_reg_346_reg[9] [6]),
        .O(ram_reg_i_131_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_132
       (.I0(\j_reg_995_reg[9]_1 [4]),
        .I1(\j_reg_995_reg[9]_1 [2]),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(\j_reg_995_reg[9]_1 [1]),
        .I4(\j_reg_995_reg[9]_1 [3]),
        .I5(\j_reg_995_reg[9]_1 [5]),
        .O(ram_reg_i_132_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_133
       (.I0(\posx_assign_reg_346_reg[9] [4]),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .I2(\posx_assign_reg_346_reg[9] [1]),
        .I3(\posx_assign_reg_346_reg[9] [3]),
        .I4(\posx_assign_reg_346_reg[9] [5]),
        .O(ram_reg_i_133_n_2));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    ram_reg_i_134
       (.I0(ram_reg_i_165_n_2),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\posx_assign_cast_reg_980_reg[9] [5]),
        .I4(k_1_reg_931_reg[5]),
        .I5(ram_reg_i_63_n_2),
        .O(ram_reg_i_134_n_2));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_i_135
       (.I0(ram_reg_i_165_n_2),
        .I1(ram_reg_i_43_n_2),
        .I2(\posx_assign_cast_reg_980_reg[9] [5]),
        .I3(ram_reg_i_124_n_2),
        .I4(ram_reg_i_156_n_2),
        .I5(\posx_assign_reg_346_reg[9] [5]),
        .O(ram_reg_i_135_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_136
       (.I0(\j_reg_995_reg[9]_1 [3]),
        .I1(\j_reg_995_reg[9]_1 [1]),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(\j_reg_995_reg[9]_1 [2]),
        .I4(\j_reg_995_reg[9]_1 [4]),
        .O(ram_reg_i_136_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_i_137
       (.I0(\posx_assign_cast_reg_980_reg[9] [2]),
        .I1(\posx_assign_cast_reg_980_reg[9] [0]),
        .I2(\posx_assign_cast_reg_980_reg[9] [1]),
        .I3(\posx_assign_cast_reg_980_reg[9] [3]),
        .O(ram_reg_i_137_n_2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_138
       (.I0(\posx_assign_reg_346_reg[9] [2]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(\posx_assign_reg_346_reg[9] [3]),
        .O(ram_reg_i_138_n_2));
  LUT6 #(
    .INIT(64'h8F88888888888888)) 
    ram_reg_i_139
       (.I0(k_reg_323[4]),
        .I1(ram_reg_i_58_n_2),
        .I2(\ap_CS_fsm_reg[25] [4]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(\ap_CS_fsm_reg[25] [3]),
        .I5(\j_reg_995_reg[9] [1]),
        .O(ram_reg_i_139_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_14
       (.I0(ram_reg_i_77_n_2),
        .I1(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [0]),
        .I2(ram_reg_i_44_n_2),
        .I3(k_1_reg_931_reg[0]),
        .I4(ram_reg_i_63_n_2),
        .I5(ram_reg_i_78_n_2),
        .O(ram_reg_i_14_n_2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    ram_reg_i_140
       (.I0(\posx_assign_reg_346_reg[9] [3]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(\posx_assign_reg_346_reg[9] [2]),
        .I3(ram_reg_i_124_n_2),
        .O(ram_reg_i_140_n_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_i_141
       (.I0(\posx_assign_cast_reg_980_reg[9] [1]),
        .I1(\posx_assign_cast_reg_980_reg[9] [0]),
        .I2(\posx_assign_cast_reg_980_reg[9] [2]),
        .O(ram_reg_i_141_n_2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    ram_reg_i_142
       (.I0(ap_enable_reg_pp3_iter1_reg),
        .I1(\exitcond_reg_961_reg[0] ),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    ram_reg_i_143
       (.I0(k_1_reg_931_reg[2]),
        .I1(ram_reg_i_63_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [2]),
        .I4(\j_reg_995_reg[9]_1 [0]),
        .I5(\j_reg_995_reg[9]_1 [1]),
        .O(ram_reg_i_143_n_2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_144
       (.I0(\posx_assign_reg_346_reg[9] [1]),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .I2(ram_reg_i_124_n_2),
        .O(ram_reg_i_144_n_2));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_145
       (.I0(\posx_assign_cast_reg_980_reg[9] [0]),
        .I1(\posx_assign_cast_reg_980_reg[9] [1]),
        .O(ram_reg_i_145_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_146
       (.I0(exitcond1_reg_927),
        .I1(ap_enable_reg_pp1_iter1),
        .O(ram_reg_i_146_n_2));
  LUT6 #(
    .INIT(64'h0000000041000000)) 
    ram_reg_i_147
       (.I0(\posx_assign_reg_346_reg[1] ),
        .I1(\j_reg_995_reg[9]_1 [1]),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(\j_reg_995_reg[9] [0]),
        .I4(ram_reg_i_118_n_2),
        .I5(\ap_CS_fsm_reg[25] [2]),
        .O(ram_reg_i_147_n_2));
  LUT6 #(
    .INIT(64'h35530000FFFFFFFF)) 
    ram_reg_i_148
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(\posx_assign_reg_346_reg[9] [1]),
        .I3(\posx_assign_reg_346_reg[9] [0]),
        .I4(ram_reg_i_166_n_2),
        .I5(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_148_n_2));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_149
       (.I0(\ap_CS_fsm_reg[25] [0]),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(exitcond1_reg_927),
        .O(ram_reg_i_149_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCC40)) 
    ram_reg_i_15
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ram_reg_i_79_n_2),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\ap_CS_fsm_reg[25] [4]),
        .I5(ram_reg_i_80_n_2),
        .O(ram_reg_i_15_n_2));
  LUT6 #(
    .INIT(64'h00000000FFD00000)) 
    ram_reg_i_150
       (.I0(ap_enable_reg_pp3_iter1_reg),
        .I1(\exitcond_reg_961_reg[0] ),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [2]),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(\ap_CS_fsm_reg[25] [4]),
        .O(ram_reg_i_150_n_2));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h09)) 
    ram_reg_i_151
       (.I0(\posx_assign_reg_346_reg[9] [0]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(\ap_CS_fsm_reg[25] [3]),
        .O(ram_reg_i_151_n_2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_152
       (.I0(\posx_assign_reg_346_reg[9] [9]),
        .I1(\posx_assign_reg_346_reg[9] [7]),
        .I2(ram_reg_i_96_n_2),
        .I3(\posx_assign_reg_346_reg[9] [8]),
        .I4(\posx_assign_reg_346_reg[9] [0]),
        .O(ram_reg_i_152_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_155
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .O(ram_reg_i_155_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_156
       (.I0(\posx_assign_reg_346_reg[9] [3]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(\posx_assign_reg_346_reg[9] [2]),
        .I3(\posx_assign_reg_346_reg[9] [4]),
        .O(ram_reg_i_156_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_158
       (.I0(\j_reg_995_reg[9]_1 [2]),
        .I1(\j_reg_995_reg[9]_1 [0]),
        .I2(\j_reg_995_reg[9]_1 [1]),
        .I3(\j_reg_995_reg[9]_1 [3]),
        .O(ram_reg_i_158_n_2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_159
       (.I0(\j_reg_995_reg[9]_1 [1]),
        .I1(\j_reg_995_reg[9]_1 [0]),
        .I2(\j_reg_995_reg[9]_1 [2]),
        .O(ram_reg_i_159_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_16
       (.I0(ram_reg_i_81_n_2),
        .I1(CO),
        .I2(ram_reg_i_49_n_2),
        .I3(k_reg_323[10]),
        .I4(ram_reg_i_83_n_2),
        .I5(ram_reg_i_84_n_2),
        .O(ram_reg_i_16_n_2));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_160
       (.I0(\posx_assign_reg_346_reg[9] [1]),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .O(ram_reg_i_160_n_2));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    ram_reg_i_161
       (.I0(\posx_assign_cast6_reg_965_reg[0]_0 [0]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(k_reg_323[1]),
        .I5(ram_reg_i_83_n_2),
        .O(ram_reg_i_161_n_2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_162
       (.I0(\posx_assign_reg_346_reg[9] [0]),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .I2(\ap_CS_fsm_reg[25] [3]),
        .I3(\ap_CS_fsm_reg[25] [4]),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_162_n_2));
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_163
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(\j_reg_995_reg[9]_1 [0]),
        .I4(\posx_assign_reg_346_reg[1] ),
        .O(ram_reg_i_163_n_2));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    ram_reg_i_164
       (.I0(\posx_assign_reg_346_reg[9] [5]),
        .I1(\posx_assign_reg_346_reg[9] [3]),
        .I2(\j_reg_995[6]_i_2_n_2 ),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(\posx_assign_reg_346_reg[9] [4]),
        .I5(\posx_assign_reg_346_reg[9] [6]),
        .O(ram_reg_i_164_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_reg_i_165
       (.I0(\posx_assign_cast_reg_980_reg[9] [3]),
        .I1(\posx_assign_cast_reg_980_reg[9] [1]),
        .I2(\posx_assign_cast_reg_980_reg[9] [0]),
        .I3(\posx_assign_cast_reg_980_reg[9] [2]),
        .I4(\posx_assign_cast_reg_980_reg[9] [4]),
        .O(ram_reg_i_165_n_2));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_166
       (.I0(\ap_CS_fsm_reg[25] [1]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .O(ram_reg_i_166_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    ram_reg_i_17
       (.I0(ram_reg_i_85_n_2),
        .I1(k_reg_323[9]),
        .I2(ram_reg_i_83_n_2),
        .I3(ram_reg_i_86_n_2),
        .I4(ram_reg_i_87_n_2),
        .I5(ram_reg_i_88_n_2),
        .O(ram_reg_i_17_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    ram_reg_i_18
       (.I0(ram_reg_i_89_n_2),
        .I1(k_reg_323[8]),
        .I2(ram_reg_i_83_n_2),
        .I3(ram_reg_i_90_n_2),
        .I4(ram_reg_i_87_n_2),
        .I5(ram_reg_i_91_n_2),
        .O(ram_reg_i_18_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    ram_reg_i_19
       (.I0(ram_reg_i_92_n_2),
        .I1(k_reg_323[7]),
        .I2(ram_reg_i_83_n_2),
        .I3(ram_reg_i_93_n_2),
        .I4(ram_reg_i_87_n_2),
        .I5(ram_reg_i_94_n_2),
        .O(ram_reg_i_19_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    ram_reg_i_20
       (.I0(ram_reg_i_95_n_2),
        .I1(k_reg_323[6]),
        .I2(ram_reg_i_83_n_2),
        .I3(ram_reg_i_96_n_2),
        .I4(ram_reg_i_87_n_2),
        .I5(ram_reg_i_97_n_2),
        .O(ram_reg_i_20_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_21
       (.I0(ram_reg_i_98_n_2),
        .I1(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [5]),
        .I2(ram_reg_i_99_n_2),
        .I3(\posx_assign_reg_346_reg[9] [5]),
        .I4(ram_reg_i_100_n_2),
        .I5(ram_reg_i_101_n_2),
        .O(ram_reg_i_21_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_22
       (.I0(ram_reg_i_102_n_2),
        .I1(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [4]),
        .I2(ram_reg_i_99_n_2),
        .I3(\posx_assign_reg_346_reg[9] [4]),
        .I4(ram_reg_i_100_n_2),
        .I5(ram_reg_i_103_n_2),
        .O(ram_reg_i_22_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_23
       (.I0(ram_reg_i_104_n_2),
        .I1(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [3]),
        .I2(ram_reg_i_99_n_2),
        .I3(\posx_assign_reg_346_reg[9] [3]),
        .I4(ram_reg_i_100_n_2),
        .I5(ram_reg_i_105_n_2),
        .O(ram_reg_i_23_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    ram_reg_i_24
       (.I0(ram_reg_i_106_n_2),
        .I1(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [2]),
        .I2(ram_reg_i_99_n_2),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(ram_reg_i_100_n_2),
        .I5(ram_reg_i_107_n_2),
        .O(ram_reg_i_24_n_2));
  LUT6 #(
    .INIT(64'hFFEFEFEFFAEAEAEA)) 
    ram_reg_i_25
       (.I0(ram_reg_i_108_n_2),
        .I1(ram_reg_i_109_n_2),
        .I2(\posx_assign_reg_346_reg[9] [1]),
        .I3(\posx_assign_reg_346_reg[9] [0]),
        .I4(ram_reg_i_110_n_2),
        .I5(ram_reg_i_87_n_2),
        .O(ram_reg_i_25_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ram_reg_i_26
       (.I0(\posx_assign_reg_346_reg[9] [0]),
        .I1(ram_reg_i_109_n_2),
        .I2(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [0]),
        .I3(ram_reg_i_99_n_2),
        .I4(ram_reg_i_111_n_2),
        .I5(ram_reg_i_112_n_2),
        .O(ram_reg_i_26_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(Q[7]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[7]),
        .O(small_input_d1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(Q[6]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[6]),
        .O(small_input_d1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[5]),
        .O(small_input_d1[5]));
  LUT5 #(
    .INIT(32'hC0A0A0A0)) 
    ram_reg_i_3
       (.I0(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [11]),
        .I1(O[2]),
        .I2(ram_reg_i_41_n_2),
        .I3(\ap_CS_fsm_reg[25] [0]),
        .I4(ap_enable_reg_pp1_iter0),
        .O(ram_reg_i_3_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[4]),
        .O(small_input_d1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[3]),
        .O(small_input_d1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[2]),
        .O(small_input_d1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[1]),
        .O(small_input_d1[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp2_iter2_reg),
        .I2(small_input_q0[0]),
        .O(small_input_d1[0]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_37
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm_reg[25] [0]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    ram_reg_i_4
       (.I0(ram_reg_i_42_n_2),
        .I1(\posx_assign_cast_reg_980_reg[9] [9]),
        .I2(ram_reg_i_43_n_2),
        .I3(ram_reg_i_44_n_2),
        .I4(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [10]),
        .I5(ram_reg_i_45_n_2),
        .O(ram_reg_i_4_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    ram_reg_i_41
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [4]),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_41_n_2));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    ram_reg_i_42
       (.I0(ram_reg_i_118_n_2),
        .I1(\ap_CS_fsm_reg[25] [2]),
        .I2(\ap_CS_fsm_reg[25] [3]),
        .I3(\posx_assign_reg_346_reg[9] [0]),
        .I4(ram_reg_i_90_n_2),
        .I5(\posx_assign_reg_346_reg[9] [9]),
        .O(ram_reg_i_42_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_43
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .O(ram_reg_i_43_n_2));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    ram_reg_i_44
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .I5(ram_reg_0),
        .O(ram_reg_i_44_n_2));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    ram_reg_i_45
       (.I0(ram_reg_i_41_n_2),
        .I1(\ap_CS_fsm_reg[25] [0]),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(O[1]),
        .I4(ram_reg_i_43_n_2),
        .I5(ram_reg_i_119_n_2),
        .O(ram_reg_i_45_n_2));
  LUT6 #(
    .INIT(64'hEABAEABAFFFFEABA)) 
    ram_reg_i_46
       (.I0(ram_reg_i_120_n_2),
        .I1(\posx_assign_cast_reg_980_reg[9] [9]),
        .I2(ram_reg_i_43_n_2),
        .I3(ram_reg_i_119_n_2),
        .I4(ram_reg_i_70_n_2),
        .I5(ram_reg_i_86_n_2),
        .O(ram_reg_i_46_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_47
       (.I0(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [9]),
        .I1(ram_reg_i_44_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [9]),
        .I4(ram_reg_i_122_n_2),
        .O(ram_reg_i_47_n_2));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    ram_reg_i_48
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .I5(ram_reg_0),
        .O(ram_reg_i_48_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_i_49
       (.I0(\ap_CS_fsm_reg[25] [4]),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\ap_CS_fsm_reg[25] [3]),
        .O(ram_reg_i_49_n_2));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    ram_reg_i_5
       (.I0(ram_reg_i_46_n_2),
        .I1(ram_reg_i_47_n_2),
        .I2(O[0]),
        .I3(ram_reg_i_48_n_2),
        .I4(ram_reg_i_49_n_2),
        .I5(\j_reg_995_reg[9] [4]),
        .O(ram_reg_i_5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_50
       (.I0(\posx_assign_cast_reg_980_reg[9] [6]),
        .I1(ram_reg_i_53_n_2),
        .I2(\posx_assign_cast_reg_980_reg[9] [7]),
        .O(ram_reg_i_50_n_2));
  LUT6 #(
    .INIT(64'hFFAAFFBAFAAAAABA)) 
    ram_reg_i_51
       (.I0(ram_reg_i_123_n_2),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(ram_reg_i_124_n_2),
        .I3(\posx_assign_reg_346_reg[9] [8]),
        .I4(ram_reg_i_93_n_2),
        .I5(ram_reg_i_71_n_2),
        .O(ram_reg_i_51_n_2));
  LUT6 #(
    .INIT(64'hFFFFEBAAEBAAEBAA)) 
    ram_reg_i_52
       (.I0(ram_reg_i_125_n_2),
        .I1(ram_reg_i_126_n_2),
        .I2(\j_reg_995_reg[9]_1 [8]),
        .I3(ram_reg_i_121_n_2),
        .I4(ram_reg_i_44_n_2),
        .I5(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [8]),
        .O(ram_reg_i_52_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ram_reg_i_53
       (.I0(\posx_assign_cast_reg_980_reg[9] [4]),
        .I1(\posx_assign_cast_reg_980_reg[9] [2]),
        .I2(\posx_assign_cast_reg_980_reg[9] [0]),
        .I3(\posx_assign_cast_reg_980_reg[9] [1]),
        .I4(\posx_assign_cast_reg_980_reg[9] [3]),
        .I5(\posx_assign_cast_reg_980_reg[9] [5]),
        .O(ram_reg_i_53_n_2));
  LUT6 #(
    .INIT(64'hFFAAFFBAFAAAAABA)) 
    ram_reg_i_54
       (.I0(ram_reg_i_127_n_2),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .I2(ram_reg_i_124_n_2),
        .I3(\posx_assign_reg_346_reg[9] [7]),
        .I4(ram_reg_i_96_n_2),
        .I5(ram_reg_i_71_n_2),
        .O(ram_reg_i_54_n_2));
  LUT6 #(
    .INIT(64'hFFFFEBAAEBAAEBAA)) 
    ram_reg_i_55
       (.I0(ram_reg_i_128_n_2),
        .I1(ram_reg_i_129_n_2),
        .I2(\j_reg_995_reg[9]_1 [7]),
        .I3(ram_reg_i_121_n_2),
        .I4(ram_reg_i_44_n_2),
        .I5(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [7]),
        .O(ram_reg_i_55_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    ram_reg_i_56
       (.I0(\posx_assign_reg_346_reg[9] [6]),
        .I1(ram_reg_i_71_n_2),
        .I2(ram_reg_i_96_n_2),
        .I3(ram_reg_i_70_n_2),
        .I4(ram_reg_i_130_n_2),
        .I5(ram_reg_i_131_n_2),
        .O(ram_reg_i_56_n_2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_57
       (.I0(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [6]),
        .I1(ram_reg_i_44_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [6]),
        .I4(ram_reg_i_132_n_2),
        .O(ram_reg_i_57_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    ram_reg_i_58
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm_reg[25] [0]),
        .I2(ram_reg_i_41_n_2),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(exitcond1_reg_927),
        .O(ram_reg_i_58_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    ram_reg_i_59
       (.I0(\posx_assign_reg_346_reg[9] [5]),
        .I1(ram_reg_i_71_n_2),
        .I2(ram_reg_i_133_n_2),
        .I3(ram_reg_i_70_n_2),
        .I4(ram_reg_i_134_n_2),
        .I5(ram_reg_i_135_n_2),
        .O(ram_reg_i_59_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8040)) 
    ram_reg_i_6
       (.I0(ram_reg_i_50_n_2),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(\posx_assign_cast_reg_980_reg[9] [8]),
        .I4(ram_reg_i_51_n_2),
        .I5(ram_reg_i_52_n_2),
        .O(ram_reg_i_6_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_60
       (.I0(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [5]),
        .I1(ram_reg_i_44_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [5]),
        .I4(ram_reg_i_136_n_2),
        .O(ram_reg_i_60_n_2));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_i_61
       (.I0(ram_reg_i_137_n_2),
        .I1(ram_reg_i_43_n_2),
        .I2(\posx_assign_cast_reg_980_reg[9] [4]),
        .I3(ram_reg_i_124_n_2),
        .I4(ram_reg_i_138_n_2),
        .I5(\posx_assign_reg_346_reg[9] [4]),
        .O(ram_reg_i_61_n_2));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    ram_reg_i_62
       (.I0(ram_reg_i_139_n_2),
        .I1(ram_reg_i_44_n_2),
        .I2(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [4]),
        .I3(\posx_assign_cast_reg_980_reg[9] [4]),
        .I4(ram_reg_i_43_n_2),
        .I5(ram_reg_i_137_n_2),
        .O(ram_reg_i_62_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_i_63
       (.I0(exitcond1_reg_927),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm_reg[25] [0]),
        .I4(ram_reg_i_41_n_2),
        .O(ram_reg_i_63_n_2));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    ram_reg_i_64
       (.I0(\j_reg_995_reg[9]_1 [3]),
        .I1(\j_reg_995_reg[9]_1 [1]),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(\j_reg_995_reg[9]_1 [2]),
        .I4(\j_reg_995_reg[9]_1 [4]),
        .I5(ram_reg_i_121_n_2),
        .O(ram_reg_i_64_n_2));
  LUT6 #(
    .INIT(64'hAAAA0003AAAA0000)) 
    ram_reg_i_65
       (.I0(ram_reg_i_71_n_2),
        .I1(\posx_assign_reg_346_reg[9] [3]),
        .I2(\posx_assign_reg_346_reg[9] [1]),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(\posx_assign_reg_346_reg[9] [4]),
        .I5(ram_reg_i_70_n_2),
        .O(ram_reg_i_65_n_2));
  LUT6 #(
    .INIT(64'hFFFF001000000010)) 
    ram_reg_i_66
       (.I0(\posx_assign_reg_346_reg[9] [2]),
        .I1(\posx_assign_reg_346_reg[9] [1]),
        .I2(ram_reg_i_124_n_2),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\posx_assign_reg_346_reg[9] [3]),
        .I5(ram_reg_i_71_n_2),
        .O(ram_reg_i_66_n_2));
  LUT6 #(
    .INIT(64'hFFFFA208A208A208)) 
    ram_reg_i_67
       (.I0(ram_reg_i_49_n_2),
        .I1(\posx_assign_reg_346_reg[9] [2]),
        .I2(\j_reg_995[6]_i_2_n_2 ),
        .I3(\posx_assign_reg_346_reg[9] [3]),
        .I4(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [3]),
        .I5(ram_reg_i_44_n_2),
        .O(ram_reg_i_67_n_2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFE010000)) 
    ram_reg_i_68
       (.I0(\j_reg_995_reg[9]_1 [2]),
        .I1(\j_reg_995_reg[9]_1 [0]),
        .I2(\j_reg_995_reg[9]_1 [1]),
        .I3(\j_reg_995_reg[9]_1 [3]),
        .I4(ram_reg_i_121_n_2),
        .O(ram_reg_i_68_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAFFEAEA)) 
    ram_reg_i_69
       (.I0(ram_reg_i_140_n_2),
        .I1(ram_reg_i_58_n_2),
        .I2(k_reg_323[3]),
        .I3(\posx_assign_cast_reg_980_reg[9] [3]),
        .I4(ram_reg_i_43_n_2),
        .I5(ram_reg_i_141_n_2),
        .O(ram_reg_i_69_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB040)) 
    ram_reg_i_7
       (.I0(ram_reg_i_53_n_2),
        .I1(\posx_assign_cast_reg_980_reg[9] [6]),
        .I2(ram_reg_i_43_n_2),
        .I3(\posx_assign_cast_reg_980_reg[9] [7]),
        .I4(ram_reg_i_54_n_2),
        .I5(ram_reg_i_55_n_2),
        .O(ram_reg_i_7_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_70
       (.I0(ram_reg_i_124_n_2),
        .I1(\ap_CS_fsm_reg[25] [3]),
        .O(ram_reg_i_70_n_2));
  LUT6 #(
    .INIT(64'h0400040004000000)) 
    ram_reg_i_71
       (.I0(\ap_CS_fsm_reg[25] [3]),
        .I1(\posx_assign_reg_346_reg[9] [0]),
        .I2(\ap_CS_fsm_reg[25] [4]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .I5(ram_reg_2),
        .O(ram_reg_i_71_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF88F8888)) 
    ram_reg_i_72
       (.I0(ram_reg_i_44_n_2),
        .I1(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [2]),
        .I2(\posx_assign_reg_346_reg[9] [2]),
        .I3(\j_reg_995[6]_i_2_n_2 ),
        .I4(ram_reg_i_49_n_2),
        .I5(ram_reg_i_143_n_2),
        .O(ram_reg_i_72_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAFFEAEA)) 
    ram_reg_i_73
       (.I0(ram_reg_i_144_n_2),
        .I1(ram_reg_i_58_n_2),
        .I2(k_reg_323[2]),
        .I3(\posx_assign_cast_reg_980_reg[9] [2]),
        .I4(ram_reg_i_43_n_2),
        .I5(ram_reg_i_145_n_2),
        .O(ram_reg_i_73_n_2));
  LUT6 #(
    .INIT(64'hFFF0F8F0F0F0F8F0)) 
    ram_reg_i_74
       (.I0(ram_reg_i_146_n_2),
        .I1(k_reg_323[1]),
        .I2(ram_reg_i_147_n_2),
        .I3(ram_reg_i_148_n_2),
        .I4(ram_reg_0),
        .I5(\ap_reg_pp0_iter1_indvar_reg_299_reg[11] [1]),
        .O(ram_reg_i_74_n_2));
  LUT6 #(
    .INIT(64'hFF60606060606060)) 
    ram_reg_i_75
       (.I0(\posx_assign_cast_reg_980_reg[9] [1]),
        .I1(\posx_assign_cast_reg_980_reg[9] [0]),
        .I2(ram_reg_i_43_n_2),
        .I3(ram_reg_i_148_n_2),
        .I4(ram_reg_i_149_n_2),
        .I5(k_1_reg_931_reg[1]),
        .O(ram_reg_i_75_n_2));
  LUT6 #(
    .INIT(64'hFFFF800800000000)) 
    ram_reg_i_76
       (.I0(\ap_CS_fsm_reg[25] [1]),
        .I1(ram_reg_i_118_n_2),
        .I2(\j_reg_995_reg[9]_1 [0]),
        .I3(\j_reg_995_reg[9]_1 [1]),
        .I4(ram_reg_i_150_n_2),
        .I5(ram_reg_i_151_n_2),
        .O(ram_reg_i_76_n_2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    ram_reg_i_77
       (.I0(\posx_assign_cast_reg_980_reg[9] [0]),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(\ap_CS_fsm_reg[25] [4]),
        .I3(\j_reg_995_reg[9]_1 [0]),
        .I4(ram_reg_i_121_n_2),
        .O(ram_reg_i_77_n_2));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    ram_reg_i_78
       (.I0(ram_reg_i_124_n_2),
        .I1(ram_reg_i_49_n_2),
        .I2(\posx_assign_reg_346_reg[9] [0]),
        .I3(k_reg_323[0]),
        .I4(ram_reg_i_58_n_2),
        .O(ram_reg_i_78_n_2));
  LUT6 #(
    .INIT(64'hFFEF000000E00000)) 
    ram_reg_i_79
       (.I0(ram_reg_i_122_n_2),
        .I1(\j_reg_995_reg[9]_1 [9]),
        .I2(ap_enable_reg_pp3_iter1_reg),
        .I3(\exitcond_reg_961_reg[0] ),
        .I4(\ap_CS_fsm_reg[25] [1]),
        .I5(ram_reg_i_152_n_2),
        .O(ram_reg_i_79_n_2));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    ram_reg_i_8
       (.I0(ram_reg_i_56_n_2),
        .I1(ram_reg_i_57_n_2),
        .I2(k_reg_323[6]),
        .I3(ram_reg_i_58_n_2),
        .I4(ram_reg_i_49_n_2),
        .I5(\j_reg_995_reg[9] [3]),
        .O(ram_reg_i_8_n_2));
  LUT5 #(
    .INIT(32'h1F1F1F00)) 
    ram_reg_i_80
       (.I0(\ap_CS_fsm_reg[25] [2]),
        .I1(\ap_CS_fsm_reg[25] [1]),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(k_reg_323[11]),
        .I4(ap_enable_reg_pp2_iter2_reg),
        .O(ram_reg_i_80_n_2));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_81
       (.I0(ram_reg_i_121_n_2),
        .I1(\j_reg_995_reg[9]_1 [9]),
        .I2(\j_reg_995_reg[9]_1 [7]),
        .I3(ram_reg_i_132_n_2),
        .I4(\j_reg_995_reg[9]_1 [6]),
        .I5(\j_reg_995_reg[9]_1 [8]),
        .O(ram_reg_i_81_n_2));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    ram_reg_i_83
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .I5(ap_enable_reg_pp2_iter2_reg),
        .O(ram_reg_i_83_n_2));
  LUT5 #(
    .INIT(32'h888F8888)) 
    ram_reg_i_84
       (.I0(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [10]),
        .I1(ram_reg_i_99_n_2),
        .I2(ram_reg_i_90_n_2),
        .I3(\posx_assign_reg_346_reg[9] [9]),
        .I4(ram_reg_i_87_n_2),
        .O(ram_reg_i_84_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_85
       (.I0(\posx_assign_cast6_reg_965_reg[9] ),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [9]),
        .I4(ram_reg_i_122_n_2),
        .O(ram_reg_i_85_n_2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_86
       (.I0(\posx_assign_reg_346_reg[9] [8]),
        .I1(ram_reg_i_96_n_2),
        .I2(\posx_assign_reg_346_reg[9] [7]),
        .I3(\posx_assign_reg_346_reg[9] [9]),
        .O(ram_reg_i_86_n_2));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    ram_reg_i_87
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(\ap_CS_fsm_reg[25] [3]),
        .I3(\ap_CS_fsm_reg[25] [2]),
        .I4(\posx_assign_reg_346_reg[9] [0]),
        .I5(ram_reg_2),
        .O(ram_reg_i_87_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAC0C0C0C0)) 
    ram_reg_i_88
       (.I0(ram_reg_i_100_n_2),
        .I1(ram_reg_i_99_n_2),
        .I2(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [9]),
        .I3(ram_reg_i_90_n_2),
        .I4(ram_reg_i_110_n_2),
        .I5(\posx_assign_reg_346_reg[9] [9]),
        .O(ram_reg_i_88_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_89
       (.I0(\posx_assign_cast6_reg_965_reg[0]_1 [3]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [8]),
        .I4(ram_reg_i_126_n_2),
        .O(ram_reg_i_89_n_2));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    ram_reg_i_9
       (.I0(ram_reg_i_59_n_2),
        .I1(ram_reg_i_60_n_2),
        .I2(k_reg_323[5]),
        .I3(ram_reg_i_58_n_2),
        .I4(ram_reg_i_49_n_2),
        .I5(\j_reg_995_reg[9] [2]),
        .O(ram_reg_i_9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_90
       (.I0(\posx_assign_reg_346_reg[9] [7]),
        .I1(ram_reg_i_96_n_2),
        .I2(\posx_assign_reg_346_reg[9] [8]),
        .O(ram_reg_i_90_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAC0C0C0C0)) 
    ram_reg_i_91
       (.I0(ram_reg_i_100_n_2),
        .I1(ram_reg_i_99_n_2),
        .I2(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [8]),
        .I3(ram_reg_i_93_n_2),
        .I4(ram_reg_i_110_n_2),
        .I5(\posx_assign_reg_346_reg[9] [8]),
        .O(ram_reg_i_91_n_2));
  LUT6 #(
    .INIT(64'hF888F888F88888F8)) 
    ram_reg_i_92
       (.I0(\posx_assign_cast6_reg_965_reg[0]_1 [2]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [7]),
        .I4(ram_reg_i_132_n_2),
        .I5(\j_reg_995_reg[9]_1 [6]),
        .O(ram_reg_i_92_n_2));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_93
       (.I0(ram_reg_i_96_n_2),
        .I1(\posx_assign_reg_346_reg[9] [7]),
        .O(ram_reg_i_93_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAC0C0C0C0)) 
    ram_reg_i_94
       (.I0(ram_reg_i_100_n_2),
        .I1(ram_reg_i_99_n_2),
        .I2(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [7]),
        .I3(ram_reg_i_96_n_2),
        .I4(ram_reg_i_110_n_2),
        .I5(\posx_assign_reg_346_reg[9] [7]),
        .O(ram_reg_i_94_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_95
       (.I0(\posx_assign_cast6_reg_965_reg[0]_1 [1]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [6]),
        .I4(ram_reg_i_132_n_2),
        .O(ram_reg_i_95_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_96
       (.I0(\posx_assign_reg_346_reg[9] [5]),
        .I1(\posx_assign_reg_346_reg[9] [3]),
        .I2(\posx_assign_reg_346_reg[9] [1]),
        .I3(\posx_assign_reg_346_reg[9] [2]),
        .I4(\posx_assign_reg_346_reg[9] [4]),
        .I5(\posx_assign_reg_346_reg[9] [6]),
        .O(ram_reg_i_96_n_2));
  LUT6 #(
    .INIT(64'hFFEAEAEAC0C0C0C0)) 
    ram_reg_i_97
       (.I0(ram_reg_i_100_n_2),
        .I1(ram_reg_i_99_n_2),
        .I2(\ap_reg_pp2_iter1_tmp_9_reg_956_reg[10] [6]),
        .I3(ram_reg_i_133_n_2),
        .I4(ram_reg_i_110_n_2),
        .I5(\posx_assign_reg_346_reg[9] [6]),
        .O(ram_reg_i_97_n_2));
  LUT5 #(
    .INIT(32'hF88888F8)) 
    ram_reg_i_98
       (.I0(\posx_assign_cast6_reg_965_reg[0]_1 [0]),
        .I1(ram_reg_i_49_n_2),
        .I2(ram_reg_i_121_n_2),
        .I3(\j_reg_995_reg[9]_1 [5]),
        .I4(ram_reg_i_136_n_2),
        .O(ram_reg_i_98_n_2));
  LUT6 #(
    .INIT(64'h5555555700000000)) 
    ram_reg_i_99
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(\ap_CS_fsm_reg[25] [1]),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(\ap_CS_fsm_reg[25] [2]),
        .I5(ap_enable_reg_pp2_iter2_reg),
        .O(ram_reg_i_99_n_2));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[0]_i_1 
       (.I0(small_input_q0[0]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[0]),
        .O(\reg_367_reg[7] [0]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[1]_i_1 
       (.I0(small_input_q0[1]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[1]),
        .O(\reg_367_reg[7] [1]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[2]_i_1 
       (.I0(small_input_q0[2]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[2]),
        .O(\reg_367_reg[7] [2]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[3]_i_1 
       (.I0(small_input_q0[3]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[3]),
        .O(\reg_367_reg[7] [3]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[4]_i_1 
       (.I0(small_input_q0[4]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[4]),
        .O(\reg_367_reg[7] [4]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[5]_i_1 
       (.I0(small_input_q0[5]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[5]),
        .O(\reg_367_reg[7] [5]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[6]_i_1 
       (.I0(small_input_q0[6]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[6]),
        .O(\reg_367_reg[7] [6]));
  LUT5 #(
    .INIT(32'hEFAA20AA)) 
    \reg_367[7]_i_2 
       (.I0(small_input_q0[7]),
        .I1(empty_n_reg),
        .I2(ap_enable_reg_pp3_iter3_reg),
        .I3(\ap_CS_fsm_reg[25] [3]),
        .I4(DOBDO[7]),
        .O(\reg_367_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[0]_i_1 
       (.I0(small_input_q0[0]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[0]),
        .O(\reg_372_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[1]_i_1 
       (.I0(small_input_q0[1]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[1]),
        .O(\reg_372_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[2]_i_1 
       (.I0(small_input_q0[2]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[2]),
        .O(\reg_372_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[3]_i_1 
       (.I0(small_input_q0[3]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[3]),
        .O(\reg_372_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[4]_i_1 
       (.I0(small_input_q0[4]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[4]),
        .O(\reg_372_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[5]_i_1 
       (.I0(small_input_q0[5]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[5]),
        .O(\reg_372_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[6]_i_1 
       (.I0(small_input_q0[6]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[6]),
        .O(\reg_372_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_372[7]_i_2 
       (.I0(small_input_q0[7]),
        .I1(\ap_CS_fsm_reg[25] [4]),
        .I2(DOBDO[7]),
        .O(\reg_372_reg[7] [7]));
  LUT3 #(
    .INIT(8'h90)) 
    \res_3_i_reg_1052[10]_i_2 
       (.I0(\res_1_i_reg_1015_reg[8] [7]),
        .I1(DOBDO[7]),
        .I2(\reg_367_reg[7]_0 [7]),
        .O(\res_3_i_reg_1052[10]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \res_3_i_reg_1052[10]_i_3 
       (.I0(\res_1_i_reg_1015_reg[8] [7]),
        .I1(DOBDO[7]),
        .I2(\reg_367_reg[7]_0 [7]),
        .O(\res_3_i_reg_1052[10]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hBD)) 
    \res_3_i_reg_1052[10]_i_4 
       (.I0(\reg_367_reg[7]_0 [7]),
        .I1(\res_1_i_reg_1015_reg[8] [7]),
        .I2(DOBDO[7]),
        .O(\res_3_i_reg_1052[10]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \res_3_i_reg_1052[10]_i_5 
       (.I0(\reg_367_reg[7]_0 [7]),
        .I1(DOBDO[7]),
        .I2(\res_1_i_reg_1015_reg[8] [7]),
        .I3(\res_1_i_reg_1015_reg[8] [6]),
        .I4(\reg_367_reg[7]_0 [6]),
        .I5(DOBDO[6]),
        .O(\res_3_i_reg_1052[10]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_3_i_reg_1052[3]_i_2 
       (.I0(DOBDO[1]),
        .I1(\reg_367_reg[7]_0 [1]),
        .I2(\res_1_i_reg_1015_reg[8] [1]),
        .O(\res_3_i_reg_1052[3]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \res_3_i_reg_1052[3]_i_3 
       (.I0(\res_1_i_reg_1015_reg[8] [0]),
        .I1(DOBDO[0]),
        .O(\res_3_i_reg_1052[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \res_3_i_reg_1052[3]_i_4 
       (.I0(\res_1_i_reg_1015_reg[8] [1]),
        .I1(\reg_367_reg[7]_0 [1]),
        .I2(DOBDO[1]),
        .I3(DOBDO[2]),
        .I4(\reg_367_reg[7]_0 [2]),
        .I5(\res_1_i_reg_1015_reg[8] [2]),
        .O(\res_3_i_reg_1052[3]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \res_3_i_reg_1052[3]_i_5 
       (.I0(DOBDO[0]),
        .I1(\res_1_i_reg_1015_reg[8] [0]),
        .I2(DOBDO[1]),
        .I3(\reg_367_reg[7]_0 [1]),
        .I4(\res_1_i_reg_1015_reg[8] [1]),
        .O(\res_3_i_reg_1052[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \res_3_i_reg_1052[3]_i_6 
       (.I0(\res_1_i_reg_1015_reg[8] [0]),
        .I1(DOBDO[0]),
        .I2(\reg_367_reg[7]_0 [0]),
        .O(\res_3_i_reg_1052[3]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_3_i_reg_1052[7]_i_2 
       (.I0(DOBDO[5]),
        .I1(\reg_367_reg[7]_0 [5]),
        .I2(\res_1_i_reg_1015_reg[8] [5]),
        .O(\res_3_i_reg_1052[7]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_3_i_reg_1052[7]_i_3 
       (.I0(DOBDO[4]),
        .I1(\reg_367_reg[7]_0 [4]),
        .I2(\res_1_i_reg_1015_reg[8] [4]),
        .O(\res_3_i_reg_1052[7]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_3_i_reg_1052[7]_i_4 
       (.I0(DOBDO[3]),
        .I1(\reg_367_reg[7]_0 [3]),
        .I2(\res_1_i_reg_1015_reg[8] [3]),
        .O(\res_3_i_reg_1052[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \res_3_i_reg_1052[7]_i_5 
       (.I0(DOBDO[2]),
        .I1(\reg_367_reg[7]_0 [2]),
        .I2(\res_1_i_reg_1015_reg[8] [2]),
        .O(\res_3_i_reg_1052[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \res_3_i_reg_1052[7]_i_6 
       (.I0(\res_1_i_reg_1015_reg[8] [5]),
        .I1(\reg_367_reg[7]_0 [5]),
        .I2(DOBDO[5]),
        .I3(DOBDO[6]),
        .I4(\reg_367_reg[7]_0 [6]),
        .I5(\res_1_i_reg_1015_reg[8] [6]),
        .O(\res_3_i_reg_1052[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \res_3_i_reg_1052[7]_i_7 
       (.I0(\res_1_i_reg_1015_reg[8] [4]),
        .I1(\reg_367_reg[7]_0 [4]),
        .I2(DOBDO[4]),
        .I3(DOBDO[5]),
        .I4(\reg_367_reg[7]_0 [5]),
        .I5(\res_1_i_reg_1015_reg[8] [5]),
        .O(\res_3_i_reg_1052[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \res_3_i_reg_1052[7]_i_8 
       (.I0(\res_1_i_reg_1015_reg[8] [3]),
        .I1(\reg_367_reg[7]_0 [3]),
        .I2(DOBDO[3]),
        .I3(DOBDO[4]),
        .I4(\reg_367_reg[7]_0 [4]),
        .I5(\res_1_i_reg_1015_reg[8] [4]),
        .O(\res_3_i_reg_1052[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \res_3_i_reg_1052[7]_i_9 
       (.I0(\res_1_i_reg_1015_reg[8] [2]),
        .I1(\reg_367_reg[7]_0 [2]),
        .I2(DOBDO[2]),
        .I3(DOBDO[3]),
        .I4(\reg_367_reg[7]_0 [3]),
        .I5(\res_1_i_reg_1015_reg[8] [3]),
        .O(\res_3_i_reg_1052[7]_i_9_n_2 ));
  CARRY4 \res_3_i_reg_1052_reg[10]_i_1 
       (.CI(\res_3_i_reg_1052_reg[7]_i_1_n_2 ),
        .CO({\NLW_res_3_i_reg_1052_reg[10]_i_1_CO_UNCONNECTED [3:2],\res_3_i_reg_1052_reg[10]_i_1_n_4 ,\res_3_i_reg_1052_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\res_3_i_reg_1052[10]_i_2_n_2 ,\res_3_i_reg_1052[10]_i_3_n_2 }),
        .O({\NLW_res_3_i_reg_1052_reg[10]_i_1_O_UNCONNECTED [3],D[10:8]}),
        .S({1'b0,1'b1,\res_3_i_reg_1052[10]_i_4_n_2 ,\res_3_i_reg_1052[10]_i_5_n_2 }));
  CARRY4 \res_3_i_reg_1052_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\res_3_i_reg_1052_reg[3]_i_1_n_2 ,\res_3_i_reg_1052_reg[3]_i_1_n_3 ,\res_3_i_reg_1052_reg[3]_i_1_n_4 ,\res_3_i_reg_1052_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_3_i_reg_1052[3]_i_2_n_2 ,\res_3_i_reg_1052[3]_i_3_n_2 ,\reg_367_reg[7]_0 [0],1'b0}),
        .O(D[3:0]),
        .S({\res_3_i_reg_1052[3]_i_4_n_2 ,\res_3_i_reg_1052[3]_i_5_n_2 ,\res_3_i_reg_1052[3]_i_6_n_2 ,S}));
  CARRY4 \res_3_i_reg_1052_reg[7]_i_1 
       (.CI(\res_3_i_reg_1052_reg[3]_i_1_n_2 ),
        .CO({\res_3_i_reg_1052_reg[7]_i_1_n_2 ,\res_3_i_reg_1052_reg[7]_i_1_n_3 ,\res_3_i_reg_1052_reg[7]_i_1_n_4 ,\res_3_i_reg_1052_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_3_i_reg_1052[7]_i_2_n_2 ,\res_3_i_reg_1052[7]_i_3_n_2 ,\res_3_i_reg_1052[7]_i_4_n_2 ,\res_3_i_reg_1052[7]_i_5_n_2 }),
        .O(D[7:4]),
        .S({\res_3_i_reg_1052[7]_i_6_n_2 ,\res_3_i_reg_1052[7]_i_7_n_2 ,\res_3_i_reg_1052[7]_i_8_n_2 ,\res_3_i_reg_1052[7]_i_9_n_2 }));
  LUT5 #(
    .INIT(32'hD400FFD4)) 
    \res_reg_1045[10]_i_2 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [7]),
        .I1(small_input_q0[6]),
        .I2(\small_input_load_6_reg_1025_reg[7] [7]),
        .I3(small_input_q0[7]),
        .I4(\sum1_i_reg_1010_reg[9]_0 [8]),
        .O(\res_reg_1045[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFBBAA220)) 
    \res_reg_1045[10]_i_3 
       (.I0(\res_reg_1045[10]_i_6_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [6]),
        .I2(small_input_q0[5]),
        .I3(\small_input_load_6_reg_1025_reg[7] [6]),
        .I4(\reg_372_reg[7]_0 [7]),
        .O(\res_reg_1045[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hD444DDD42BBB222B)) 
    \res_reg_1045[10]_i_4 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [8]),
        .I1(small_input_q0[7]),
        .I2(\small_input_load_6_reg_1025_reg[7] [7]),
        .I3(small_input_q0[6]),
        .I4(\sum1_i_reg_1010_reg[9]_0 [7]),
        .I5(\sum1_i_reg_1010_reg[9]_0 [9]),
        .O(\res_reg_1045[10]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \res_reg_1045[10]_i_5 
       (.I0(\res_reg_1045[10]_i_3_n_2 ),
        .I1(small_input_q0[7]),
        .I2(\sum1_i_reg_1010_reg[9]_0 [8]),
        .I3(\sum1_i_reg_1010_reg[9]_0 [7]),
        .I4(small_input_q0[6]),
        .I5(\small_input_load_6_reg_1025_reg[7] [7]),
        .O(\res_reg_1045[10]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[10]_i_6 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [7]),
        .I1(\small_input_load_6_reg_1025_reg[7] [7]),
        .I2(small_input_q0[6]),
        .O(\res_reg_1045[10]_i_6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \res_reg_1045[3]_i_10 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [1]),
        .I1(\small_input_load_6_reg_1025_reg[7] [1]),
        .I2(small_input_q0[0]),
        .O(\res_reg_1045[3]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \res_reg_1045[3]_i_2 
       (.I0(\reg_372_reg[7]_0 [2]),
        .I1(\res_reg_1045[3]_i_9_n_2 ),
        .I2(\sum1_i_reg_1010_reg[9]_0 [1]),
        .I3(\small_input_load_6_reg_1025_reg[7] [1]),
        .I4(small_input_q0[0]),
        .O(\res_reg_1045[3]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \res_reg_1045[3]_i_3 
       (.I0(\res_reg_1045[3]_i_10_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [2]),
        .I2(\reg_372_reg[7]_0 [2]),
        .I3(\small_input_load_6_reg_1025_reg[7] [2]),
        .I4(small_input_q0[1]),
        .O(\res_reg_1045[3]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \res_reg_1045[3]_i_4 
       (.I0(\small_input_load_6_reg_1025_reg[7] [1]),
        .I1(small_input_q0[0]),
        .I2(\sum1_i_reg_1010_reg[9]_0 [1]),
        .I3(\reg_372_reg[7]_0 [1]),
        .O(\res_reg_1045[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \res_reg_1045[3]_i_5 
       (.I0(\res_reg_1045[3]_i_2_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [2]),
        .I2(small_input_q0[1]),
        .I3(\small_input_load_6_reg_1025_reg[7] [2]),
        .I4(\res_reg_1045[7]_i_13_n_2 ),
        .I5(\reg_372_reg[7]_0 [3]),
        .O(\res_reg_1045[3]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hA66A6AA6)) 
    \res_reg_1045[3]_i_6 
       (.I0(\res_reg_1045[3]_i_3_n_2 ),
        .I1(\reg_372_reg[7]_0 [1]),
        .I2(\sum1_i_reg_1010_reg[9]_0 [1]),
        .I3(small_input_q0[0]),
        .I4(\small_input_load_6_reg_1025_reg[7] [1]),
        .O(\res_reg_1045[3]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h6996699696696996)) 
    \res_reg_1045[3]_i_7 
       (.I0(\reg_372_reg[7]_0 [1]),
        .I1(\sum1_i_reg_1010_reg[9]_0 [1]),
        .I2(small_input_q0[0]),
        .I3(\small_input_load_6_reg_1025_reg[7] [1]),
        .I4(\sum1_i_reg_1010_reg[9]_0 [0]),
        .I5(\small_input_load_6_reg_1025_reg[7] [0]),
        .O(\res_reg_1045[3]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[3]_i_9 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [2]),
        .I1(\small_input_load_6_reg_1025_reg[7] [2]),
        .I2(small_input_q0[1]),
        .O(\res_reg_1045[3]_i_9_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[7]_i_10 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [6]),
        .I1(\small_input_load_6_reg_1025_reg[7] [6]),
        .I2(small_input_q0[5]),
        .O(\res_reg_1045[7]_i_10_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[7]_i_11 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [5]),
        .I1(\small_input_load_6_reg_1025_reg[7] [5]),
        .I2(small_input_q0[4]),
        .O(\res_reg_1045[7]_i_11_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[7]_i_12 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [4]),
        .I1(\small_input_load_6_reg_1025_reg[7] [4]),
        .I2(small_input_q0[3]),
        .O(\res_reg_1045[7]_i_12_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \res_reg_1045[7]_i_13 
       (.I0(\sum1_i_reg_1010_reg[9]_0 [3]),
        .I1(\small_input_load_6_reg_1025_reg[7] [3]),
        .I2(small_input_q0[2]),
        .O(\res_reg_1045[7]_i_13_n_2 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \res_reg_1045[7]_i_2 
       (.I0(\reg_372_reg[7]_0 [6]),
        .I1(\res_reg_1045[7]_i_10_n_2 ),
        .I2(\sum1_i_reg_1010_reg[9]_0 [5]),
        .I3(small_input_q0[4]),
        .I4(\small_input_load_6_reg_1025_reg[7] [5]),
        .O(\res_reg_1045[7]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \res_reg_1045[7]_i_3 
       (.I0(\reg_372_reg[7]_0 [5]),
        .I1(\res_reg_1045[7]_i_11_n_2 ),
        .I2(\sum1_i_reg_1010_reg[9]_0 [4]),
        .I3(small_input_q0[3]),
        .I4(\small_input_load_6_reg_1025_reg[7] [4]),
        .O(\res_reg_1045[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hEE8E8E88)) 
    \res_reg_1045[7]_i_4 
       (.I0(\reg_372_reg[7]_0 [4]),
        .I1(\res_reg_1045[7]_i_12_n_2 ),
        .I2(\sum1_i_reg_1010_reg[9]_0 [3]),
        .I3(small_input_q0[2]),
        .I4(\small_input_load_6_reg_1025_reg[7] [3]),
        .O(\res_reg_1045[7]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hFBBAA220)) 
    \res_reg_1045[7]_i_5 
       (.I0(\res_reg_1045[7]_i_13_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [2]),
        .I2(small_input_q0[1]),
        .I3(\small_input_load_6_reg_1025_reg[7] [2]),
        .I4(\reg_372_reg[7]_0 [3]),
        .O(\res_reg_1045[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \res_reg_1045[7]_i_6 
       (.I0(\res_reg_1045[7]_i_2_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [6]),
        .I2(small_input_q0[5]),
        .I3(\small_input_load_6_reg_1025_reg[7] [6]),
        .I4(\res_reg_1045[10]_i_6_n_2 ),
        .I5(\reg_372_reg[7]_0 [7]),
        .O(\res_reg_1045[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \res_reg_1045[7]_i_7 
       (.I0(\res_reg_1045[7]_i_3_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [5]),
        .I2(small_input_q0[4]),
        .I3(\small_input_load_6_reg_1025_reg[7] [5]),
        .I4(\res_reg_1045[7]_i_10_n_2 ),
        .I5(\reg_372_reg[7]_0 [6]),
        .O(\res_reg_1045[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \res_reg_1045[7]_i_8 
       (.I0(\res_reg_1045[7]_i_4_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [4]),
        .I2(small_input_q0[3]),
        .I3(\small_input_load_6_reg_1025_reg[7] [4]),
        .I4(\res_reg_1045[7]_i_11_n_2 ),
        .I5(\reg_372_reg[7]_0 [5]),
        .O(\res_reg_1045[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \res_reg_1045[7]_i_9 
       (.I0(\res_reg_1045[7]_i_5_n_2 ),
        .I1(\sum1_i_reg_1010_reg[9]_0 [3]),
        .I2(small_input_q0[2]),
        .I3(\small_input_load_6_reg_1025_reg[7] [3]),
        .I4(\res_reg_1045[7]_i_12_n_2 ),
        .I5(\reg_372_reg[7]_0 [4]),
        .O(\res_reg_1045[7]_i_9_n_2 ));
  CARRY4 \res_reg_1045_reg[10]_i_1 
       (.CI(\res_reg_1045_reg[7]_i_1_n_2 ),
        .CO({\NLW_res_reg_1045_reg[10]_i_1_CO_UNCONNECTED [3:2],\res_reg_1045_reg[10]_i_1_n_4 ,\res_reg_1045_reg[10]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\res_reg_1045[10]_i_2_n_2 ,\res_reg_1045[10]_i_3_n_2 }),
        .O({\NLW_res_reg_1045_reg[10]_i_1_O_UNCONNECTED [3],\res_reg_1045_reg[10] [10:8]}),
        .S({1'b0,1'b1,\res_reg_1045[10]_i_4_n_2 ,\res_reg_1045[10]_i_5_n_2 }));
  CARRY4 \res_reg_1045_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\res_reg_1045_reg[3]_i_1_n_2 ,\res_reg_1045_reg[3]_i_1_n_3 ,\res_reg_1045_reg[3]_i_1_n_4 ,\res_reg_1045_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_reg_1045[3]_i_2_n_2 ,\res_reg_1045[3]_i_3_n_2 ,\res_reg_1045[3]_i_4_n_2 ,\reg_372_reg[7]_0 [0]}),
        .O(\res_reg_1045_reg[10] [3:0]),
        .S({\res_reg_1045[3]_i_5_n_2 ,\res_reg_1045[3]_i_6_n_2 ,\res_reg_1045[3]_i_7_n_2 ,\small_input_load_6_reg_1025_reg[0] }));
  CARRY4 \res_reg_1045_reg[7]_i_1 
       (.CI(\res_reg_1045_reg[3]_i_1_n_2 ),
        .CO({\res_reg_1045_reg[7]_i_1_n_2 ,\res_reg_1045_reg[7]_i_1_n_3 ,\res_reg_1045_reg[7]_i_1_n_4 ,\res_reg_1045_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\res_reg_1045[7]_i_2_n_2 ,\res_reg_1045[7]_i_3_n_2 ,\res_reg_1045[7]_i_4_n_2 ,\res_reg_1045[7]_i_5_n_2 }),
        .O(\res_reg_1045_reg[10] [7:4]),
        .S({\res_reg_1045[7]_i_6_n_2 ,\res_reg_1045[7]_i_7_n_2 ,\res_reg_1045[7]_i_8_n_2 ,\res_reg_1045[7]_i_9_n_2 }));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum1_i_reg_1010[3]_i_2 
       (.I0(\reg_367_reg[7]_0 [2]),
        .I1(\reg_372_reg[7]_0 [2]),
        .I2(small_input_q0[1]),
        .O(\sum1_i_reg_1010[3]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum1_i_reg_1010[3]_i_3 
       (.I0(\reg_367_reg[7]_0 [2]),
        .I1(\reg_372_reg[7]_0 [2]),
        .I2(small_input_q0[1]),
        .O(\sum1_i_reg_1010[3]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum1_i_reg_1010[3]_i_4 
       (.I0(small_input_q0[1]),
        .I1(\reg_372_reg[7]_0 [2]),
        .I2(\reg_367_reg[7]_0 [2]),
        .I3(\reg_372_reg[7]_0 [3]),
        .I4(small_input_q0[2]),
        .I5(\reg_367_reg[7]_0 [3]),
        .O(\sum1_i_reg_1010[3]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \sum1_i_reg_1010[3]_i_5 
       (.I0(small_input_q0[1]),
        .I1(\reg_372_reg[7]_0 [2]),
        .I2(\reg_367_reg[7]_0 [2]),
        .I3(small_input_q0[0]),
        .I4(\reg_372_reg[7]_0 [1]),
        .O(\sum1_i_reg_1010[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \sum1_i_reg_1010[3]_i_6 
       (.I0(\reg_372_reg[7]_0 [1]),
        .I1(small_input_q0[0]),
        .I2(\reg_367_reg[7]_0 [1]),
        .O(\sum1_i_reg_1010[3]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum1_i_reg_1010[7]_i_2 
       (.I0(\reg_372_reg[7]_0 [6]),
        .I1(small_input_q0[5]),
        .I2(\reg_367_reg[7]_0 [6]),
        .O(\sum1_i_reg_1010[7]_i_2_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum1_i_reg_1010[7]_i_3 
       (.I0(\reg_372_reg[7]_0 [5]),
        .I1(small_input_q0[4]),
        .I2(\reg_367_reg[7]_0 [5]),
        .O(\sum1_i_reg_1010[7]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum1_i_reg_1010[7]_i_4 
       (.I0(\reg_372_reg[7]_0 [4]),
        .I1(small_input_q0[3]),
        .I2(\reg_367_reg[7]_0 [4]),
        .O(\sum1_i_reg_1010[7]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \sum1_i_reg_1010[7]_i_5 
       (.I0(\reg_372_reg[7]_0 [3]),
        .I1(small_input_q0[2]),
        .I2(\reg_367_reg[7]_0 [3]),
        .O(\sum1_i_reg_1010[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum1_i_reg_1010[7]_i_6 
       (.I0(\reg_367_reg[7]_0 [6]),
        .I1(small_input_q0[5]),
        .I2(\reg_372_reg[7]_0 [6]),
        .I3(\reg_372_reg[7]_0 [7]),
        .I4(small_input_q0[6]),
        .I5(\reg_367_reg[7]_0 [7]),
        .O(\sum1_i_reg_1010[7]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum1_i_reg_1010[7]_i_7 
       (.I0(\reg_367_reg[7]_0 [5]),
        .I1(small_input_q0[4]),
        .I2(\reg_372_reg[7]_0 [5]),
        .I3(\reg_372_reg[7]_0 [6]),
        .I4(small_input_q0[5]),
        .I5(\reg_367_reg[7]_0 [6]),
        .O(\sum1_i_reg_1010[7]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum1_i_reg_1010[7]_i_8 
       (.I0(\reg_367_reg[7]_0 [4]),
        .I1(small_input_q0[3]),
        .I2(\reg_372_reg[7]_0 [4]),
        .I3(\reg_372_reg[7]_0 [5]),
        .I4(small_input_q0[4]),
        .I5(\reg_367_reg[7]_0 [5]),
        .O(\sum1_i_reg_1010[7]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \sum1_i_reg_1010[7]_i_9 
       (.I0(\reg_367_reg[7]_0 [3]),
        .I1(small_input_q0[2]),
        .I2(\reg_372_reg[7]_0 [3]),
        .I3(\reg_372_reg[7]_0 [4]),
        .I4(small_input_q0[3]),
        .I5(\reg_367_reg[7]_0 [4]),
        .O(\sum1_i_reg_1010[7]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'h17E8)) 
    \sum1_i_reg_1010[9]_i_2 
       (.I0(\reg_367_reg[7]_0 [7]),
        .I1(small_input_q0[6]),
        .I2(\reg_372_reg[7]_0 [7]),
        .I3(small_input_q0[7]),
        .O(\sum1_i_reg_1010[9]_i_2_n_2 ));
  CARRY4 \sum1_i_reg_1010_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sum1_i_reg_1010_reg[3]_i_1_n_2 ,\sum1_i_reg_1010_reg[3]_i_1_n_3 ,\sum1_i_reg_1010_reg[3]_i_1_n_4 ,\sum1_i_reg_1010_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum1_i_reg_1010[3]_i_2_n_2 ,\sum1_i_reg_1010[3]_i_3_n_2 ,\reg_367_reg[7]_0 [1:0]}),
        .O(\sum1_i_reg_1010_reg[9] [3:0]),
        .S({\sum1_i_reg_1010[3]_i_4_n_2 ,\sum1_i_reg_1010[3]_i_5_n_2 ,\sum1_i_reg_1010[3]_i_6_n_2 ,\reg_367_reg[0] }));
  CARRY4 \sum1_i_reg_1010_reg[7]_i_1 
       (.CI(\sum1_i_reg_1010_reg[3]_i_1_n_2 ),
        .CO({\sum1_i_reg_1010_reg[7]_i_1_n_2 ,\sum1_i_reg_1010_reg[7]_i_1_n_3 ,\sum1_i_reg_1010_reg[7]_i_1_n_4 ,\sum1_i_reg_1010_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\sum1_i_reg_1010[7]_i_2_n_2 ,\sum1_i_reg_1010[7]_i_3_n_2 ,\sum1_i_reg_1010[7]_i_4_n_2 ,\sum1_i_reg_1010[7]_i_5_n_2 }),
        .O(\sum1_i_reg_1010_reg[9] [7:4]),
        .S({\sum1_i_reg_1010[7]_i_6_n_2 ,\sum1_i_reg_1010[7]_i_7_n_2 ,\sum1_i_reg_1010[7]_i_8_n_2 ,\sum1_i_reg_1010[7]_i_9_n_2 }));
  CARRY4 \sum1_i_reg_1010_reg[9]_i_1 
       (.CI(\sum1_i_reg_1010_reg[7]_i_1_n_2 ),
        .CO({\NLW_sum1_i_reg_1010_reg[9]_i_1_CO_UNCONNECTED [3:2],\sum1_i_reg_1010_reg[9] [9],\NLW_sum1_i_reg_1010_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,small_input_q0[7]}),
        .O({\NLW_sum1_i_reg_1010_reg[9]_i_1_O_UNCONNECTED [3:1],\sum1_i_reg_1010_reg[9] [8]}),
        .S({1'b0,1'b0,1'b1,\sum1_i_reg_1010[9]_i_2_n_2 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
