{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446779802421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Nios2Core2 EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"Nios2Core2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446779802515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446779802608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446779802608 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -73.0 degrees -75.0 degrees " "Can't achieve requested value -73.0 degrees for clock output Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -75.0 degrees" {  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 578 9695 10437 0 0 }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1446779802733 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 577 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446779802733 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -75 -1042 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-1042 ps) for Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 578 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446779802733 ""}  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 44 -1 0 } } { "" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 577 9695 10437 0 0 }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1446779802733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446779803093 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446779803843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446779803843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446779803843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446779803843 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446779803890 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446779803890 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446779803890 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1446779803890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446779803890 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446779804233 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446779806582 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446779806582 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446779806692 ""}
{ "Info" "ISTA_SDC_FOUND" "e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu.sdc " "Reading SDC File: 'e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1446779806707 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu2core:inst\|cpu2core_sdram:sdram\|m_addr\[8\] CLK " "Register cpu2core:inst\|cpu2core_sdram:sdram\|m_addr\[8\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1446779806817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1446779806817 "|Nios2Core2|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806973 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806973 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1446779806973 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446779806973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446779806973 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1446779806973 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1446779806973 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1446779806973 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1446779806973 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1446779806973 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 577 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 577 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 12056 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 8295 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 280 376 544 296 "RST" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 12535 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cpu2core:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 5873 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_cpu0:cpu0\|cpu2core_cpu0_cpu:cpu\|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci\|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node cpu2core:inst\|cpu2core_cpu0:cpu0\|cpu2core_cpu0_cpu:cpu\|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci\|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cpu2core:inst\|cpu2core_cpu0:cpu0\|cpu2core_cpu0_cpu:cpu\|cpu2core_cpu0_cpu_nios2_oci:the_cpu2core_cpu0_cpu_nios2_oci\|cpu2core_cpu0_cpu_nios2_oci_debug:the_cpu2core_cpu0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 2445 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 616 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_sdram:sdram\|active_cs_n~0 " "Destination node cpu2core:inst\|cpu2core_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/cpu2core/submodules/cpu2core_sdram.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 5928 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_sdram:sdram\|active_rnw~3 " "Destination node cpu2core:inst\|cpu2core_sdram:sdram\|active_rnw~3" {  } { { "db/ip/cpu2core/submodules/cpu2core_sdram.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 5942 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[0\] " "Destination node cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/cpu2core/submodules/cpu2core_sdram.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 1473 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[2\] " "Destination node cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/cpu2core/submodules/cpu2core_sdram.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 1471 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[1\] " "Destination node cpu2core:inst\|cpu2core_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/cpu2core/submodules/cpu2core_sdram.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/cpu2core_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 1472 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_synchronizer.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 4710 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cpu2core:inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446779807802 ""}  } { { "db/ip/cpu2core/submodules/altera_reset_controller.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 8295 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446779807802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446779809630 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446779809646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446779809646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446779809677 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446779809739 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1446779809739 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1446779809739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446779809739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446779809786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446779811646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446779811661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446779811661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446779811661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446779811661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1446779811661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "82 " "Created 82 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1446779811661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446779811661 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|pll1 clk\[1\] S_CLK~output " "PLL \"Core2PLL:PLL\|altpll:altpll_component\|Core2PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/core2pll_altpll.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/db/core2pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/program files/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Core2PLL.v" "" { Text "E:/MyProject/My_project/Altera/Niso2Core2/Core2PLL.v" 95 0 0 } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 56 -16 232 224 "PLL" "" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 128 232 408 144 "S_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1446779811865 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446779812208 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1446779812240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446779814725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446779817116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446779817241 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446779819679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446779819679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446779821869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446779825943 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446779825943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446779826973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446779826973 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1446779826973 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446779826973 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.18 " "Total time spent on timing analysis during the Fitter is 1.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446779827238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446779827379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446779828842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446779828967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446779830655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446779832584 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1446779833331 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_DATA0 3.3-V LVTTL H2 " "Pin E_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { E_DATA0 } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_DATA0" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 200 376 544 216 "E_DATA0" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 502 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1446779833394 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[15\] 3.3-V LVTTL G1 " "Pin S_D\[15\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[15] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[15\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[14\] 3.3-V LVTTL G2 " "Pin S_D\[14\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[14] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[14\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[13\] 3.3-V LVTTL F1 " "Pin S_D\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[13] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[13\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[12\] 3.3-V LVTTL F2 " "Pin S_D\[12\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[12] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[12\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[11\] 3.3-V LVTTL D1 " "Pin S_D\[11\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[11] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[11\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[10\] 3.3-V LVTTL C2 " "Pin S_D\[10\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[10] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[10\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 470 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[9\] 3.3-V LVTTL B1 " "Pin S_D\[9\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[9] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[9\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[8\] 3.3-V LVTTL A2 " "Pin S_D\[8\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[8] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[8\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 472 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[7\] 3.3-V LVTTL B13 " "Pin S_D\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[7] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[7\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[6\] 3.3-V LVTTL A13 " "Pin S_D\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[6] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[6\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[5\] 3.3-V LVTTL B12 " "Pin S_D\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[5] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[5\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 475 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[4\] 3.3-V LVTTL A12 " "Pin S_D\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[4] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[4\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 476 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[3\] 3.3-V LVTTL B11 " "Pin S_D\[3\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[3] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[3\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[2\] 3.3-V LVTTL A11 " "Pin S_D\[2\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[2] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[2\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[1\] 3.3-V LVTTL B10 " "Pin S_D\[1\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[1] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[1\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 479 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_D\[0\] 3.3-V LVTTL A10 " "Pin S_D\[0\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { S_D[0] } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_D\[0\]" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 400 368 544 416 "S_D" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL R9 " "Pin CLK uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 112 -184 -16 128 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 501 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST 3.3-V LVTTL M1 " "Pin RST uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { RST } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 280 376 544 296 "RST" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 503 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1446779833394 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_DATA0 3.3-V LVTTL H2 " "Pin E_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/14.1/quartus/bin64/pin_planner.ppl" { E_DATA0 } } } { "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_DATA0" } } } } { "qsys/Nios2Core2.bdf" "" { Schematic "E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf" { { 200 376 544 216 "E_DATA0" "" } } } } { "temporary_test_loc" "" { Generic "E:/MyProject/My_project/Altera/Niso2Core2/" { { 0 { 0 ""} 0 502 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446779833394 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1446779833394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.fit.smsg " "Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446779834024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1200 " "Peak virtual memory: 1200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446779836501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 11:17:16 2015 " "Processing ended: Fri Nov 06 11:17:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446779836501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446779836501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446779836501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446779836501 ""}
