//
// Module mopshub_lib.enc_8b10b_init.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:31:21 03/04/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module enc_8b10b_init( 
   // Port Declarations
   input   wire      AI, 
   output  wire      AO,     // -- Encoded out
   input   wire      BI, 
   output  wire      BO,     // -- Encoded out
   input   wire      CI, 
   output  wire      CO,     // -- Encoded out
   input   wire      DI, 
   output  wire      DO,     // -- Encoded out
   input   wire      EI, 
   output  wire      EO,     // -- Encoded out
   input   wire      FI, 
   output  wire      FO,     // -- Encoded out
   input   wire      GI, 
   output  wire      GO,     // -- Encoded out
   input   wire      HI,     // -- Unencoded input data
   output  wire      HO,     // -- Encoded out
   output  wire      IO,     // -- Encoded out
   output  wire      JO,     // -- Encoded out
   // --enaFall : in std_logic ;
   // --SBYTECLK : in std_logic ;	-- Master synchronous send byte clock
   input   wire      KI,     // -- Control (K) input(active high)
   input   wire      RESET,  // -- Global asynchronous reset (active high)
   input   wire      clk, 
   input   wire      ena
);


// Internal Declarations


// Local declarations

// Internal signal declarations


// Instances 
enc_8b10b U_0( 
   .RESET (RESET), 
   .clk   (clk), 
   .ena   (ena), 
   .KI    (KI), 
   .AI    (AI), 
   .BI    (BI), 
   .CI    (CI), 
   .DI    (DI), 
   .EI    (EI), 
   .FI    (FI), 
   .GI    (GI), 
   .HI    (HI), 
   .JO    (JO), 
   .HO    (HO), 
   .GO    (GO), 
   .FO    (FO), 
   .IO    (IO), 
   .EO    (EO), 
   .DO    (DO), 
   .CO    (CO), 
   .BO    (BO), 
   .AO    (AO)
); 


endmodule // enc_8b10b_init

