Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Tue Nov 18 23:59:41 2025
| Host              : cad115 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                Violations  
------  --------  -------------------------  ----------  
DPIR-2  Warning   Asynchronous driver check  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.442        0.000                      0                  343        0.026        0.000                      0                  343        0.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_design_1_clk_wiz_0_0  {0.000 19.998}       39.996          25.003          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       36.442        0.000                      0                  268        0.026        0.000                      0                  268       19.466        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       38.885        0.000                      0                   75        0.121        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.442ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.851ns (56.179%)  route 1.444ns (43.821%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[18])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<18>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<18>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<18>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.281     5.234    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[11]
    SLICE_X86Y120        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.324 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[11]_i_3/O
                         net (fo=1, routed)           0.181     5.505    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[11]
    SLICE_X90Y120        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     5.628 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[11]_i_1/O
                         net (fo=2, routed)           0.316     5.944    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[11]
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y117        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                 36.442    

Slack (MET) :             36.470ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.851ns (56.660%)  route 1.416ns (43.340%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[18])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<18>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<18>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<18>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.281     5.234    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[11]
    SLICE_X86Y120        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.324 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[11]_i_3/O
                         net (fo=1, routed)           0.181     5.505    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[11]
    SLICE_X90Y120        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     5.628 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[11]_i_1/O
                         net (fo=2, routed)           0.288     5.916    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[11]
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y117        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                 36.470    

Slack (MET) :             36.630ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 1.823ns (58.676%)  route 1.284ns (41.324%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[19])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<19>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<19>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<19>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.170     5.123    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[12]
    SLICE_X89Y122        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[12]_i_3/O
                         net (fo=1, routed)           0.084     5.357    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[12]
    SLICE_X89Y122        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.392 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[12]_i_1/O
                         net (fo=2, routed)           0.364     5.756    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[12]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 36.630    

Slack (MET) :             36.631ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 1.727ns (55.605%)  route 1.379ns (44.395%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[20])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<20>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<20>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<20>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.316     5.269    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[13]
    SLICE_X88Y120        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     5.306 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[13]_i_3/O
                         net (fo=1, routed)           0.089     5.395    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[13]
    SLICE_X88Y119        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.447 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[13]_i_1/O
                         net (fo=2, routed)           0.308     5.755    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[13]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                 36.631    

Slack (MET) :             36.651ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.823ns (59.076%)  route 1.263ns (40.924%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[19])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<19>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<19>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<19>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           0.170     5.123    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[12]
    SLICE_X89Y122        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[12]_i_3/O
                         net (fo=1, routed)           0.084     5.357    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[12]
    SLICE_X89Y122        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     5.392 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[12]_i_1/O
                         net (fo=2, routed)           0.343     5.735    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[12]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                 36.651    

Slack (MET) :             36.656ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.817ns (58.974%)  route 1.264ns (41.026%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[22])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<22>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<22>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<22>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.208     5.161    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[15]
    SLICE_X89Y123        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.251 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[15]_i_5/O
                         net (fo=1, routed)           0.037     5.288    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[15]
    SLICE_X89Y123        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.377 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[15]_i_2/O
                         net (fo=2, routed)           0.353     5.730    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[15]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 36.656    

Slack (MET) :             36.659ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.727ns (56.111%)  route 1.351ns (43.889%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[20])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<20>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<20>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<20>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[20]
                         net (fo=1, routed)           0.316     5.269    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[13]
    SLICE_X88Y120        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     5.306 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[13]_i_3/O
                         net (fo=1, routed)           0.089     5.395    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[13]
    SLICE_X88Y119        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.447 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[13]_i_1/O
                         net (fo=2, routed)           0.280     5.727    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[13]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                 36.659    

Slack (MET) :             36.676ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.817ns (59.360%)  route 1.244ns (40.640%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[22])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[22]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<22>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[22]_V_DATA[22])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[22]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<22>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[22]_ALU_OUT[22])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<22>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[22]
                         net (fo=1, routed)           0.208     5.161    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[15]
    SLICE_X89Y123        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     5.251 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[15]_i_5/O
                         net (fo=1, routed)           0.037     5.288    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[15]
    SLICE_X89Y123        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.377 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[15]_i_2/O
                         net (fo=2, routed)           0.333     5.710    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[15]
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y116        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                 36.676    

Slack (MET) :             36.685ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.887ns (61.872%)  route 1.163ns (38.128%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 42.975 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.533ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[8])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[8]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<8>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[8]_V_DATA[8])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[8]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<8>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[8]_ALU_OUT[8])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<8>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.267     5.220    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[1]
    SLICE_X89Y118        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.370 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[1]_i_3/O
                         net (fo=1, routed)           0.181     5.551    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[1]
    SLICE_X89Y118        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.650 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[1]_i_1/O
                         net (fo=1, routed)           0.049     5.699    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[1]
    SLICE_X89Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.254    42.975    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[1]/C
                         clock pessimism             -0.490    42.485    
                         clock uncertainty           -0.126    42.360    
    SLICE_X89Y118        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    42.385    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.385    
                         arrival time                          -5.699    
  -------------------------------------------------------------------
                         slack                                 36.685    

Slack (MET) :             36.690ns  (required time - arrival time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 1.851ns (60.752%)  route 1.196ns (39.248%))
  Logic Levels:           8  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT5=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 42.977 - 39.996 ) 
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.467ns (routing 0.586ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.533ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X86Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.728 f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[4]/Q
                         net (fo=3, routed)           0.666     3.394    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/B[4]
    DSP48E2_X17Y48       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[4]_B2_DATA[4])
                                                      0.151     3.545 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA_INST/B2_DATA[4]
                         net (fo=1, routed)           0.000     3.545    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_A_B_DATA.B2_DATA<4>
    DSP48E2_X17Y48       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[4]_B2B1[4])
                                                      0.073     3.618 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA_INST/B2B1[4]
                         net (fo=1, routed)           0.000     3.618    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_PREADD_DATA.B2B1<4>
    DSP48E2_X17Y48       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[4]_V[15])
                                                      0.609     4.227 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     4.227    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_MULTIPLIER.V<15>
    DSP48E2_X17Y48       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     4.273 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     4.273    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_M_DATA.V_DATA<15>
    DSP48E2_X17Y48       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     4.844 f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.844    design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_ALU.ALU_OUT<15>
    DSP48E2_X17Y48       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.953 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/MUL_raw_w/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.207     5.160    design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/P[8]
    SLICE_X89Y120        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.284 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/add_sub_sharing/c_out[8]_i_3/O
                         net (fo=1, routed)           0.037     5.321    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out_reg[8]
    SLICE_X89Y120        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.410 r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/c_out[8]_i_1/O
                         net (fo=2, routed)           0.286     5.696    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_2[8]
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.256    42.977    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/C
                         clock pessimism             -0.490    42.487    
                         clock uncertainty           -0.126    42.362    
    SLICE_X89Y117        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    42.387    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]
  -------------------------------------------------------------------
                         required time                         42.387    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 36.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.097ns (55.942%)  route 0.076ns (44.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.251ns (routing 0.533ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.425ns (routing 0.586ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.251     2.976    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X86Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.035 r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.063     3.099    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X87Y115        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.038     3.137 r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.013     3.150    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X87Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.425     2.607    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X87Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.455     3.062    
    SLICE_X87Y115        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.123    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.123    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.174%)  route 0.076ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Net Delay (Source):      1.308ns (routing 0.533ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.586ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.308     3.034    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X88Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.092 r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[2]/Q
                         net (fo=6, routed)           0.076     3.168    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[7]_0[2]
    SLICE_X89Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.494     2.676    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[10]/C
                         clock pessimism              0.401     3.078    
    SLICE_X89Y120        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.140    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.093ns (45.296%)  route 0.112ns (54.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Net Delay (Source):      1.247ns (routing 0.533ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.444ns (routing 0.586ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.247     2.973    design_1_i/Tiny_CPU_IP_0/inst/core/controller/CLK
    SLICE_X87Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y118        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.031 f  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[1]/Q
                         net (fo=8, routed)           0.076     3.107    design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r[1]
    SLICE_X88Y118        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     3.142 r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r[2]_i_1/O
                         net (fo=1, routed)           0.036     3.178    design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r[2]_i_1_n_0
    SLICE_X88Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.444     2.626    design_1_i/Tiny_CPU_IP_0/inst/core/controller/CLK
    SLICE_X88Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]/C
                         clock pessimism              0.455     3.081    
    SLICE_X88Y118        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.141    design_1_i/Tiny_CPU_IP_0/inst/core/controller/FSM_onehot_current_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.257%)  route 0.122ns (67.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.451ns
  Clock Net Delay (Source):      1.299ns (routing 0.533ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.586ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.299     3.024    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X88Y122        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.082 r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[0]/Q
                         net (fo=6, routed)           0.122     3.204    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[7]_0[0]
    SLICE_X90Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.467     2.649    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X90Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/C
                         clock pessimism              0.451     3.100    
    SLICE_X90Y120        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.162    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.798%)  route 0.036ns (37.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.788ns (routing 0.323ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.360ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.788     1.751    design_1_i/Tiny_CPU_IP_0/inst/TX/CLK
    SLICE_X86Y116        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.790 r  design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[0]/Q
                         net (fo=7, routed)           0.029     1.819    design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg_n_0_[0]
    SLICE_X86Y116        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     1.840 r  design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r[4]_i_1__0/O
                         net (fo=1, routed)           0.007     1.847    design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r[4]_i_1__0_n_0
    SLICE_X86Y116        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.894     1.511    design_1_i/Tiny_CPU_IP_0/inst/TX/CLK
    SLICE_X86Y116        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[4]/C
                         clock pessimism              0.246     1.757    
    SLICE_X86Y116        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.804    design_1_i/Tiny_CPU_IP_0/inst/TX/Clock_Count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_Data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.899ns (routing 0.360ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.796 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]/Q
                         net (fo=1, routed)           0.023     1.819    design_1_i/Tiny_CPU_IP_0/inst/core/alu/LED_out[0]
    SLICE_X89Y117        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.841 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/Tx_Data_r[0]_i_1/O
                         net (fo=1, routed)           0.016     1.857    design_1_i/Tiny_CPU_IP_0/inst/TX/D[0]
    SLICE_X89Y117        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_Data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.899     1.515    design_1_i/Tiny_CPU_IP_0/inst/TX/CLK
    SLICE_X89Y117        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_Data_r_reg[0]/C
                         clock pessimism              0.252     1.767    
    SLICE_X89Y117        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.813    design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_Data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.063ns (47.389%)  route 0.070ns (52.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.793ns (routing 0.323ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.360ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.793     1.756    design_1_i/Tiny_CPU_IP_0/inst/core/controller/CLK
    SLICE_X88Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y118        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.795 r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[0]/Q
                         net (fo=9, routed)           0.061     1.856    design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r[0]
    SLICE_X87Y118        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.024     1.880 r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r[2]_i_2/O
                         net (fo=1, routed)           0.009     1.889    design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r[2]_i_2_n_0
    SLICE_X87Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.894     1.510    design_1_i/Tiny_CPU_IP_0/inst/core/controller/CLK
    SLICE_X87Y118        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]/C
                         clock pessimism              0.287     1.798    
    SLICE_X87Y118        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.845    design_1_i/Tiny_CPU_IP_0/inst/core/controller/load_counter_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.061ns (43.088%)  route 0.081ns (56.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      0.788ns (routing 0.323ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.898ns (routing 0.360ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.788     1.751    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X86Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.790 r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.055     1.845    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X87Y115        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.867 r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.026     1.893    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X87Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.898     1.515    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X87Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.287     1.802    
    SLICE_X87Y115        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.848    design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (59.773%)  route 0.040ns (40.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Net Delay (Source):      0.822ns (routing 0.323ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.360ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.822     1.785    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X88Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.824 r  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/Q
                         net (fo=11, routed)          0.034     1.858    design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg_n_0_[1]
    SLICE_X88Y121        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     1.879 r  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r[2]_i_2/O
                         net (fo=1, routed)           0.006     1.885    design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r[2]_i_2_n_0
    SLICE_X88Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.936     1.552    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X88Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
                         clock pessimism              0.239     1.791    
    SLICE_X88Y121        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.838    design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.580%)  route 0.138ns (70.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Net Delay (Source):      1.301ns (routing 0.533ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301     3.026    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X87Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.084 r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Byte_r_reg[5]/Q
                         net (fo=6, routed)           0.138     3.222    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[7]_0[5]
    SLICE_X88Y119        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X88Y119        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[13]/C
                         clock pessimism              0.490     3.115    
    SLICE_X88Y119        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.175    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.222    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.998 }
Period(ns):         39.996
Sources:            { design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         39.996      38.706     BUFGCE_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         39.996      38.925     MMCM_X0Y0      design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         39.996      38.932     SLICE_X87Y116  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         39.996      39.446     SLICE_X87Y119  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         19.998      19.466     SLICE_X87Y116  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         19.998      19.466     SLICE_X87Y116  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         19.998      19.466     SLICE_X87Y116  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         19.998      19.466     SLICE_X87Y116  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X88Y121  design_1_i/Tiny_CPU_IP_0/inst/RX/Bit_Index_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         19.998      19.723     SLICE_X87Y120  design_1_i/Tiny_CPU_IP_0/inst/RX/Clock_Count_r_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.885ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.078ns (9.030%)  route 0.786ns (90.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 43.023 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.786     3.456    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_1
    SLICE_X89Y121        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301    43.023    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y121        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[3]/C
                         clock pessimism             -0.490    42.533    
                         clock uncertainty           -0.126    42.407    
    SLICE_X89Y121        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.341    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 38.885    

Slack (MET) :             38.885ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.078ns (9.030%)  route 0.786ns (90.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 43.023 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.786     3.456    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301    43.023    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[2]/C
                         clock pessimism             -0.490    42.533    
                         clock uncertainty           -0.126    42.407    
    SLICE_X89Y121        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.341    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 38.885    

Slack (MET) :             38.885ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.078ns (9.030%)  route 0.786ns (90.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 43.023 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.786     3.456    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301    43.023    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[3]/C
                         clock pessimism             -0.490    42.533    
                         clock uncertainty           -0.126    42.407    
    SLICE_X89Y121        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    42.341    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                 38.885    

Slack (MET) :             38.888ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.078ns (9.040%)  route 0.785ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 43.025 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.533ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.785     3.455    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_1
    SLICE_X89Y121        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.303    43.025    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y121        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[4]/C
                         clock pessimism             -0.490    42.535    
                         clock uncertainty           -0.126    42.409    
    SLICE_X89Y121        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    42.343    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.343    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 38.888    

Slack (MET) :             38.888ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.078ns (9.040%)  route 0.785ns (90.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 43.025 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.533ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.785     3.455    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y121        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.303    43.025    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y121        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[9]/C
                         clock pessimism             -0.490    42.535    
                         clock uncertainty           -0.126    42.409    
    SLICE_X89Y121        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    42.343    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[9]
  -------------------------------------------------------------------
                         required time                         42.343    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                 38.888    

Slack (MET) :             39.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.078ns (10.834%)  route 0.642ns (89.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 43.023 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.642     3.312    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y120        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301    43.023    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[10]/C
                         clock pessimism             -0.490    42.533    
                         clock uncertainty           -0.126    42.407    
    SLICE_X89Y120        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    42.341    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[10]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 39.029    

Slack (MET) :             39.029ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/INS_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.078ns (10.834%)  route 0.642ns (89.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 43.023 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.642     3.312    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/INS_out_reg[0]_0
    SLICE_X89Y120        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/INS_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301    43.023    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/CLK
    SLICE_X89Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/INS_out_reg[0]/C
                         clock pessimism             -0.490    42.533    
                         clock uncertainty           -0.126    42.407    
    SLICE_X89Y120        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    42.341    design_1_i/Tiny_CPU_IP_0/inst/core/instruction_memory/INS_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.341    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                 39.029    

Slack (MET) :             39.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.078ns (10.979%)  route 0.632ns (89.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 43.015 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.533ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.632     3.303    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X90Y120        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.294    43.015    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X90Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]/C
                         clock pessimism             -0.490    42.525    
                         clock uncertainty           -0.126    42.400    
    SLICE_X90Y120        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    42.334    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.334    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 39.031    

Slack (MET) :             39.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.078ns (10.979%)  route 0.632ns (89.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 43.015 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.533ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.632     3.303    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X90Y120        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.294    43.015    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X90Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[4]/C
                         clock pessimism             -0.490    42.525    
                         clock uncertainty           -0.126    42.400    
    SLICE_X90Y120        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    42.334    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.334    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 39.031    

Slack (MET) :             39.031ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.996ns  (clk_out1_design_1_clk_wiz_0_0 rise@39.996ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.078ns (10.979%)  route 0.632ns (89.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 43.015 - 39.996 ) 
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.490ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.410ns (routing 0.586ns, distribution 0.824ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.533ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.410     2.592    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.670 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.632     3.303    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X90Y120        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     39.996    39.996 r  
    AL8                                               0.000    39.996 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    40.075    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    40.468 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.508    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.508 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    40.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    41.483 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    41.698    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.722 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.294    43.015    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X90Y120        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[6]/C
                         clock pessimism             -0.490    42.525    
                         clock uncertainty           -0.126    42.400    
    SLICE_X90Y120        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    42.334    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[6]
  -------------------------------------------------------------------
                         required time                         42.334    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 39.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[12]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[14]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[15]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/a_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[11]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[12]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[14]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.039ns (19.015%)  route 0.166ns (80.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.924ns (routing 0.360ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.166     1.952    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/RST
    SLICE_X89Y122        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.924     1.541    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/CLK
    SLICE_X89Y122        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[15]/C
                         clock pessimism              0.310     1.851    
    SLICE_X89Y122        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.831    design_1_i/Tiny_CPU_IP_0/inst/core/input_memory/b_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.485%)  route 0.098ns (71.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.360ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.098     1.883    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_1
    SLICE_X89Y116        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.903     1.519    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]/C
                         clock pessimism              0.259     1.778    
    SLICE_X89Y116        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.758    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.485%)  route 0.098ns (71.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.360ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.098     1.883    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_1
    SLICE_X89Y116        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.903     1.519    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                         clock pessimism              0.259     1.778    
    SLICE_X89Y116        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.758    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.485%)  route 0.098ns (71.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Net Delay (Source):      0.783ns (routing 0.323ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.360ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.783     1.747    design_1_i/rst_clk_wiz_0_25M/U0/slowest_sync_clk
    SLICE_X88Y115        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.786 r  design_1_i/rst_clk_wiz_0_25M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=75, routed)          0.098     1.883    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_1
    SLICE_X89Y116        FDCE                                         f  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.903     1.519    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]/C
                         clock pessimism              0.259     1.778    
    SLICE_X89Y116        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.758    design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.126    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.841ns  (logic 1.255ns (44.165%)  route 1.586ns (55.835%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Destination): 1.252ns (routing 0.533ns, distribution 0.719ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    reset_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.586     2.841    design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y117        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.252     2.977    design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y117        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.832ns (52.148%)  route 0.763ns (47.852%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.898ns (routing 0.360ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    reset_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.763     1.595    design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X87Y117        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.898     1.515    design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X87Y117        FDRE                                         r  design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            Tx_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.414ns  (logic 2.885ns (53.285%)  route 2.529ns (46.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.426ns (routing 0.586ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.426     2.608    design_1_i/Tiny_CPU_IP_0/inst/TX/CLK
    SLICE_X87Y117        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.686 r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/Q
                         net (fo=1, routed)           2.529     5.215    Tx_out_0_OBUF
    F13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.807     8.022 r  Tx_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.022    Tx_out_0
    F13                                                               r  Tx_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.352ns  (logic 2.888ns (66.363%)  route 1.464ns (33.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.704 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           1.464     4.168    lopt_7
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     6.977 r  LED_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.977    LED_out_0[7]
    AL12                                                              r  LED_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.292ns  (logic 2.862ns (66.681%)  route 1.430ns (33.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.430     4.135    lopt_4
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.916 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.916    LED_out_0[4]
    AJ15                                                              r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.283ns  (logic 2.862ns (66.821%)  route 1.421ns (33.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           1.421     4.126    lopt_6
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     6.907 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.907    LED_out_0[6]
    AH14                                                              r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 2.870ns (67.214%)  route 1.400ns (32.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           1.400     4.105    lopt_2
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.895 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.895    LED_out_0[2]
    AE13                                                              r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 2.862ns (67.950%)  route 1.350ns (32.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.350     4.055    lopt_3
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.837 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.837    LED_out_0[3]
    AJ14                                                              r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.208ns  (logic 2.866ns (68.110%)  route 1.342ns (31.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           1.342     4.047    lopt
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.833 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.833    LED_out_0[0]
    AG14                                                              r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.188ns  (logic 2.861ns (68.313%)  route 1.327ns (31.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.705 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.327     4.032    lopt_5
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     6.812 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.812    LED_out_0[5]
    AH13                                                              r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.147ns  (logic 2.866ns (69.113%)  route 1.281ns (30.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      1.442ns (routing 0.586ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.154    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.442     2.624    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.704 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.281     3.985    lopt_1
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.772 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.772    LED_out_0[1]
    AF13                                                              r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.482ns (70.398%)  route 0.623ns (29.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.796 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.623     2.419    lopt_1
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.862 r  LED_out_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.862    LED_out_0[1]
    AF13                                                              r  LED_out_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.476ns (69.428%)  route 0.650ns (30.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.650     2.447    lopt_5
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.883 r  LED_out_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.883    LED_out_0[5]
    AH13                                                              r  LED_out_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.477ns (68.895%)  route 0.667ns (31.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.667     2.464    lopt_3
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.901 r  LED_out_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.901    LED_out_0[3]
    AJ14                                                              r  LED_out_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.481ns (68.005%)  route 0.697ns (31.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.697     2.494    lopt
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.936 r  LED_out_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.936    LED_out_0[0]
    AG14                                                              r  LED_out_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.477ns (66.624%)  route 0.740ns (33.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.740     2.537    lopt_6
    AH14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.974 r  LED_out_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.974    LED_out_0[6]
    AH14                                                              r  LED_out_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.503ns (67.616%)  route 0.720ns (32.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.796 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.720     2.516    lopt_7
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     3.980 r  LED_out_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.980    LED_out_0[7]
    AL12                                                              r  LED_out_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.485ns (66.806%)  route 0.738ns (33.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y117        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.738     2.535    lopt_2
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.980 r  LED_out_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.980    LED_out_0[2]
    AE13                                                              r  LED_out_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            LED_out_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.477ns (66.324%)  route 0.750ns (33.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.794ns (routing 0.323ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.794     1.757    design_1_i/Tiny_CPU_IP_0/inst/core/alu/CLK
    SLICE_X89Y116        FDCE                                         r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.797 r  design_1_i/Tiny_CPU_IP_0/inst/core/alu/c_out_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.750     2.547    lopt_4
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     3.984 r  LED_out_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.984    LED_out_0[4]
    AJ15                                                              r  LED_out_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Destination:            Tx_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.501ns (53.296%)  route 1.315ns (46.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Source):      0.789ns (routing 0.323ns, distribution 0.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.947    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.789     1.752    design_1_i/Tiny_CPU_IP_0/inst/TX/CLK
    SLICE_X87Y117        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.790 r  design_1_i/Tiny_CPU_IP_0/inst/TX/Tx_out_reg/Q
                         net (fo=1, routed)           1.315     3.105    Tx_out_0_OBUF
    F13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.463     4.568 r  Tx_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.568    Tx_out_0
    F13                                                               r  Tx_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_in_0
                            (input port)
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.255ns (32.469%)  route 2.611ns (67.531%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.227ns
  Clock Net Delay (Destination): 1.301ns (routing 0.533ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  Rx_in_0 (IN)
                         net (fo=0)                   0.000     0.000    Rx_in_0_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  Rx_in_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    Rx_in_0_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  Rx_in_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.611     3.866    design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_in
    SLICE_X87Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.726 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         1.301     3.026    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X87Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_in_0
                            (input port)
  Destination:            design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.998ns period=39.996ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.107ns  (logic 0.832ns (39.498%)  route 1.275ns (60.502%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.930ns (routing 0.360ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  Rx_in_0 (IN)
                         net (fo=0)                   0.000     0.000    Rx_in_0_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  Rx_in_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    Rx_in_0_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  Rx_in_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.275     2.107    design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_in
    SLICE_X87Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.597    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.616 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=150, routed)         0.930     1.547    design_1_i/Tiny_CPU_IP_0/inst/RX/CLK
    SLICE_X87Y121        FDRE                                         r  design_1_i/Tiny_CPU_IP_0/inst/RX/Rx_Data_R_r_reg/C





