{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@278:299@HdlStmProcess", "  end\n\n\n  // keep data in sync with the trigger. The trigger bypasses the variable fifo.\n  // The data goes through and it is delayed with 4 clock cycles)\n  always @(posedge clk) begin\n    trigger_out_m1 <= trigger_out_s;\n    trigger_out_m2 <= trigger_out_m1;\n    if (trigger_out_m1 & ~trigger_out_s) begin\n      trigger_out_hold <= 1'b1;\n    end\n    if (trigger_out_ack) begin\n      trigger_out_hold <= 1'b0;\n    end\n\n    trigger_out_ack <= trigger_out_hold & (data_valid_a | data_valid_b);\n  end\n\n  assign trigger_out_la = trigger_out_mixed;\n  assign trigger_out = trigger_out_hold | trigger_out_m2;\n\n  always @(posedge clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[284, "    trigger_out_m1 <= trigger_out_s;\n"], [285, "    trigger_out_m2 <= trigger_out_m1;\n"], [286, "    if (trigger_out_m1 & ~trigger_out_s) begin\n"], [287, "      trigger_out_hold <= 1'b1;\n"], [288, "    end\n"], [289, "    if (trigger_out_ack) begin\n"], [293, "    trigger_out_ack <= trigger_out_hold & (data_valid_a | data_valid_b);\n"]], "Add": [[289, "    if (reset == 1'b1) begin\n"], [289, "      trigger_out_m1 <= 1'b0;\n"], [289, "      trigger_out_m2 <= 1'b0;\n"], [289, "      trigger_out_ack <= 1'b0;\n"], [290, "    end else begin\n"], [290, "      if (data_out_valid == 1'b1) begin\n"], [290, "        trigger_out_m1 <= trigger_out_s | trigger_out_hold;\n"], [290, "        trigger_out_m2 <= trigger_out_m1;\n"], [290, "        trigger_out_ack <= trigger_out_hold;\n"], [290, "      end\n"], [290, "      if (~trigger_out_m1 & trigger_out_s & ~data_out_valid) begin\n"], [290, "        trigger_out_hold <= 1'b1;\n"], [290, "      end\n"], [290, "      if (trigger_out_ack) begin\n"], [290, "        trigger_out_hold <= 1'b0;\n"], [290, "      end\n"], [294, "  assign data_out_valid = data_valid_a | data_valid_b;\n"]]}}