<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MCSchedule.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MCSchedule_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MCSchedule.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCSchedule_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/MC/MCSchedule.h - Scheduling -----------------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the classes used to describe a subtarget&#39;s machine model</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// for scheduling and other instruction cost heuristics.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCSCHEDULE_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_MC_MCSCHEDULE_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/DataTypes.h&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">struct </span>InstrItinerary;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// Define a kind of processor resource that will be modeled by the scheduler.</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html">   26</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> {</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">   28</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">Name</a>;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">   30</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a>; <span class="comment">// Number of resource of this kind</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">   31</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a>; <span class="comment">// Index of the resources kind that contains this kind.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="comment">// Number of resources that may be buffered.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="comment">// Buffered resources (BufferSize &gt; 0 || BufferSize == -1) may be consumed at</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// some indeterminate cycle after dispatch (e.g. for instructions that may</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="comment">// issue out-of-order). Unbuffered resources (BufferSize == 0) always consume</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">// their resource some fixed number of cycles after dispatch (e.g. for</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// instruction interlocking that may stall the pipeline).</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">   40</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1MCProcResourceDesc.html#ae674909ff5fbd3f298fa7fbcc59baa4e">   42</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html#ae674909ff5fbd3f298fa7fbcc59baa4e">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> &amp;Other)<span class="keyword"> const </span>{</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">return</span> NumUnits == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">NumUnits</a> &amp;&amp; SuperIdx == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">SuperIdx</a></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;      &amp;&amp; BufferSize == Other.<a class="code" href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  }</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;};</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/// Identify one of the processor resource kinds consumed by a particular</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// scheduling class for the specified number of cycles.</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html">   50</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> {</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#a35785d7fe8054125a4a4faa002927844">   51</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a35785d7fe8054125a4a4faa002927844">ProcResourceIdx</a>;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#aaceab0afd22b8e866661d3fc36dfb916">   52</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#aaceab0afd22b8e866661d3fc36dfb916">Cycles</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteProcResEntry.html#a8dd2dc34d4df3792dd4385ab02b84c07">   54</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a8dd2dc34d4df3792dd4385ab02b84c07">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> &amp;Other)<span class="keyword"> const </span>{</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">return</span> ProcResourceIdx == Other.<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#a35785d7fe8054125a4a4faa002927844">ProcResourceIdx</a> &amp;&amp; Cycles == Other.<a class="code" href="structllvm_1_1MCWriteProcResEntry.html#aaceab0afd22b8e866661d3fc36dfb916">Cycles</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// Specify the latency in cpu cycles for a particular scheduling class and def</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/// index. -1 indicates an invalid latency. Heuristics would typically consider</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/// an instruction with invalid latency to have infinite latency.  Also identify</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/// the WriteResources of this def. When the operand expands to a sequence of</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/// writes, this ID is the last write in the sequence.</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html">   64</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> {</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">   65</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a>;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">   66</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">WriteResourceID</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structllvm_1_1MCWriteLatencyEntry.html#a886be7995b5c2696bae077dc509b25f2">   68</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a886be7995b5c2696bae077dc509b25f2">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteLatencyEntry.html">MCWriteLatencyEntry</a> &amp;Other)<span class="keyword"> const </span>{</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> Cycles == Other.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">Cycles</a> &amp;&amp; WriteResourceID == Other.<a class="code" href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">WriteResourceID</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;};</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// Specify the number of cycles allowed after instruction issue before a</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// particular use operand reads its registers. This effectively reduces the</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/// write&#39;s latency. Here we allow negative cycles for corner cases where</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/// latency increases. This rule only applies when the entry&#39;s WriteResource</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// matches the write&#39;s WriteResource.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/// MCReadAdvanceEntries are sorted first by operand index (UseIdx), then by</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// WriteResourceIdx.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html">   81</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> {</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">   82</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">   83</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">WriteResourceID</a>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">   84</a></span>&#160;  <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">Cycles</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="structllvm_1_1MCReadAdvanceEntry.html#af584c8e3e43e758488bbbacfbae60feb">   86</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#af584c8e3e43e758488bbbacfbae60feb">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCReadAdvanceEntry.html">MCReadAdvanceEntry</a> &amp;Other)<span class="keyword"> const </span>{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">return</span> UseIdx == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">UseIdx</a> &amp;&amp; WriteResourceID == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">WriteResourceID</a></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      &amp;&amp; Cycles == Other.<a class="code" href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">Cycles</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;};</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/// Summarize the scheduling resources required for an instruction of a</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// particular scheduling class.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// Defined as an aggregate struct for creating tables with initializer lists.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html">   96</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> {</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a50089886ed3b164c779bb42fd2c3d52b">   97</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> InvalidNumMicroOps = UINT16_MAX;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#af9af73b59bc7e0c387fc0a8b3b3e21a9">   98</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> VariantNumMicroOps = UINT16_MAX - 1;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">  101</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">Name</a>;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">  103</a></span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">NumMicroOps</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">  104</a></span>&#160;  <span class="keywordtype">bool</span>     <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">BeginGroup</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">  105</a></span>&#160;  <span class="keywordtype">bool</span>     <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">EndGroup</a>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ad647cf30ec5542270e29cc612c03974c">  106</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ad647cf30ec5542270e29cc612c03974c">WriteProcResIdx</a>; <span class="comment">// First index into WriteProcResTable.</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ad6f0dc579c1e975405da7d310d9f22e6">  107</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ad6f0dc579c1e975405da7d310d9f22e6">NumWriteProcResEntries</a>;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a6da0e34e4f90de178b6d677ea2f3930e">  108</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a6da0e34e4f90de178b6d677ea2f3930e">WriteLatencyIdx</a>; <span class="comment">// First index into WriteLatencyTable.</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">  109</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">NumWriteLatencyEntries</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ac01c9f2b661bafc999a119e28e3aa8d6">  110</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac01c9f2b661bafc999a119e28e3aa8d6">ReadAdvanceIdx</a>; <span class="comment">// First index into ReadAdvanceTable.</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">  111</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">NumReadAdvanceEntries</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">  113</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> NumMicroOps != InvalidNumMicroOps;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">  116</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">isVariant</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> NumMicroOps == VariantNumMicroOps;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;};</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/// Machine model for scheduling, bundling, and heuristics.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// The machine model directly provides basic information about the</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// microarchitecture to the scheduler in the form of properties. It also</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// optionally refers to scheduler resource tables and itinerary</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// tables. Scheduler resource tables model the latency and cost for each</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/// instruction type. Itinerary tables are an independent mechanism that</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/// provides a detailed reservation table describing each cycle of instruction</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// execution. Subtargets may define any or all of the above categories of data</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/// depending on the type of CPU and selected scheduler.</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html">  131</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a84846bb337fb972ed1bfb9a31db2adf1">  133</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCSchedModel.html">MCSchedModel</a> <a class="code" href="classllvm_1_1MCSchedModel.html#a84846bb337fb972ed1bfb9a31db2adf1">DefaultSchedModel</a>; <span class="comment">// For unknown processors.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// IssueWidth is the maximum number of instructions that may be scheduled in</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">// the same per-cycle group.</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">  137</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">IssueWidth</a>;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#aea43dda92a2d44bcad9ac8b8b174083d">  138</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultIssueWidth = 1;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// MicroOpBufferSize is the number of micro-ops that the processor may buffer</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">// for out-of-order execution.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// &quot;0&quot; means operations that are not ready in this cycle are not considered</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// for scheduling (they go in the pending queue). Latency is paramount. This</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// may be more efficient if many instructions are pending in a schedule.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// &quot;1&quot; means all instructions are considered for scheduling regardless of</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// whether they are ready in this cycle. Latency still causes issue stalls,</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// but we balance those stalls against other heuristics.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// &quot;&gt; 1&quot; means the processor is out-of-order. This is a machine independent</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// estimate of highly machine specific characteristics such are the register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// renaming pool and reorder buffer.</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">  154</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">MicroOpBufferSize</a>;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a89a10a315de4fe27b96441bba140667a">  155</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultMicroOpBufferSize = 0;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// LoadLatency is the expected latency of load instructions.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// If MinLatency &gt;= 0, this may be overriden for individual load opcodes by</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// InstrItinerary OperandCycles.</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">  161</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">LoadLatency</a>;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a6cd425228c2c4565e4308d74e2eb403b">  162</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultLoadLatency = 4;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// HighLatency is the expected latency of &quot;very high latency&quot; operations.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// See TargetInstrInfo::isHighLatencyDef().</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="comment">// By default, this is set to an arbitrarily high number of cycles</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// likely to have some impact on scheduling heuristics.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// If MinLatency &gt;= 0, this may be overriden by InstrItinData OperandCycles.</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">  169</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">HighLatency</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a35f1eefb7b52cfe5876f9a8671e8eead">  170</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultHighLatency = 10;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// MispredictPenalty is the typical number of extra cycles the processor</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// takes to recover from a branch misprediction.</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">  174</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">MispredictPenalty</a>;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#aa77d6093fb6e4dbfdef6ec063cfcc627">  175</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DefaultMispredictPenalty = 10;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">  177</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">CompleteModel</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">unsigned</span> ProcID;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *ProcResourceTable;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *SchedClassTable;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">unsigned</span> NumProcResourceKinds;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">unsigned</span> NumSchedClasses;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// Instruction itinerary tables used by InstrItineraryData.</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a8f622a0eb535373587d2e08d14eb1a76">  186</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1InstrItinerary.html">InstrItinerary</a> *InstrItineraries;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">// Default&#39;s must be specified as static const literals so that tablegenerated</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// target code can use it in static initializers. The defaults need to be</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// initialized in this default ctor because some clients directly instantiate</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// MCSchedModel instead of using a generated itinerary.</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#ab3ebf51e9f7284372d46ec603852e608">  194</a></span>&#160;  <a class="code" href="classllvm_1_1MCSchedModel.html#ab3ebf51e9f7284372d46ec603852e608">MCSchedModel</a>(): IssueWidth(DefaultIssueWidth),</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                  MicroOpBufferSize(DefaultMicroOpBufferSize),</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                  LoadLatency(DefaultLoadLatency),</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                  HighLatency(DefaultHighLatency),</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                  MispredictPenalty(DefaultMispredictPenalty),</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                  CompleteModel(<a class="code" href="namespacetrue.html">true</a>),</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                  ProcID(0), ProcResourceTable(0), SchedClassTable(0),</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                  NumProcResourceKinds(0), NumSchedClasses(0),</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                  InstrItineraries(0) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    (void)NumProcResourceKinds;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    (void)NumSchedClasses;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">// Table-gen driven ctor.</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a2f3cb18d8628552a224e132592c30d96">  208</a></span>&#160;  <a class="code" href="classllvm_1_1MCSchedModel.html#a2f3cb18d8628552a224e132592c30d96">MCSchedModel</a>(<span class="keywordtype">unsigned</span> iw, <span class="keywordtype">int</span> mbs, <span class="keywordtype">unsigned</span> <a class="code" href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a>, <span class="keywordtype">unsigned</span> hl,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;               <span class="keywordtype">unsigned</span> mp, <span class="keywordtype">bool</span> cm, <span class="keywordtype">unsigned</span> pi, <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *pr,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;               <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *sc, <span class="keywordtype">unsigned</span> npr, <span class="keywordtype">unsigned</span> nsc,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;               <span class="keyword">const</span> <a class="code" href="structllvm_1_1InstrItinerary.html">InstrItinerary</a> *ii):</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    IssueWidth(iw), MicroOpBufferSize(mbs), LoadLatency(ll), HighLatency(hl),</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    MispredictPenalty(mp), CompleteModel(cm), ProcID(pi),</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    ProcResourceTable(pr), SchedClassTable(sc), NumProcResourceKinds(npr),</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    NumSchedClasses(nsc), InstrItineraries(ii) {}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a934bc4a10d1d841e62663d00e3846c88">  217</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a934bc4a10d1d841e62663d00e3846c88">getProcessorID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ProcID; }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// Does this machine model include instruction-level scheduling.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">  220</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">hasInstrSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedClassTable; }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// Return true if this machine model data for all instructions with a</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// scheduling class (itinerary class or SchedRW list).</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">  224</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">isComplete</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CompleteModel; }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">  226</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">getNumProcResourceKinds</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> NumProcResourceKinds;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">  230</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCProcResourceDesc.html">MCProcResourceDesc</a> *<a class="code" href="classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">getProcResource</a>(<span class="keywordtype">unsigned</span> ProcResourceIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    assert(hasInstrSchedModel() &amp;&amp; <span class="stringliteral">&quot;No scheduling machine model&quot;</span>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    assert(ProcResourceIdx &lt; NumProcResourceKinds &amp;&amp; <span class="stringliteral">&quot;bad proc resource idx&quot;</span>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordflow">return</span> &amp;ProcResourceTable[ProcResourceIdx];</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">  237</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">getSchedClassDesc</a>(<span class="keywordtype">unsigned</span> SchedClassIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    assert(hasInstrSchedModel() &amp;&amp; <span class="stringliteral">&quot;No scheduling machine model&quot;</span>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    assert(SchedClassIdx &lt; NumSchedClasses &amp;&amp; <span class="stringliteral">&quot;bad scheduling class idx&quot;</span>);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> &amp;SchedClassTable[SchedClassIdx];</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  }</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;};</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a886be7995b5c2696bae077dc509b25f2"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a886be7995b5c2696bae077dc509b25f2">llvm::MCWriteLatencyEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCWriteLatencyEntry &amp;Other) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00068">MCSchedule.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ad647cf30ec5542270e29cc612c03974c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ad647cf30ec5542270e29cc612c03974c">llvm::MCSchedClassDesc::WriteProcResIdx</a></div><div class="ttdeci">unsigned WriteProcResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00106">MCSchedule.h:106</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ad6f0dc579c1e975405da7d310d9f22e6"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ad6f0dc579c1e975405da7d310d9f22e6">llvm::MCSchedClassDesc::NumWriteProcResEntries</a></div><div class="ttdeci">unsigned NumWriteProcResEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00107">MCSchedule.h:107</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac01c9f2b661bafc999a119e28e3aa8d6"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ac01c9f2b661bafc999a119e28e3aa8d6">llvm::MCSchedClassDesc::ReadAdvanceIdx</a></div><div class="ttdeci">unsigned ReadAdvanceIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a2f3cb18d8628552a224e132592c30d96"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a2f3cb18d8628552a224e132592c30d96">llvm::MCSchedModel::MCSchedModel</a></div><div class="ttdeci">MCSchedModel(unsigned iw, int mbs, unsigned ll, unsigned hl, unsigned mp, bool cm, unsigned pi, const MCProcResourceDesc *pr, const MCSchedClassDesc *sc, unsigned npr, unsigned nsc, const InstrItinerary *ii)</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00208">MCSchedule.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_af664056329bd39a8610479a584e4b2f7"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#af664056329bd39a8610479a584e4b2f7">llvm::MCSchedModel::MispredictPenalty</a></div><div class="ttdeci">unsigned MispredictPenalty</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00174">MCSchedule.h:174</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_af1d4835dca6874fb9e03a68097c0f2e0"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#af1d4835dca6874fb9e03a68097c0f2e0">llvm::MCSchedClassDesc::NumMicroOps</a></div><div class="ttdeci">unsigned short NumMicroOps</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00103">MCSchedule.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab9a312b576ca5c909cbff1e85ba2cb65"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#ab9a312b576ca5c909cbff1e85ba2cb65">llvm::MCSchedModel::CompleteModel</a></div><div class="ttdeci">bool CompleteModel</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00177">MCSchedule.h:177</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00131">MCSchedule.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a84846bb337fb972ed1bfb9a31db2adf1"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a84846bb337fb972ed1bfb9a31db2adf1">llvm::MCSchedModel::DefaultSchedModel</a></div><div class="ttdeci">static MCSchedModel DefaultSchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00133">MCSchedule.h:133</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a448cbd35728099b4657b54f3571740fc"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a448cbd35728099b4657b54f3571740fc">llvm::MCSchedClassDesc::EndGroup</a></div><div class="ttdeci">bool EndGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00105">MCSchedule.h:105</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ae31b059b2a720d51c88a426539fa798c"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ae31b059b2a720d51c88a426539fa798c">llvm::MCSchedClassDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a077ff8557ccaf81471558635ca37f7a3"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a077ff8557ccaf81471558635ca37f7a3">llvm::MCSchedModel::LoadLatency</a></div><div class="ttdeci">unsigned LoadLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00161">MCSchedule.h:161</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_a8dd2dc34d4df3792dd4385ab02b84c07"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#a8dd2dc34d4df3792dd4385ab02b84c07">llvm::MCWriteProcResEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCWriteProcResEntry &amp;Other) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00054">MCSchedule.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a26358cf24f3d0a23e6dee0bf807061be"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a26358cf24f3d0a23e6dee0bf807061be">llvm::MCSchedModel::HighLatency</a></div><div class="ttdeci">unsigned HighLatency</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00169">MCSchedule.h:169</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_af584c8e3e43e758488bbbacfbae60feb"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#af584c8e3e43e758488bbbacfbae60feb">llvm::MCReadAdvanceEntry::operator==</a></div><div class="ttdeci">bool operator==(const MCReadAdvanceEntry &amp;Other) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00086">MCSchedule.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a9d4d0cc34fcce4779dc4445d8265fffc"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a9d4d0cc34fcce4779dc4445d8265fffc">llvm::MCProcResourceDesc::NumUnits</a></div><div class="ttdeci">unsigned NumUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00030">MCSchedule.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_a008d39ca6c0812947ec8336b354ed8af"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#a008d39ca6c0812947ec8336b354ed8af">llvm::MCReadAdvanceEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00084">MCSchedule.h:84</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_ac4375f281abc4b511502c46de69bb838"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#ac4375f281abc4b511502c46de69bb838">llvm::MCSchedClassDesc::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00113">MCSchedule.h:113</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a410a7c3a0e431cb5df00a13339382a02"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a410a7c3a0e431cb5df00a13339382a02">llvm::MCSchedClassDesc::NumReadAdvanceEntries</a></div><div class="ttdeci">unsigned NumReadAdvanceEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00111">MCSchedule.h:111</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a941f60ecfffd9b460f095636ab0eb96a"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a941f60ecfffd9b460f095636ab0eb96a">llvm::MCProcResourceDesc::SuperIdx</a></div><div class="ttdeci">unsigned SuperIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00031">MCSchedule.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00040">MCSchedule.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_aea35210856f63d251fda4c65312429f4"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#aea35210856f63d251fda4c65312429f4">llvm::MCSchedClassDesc::NumWriteLatencyEntries</a></div><div class="ttdeci">unsigned NumWriteLatencyEntries</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00109">MCSchedule.h:109</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00050">MCSchedule.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00096">MCSchedule.h:96</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_aaceab0afd22b8e866661d3fc36dfb916"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#aaceab0afd22b8e866661d3fc36dfb916">llvm::MCWriteProcResEntry::Cycles</a></div><div class="ttdeci">unsigned Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00052">MCSchedule.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a55bab408da4f8478e5bc8189bab24078"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a55bab408da4f8478e5bc8189bab24078">llvm::MCSchedClassDesc::BeginGroup</a></div><div class="ttdeci">bool BeginGroup</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00104">MCSchedule.h:104</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_ae674909ff5fbd3f298fa7fbcc59baa4e"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#ae674909ff5fbd3f298fa7fbcc59baa4e">llvm::MCProcResourceDesc::operator==</a></div><div class="ttdeci">bool operator==(const MCProcResourceDesc &amp;Other) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00042">MCSchedule.h:42</a></div></div>
<div class="ttc" id="Analysis_2README_8txt_html_a99b988477f9c08d280bc9c90c3a68eb0"><div class="ttname"><a href="Analysis_2README_8txt.html#a99b988477f9c08d280bc9c90c3a68eb0">ll</a></div><div class="ttdeci">Analysis the ScalarEvolution expression for r is&lt; loop &gt; Outside the this could be evaluated simply however ScalarEvolution currently evaluates it it involves i65 which is very inefficient when expanded into code In formatValue in test CodeGen X86 lsr delayed fold ll</div><div class="ttdef"><b>Definition:</b> <a href="Analysis_2README_8txt_source.html#l00015">Analysis/README.txt:15</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab41bcf3b84bd10587b266e2b08be5c71"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#ab41bcf3b84bd10587b266e2b08be5c71">llvm::MCSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned ProcResourceIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00230">MCSchedule.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a59487e9e5951e6ecc5f16defc19a29b4"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a59487e9e5951e6ecc5f16defc19a29b4">llvm::MCSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00226">MCSchedule.h:226</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a51dc4747a7d39650884bcf19daaf5f54"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html#a51dc4747a7d39650884bcf19daaf5f54">llvm::MCProcResourceDesc::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00028">MCSchedule.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_abe81832f2d2bd1474f23e1f10b3933ed"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#abe81832f2d2bd1474f23e1f10b3933ed">llvm::MCSchedClassDesc::isVariant</a></div><div class="ttdeci">bool isVariant() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00116">MCSchedule.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ac0f11354e854441ac5fefd72d91dd8ee"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#ac0f11354e854441ac5fefd72d91dd8ee">llvm::MCSchedModel::IssueWidth</a></div><div class="ttdeci">unsigned IssueWidth</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00137">MCSchedule.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html">llvm::MCWriteLatencyEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_ae21e6c46e277280e2612e5421341cf6b"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#ae21e6c46e277280e2612e5421341cf6b">llvm::MCReadAdvanceEntry::UseIdx</a></div><div class="ttdeci">unsigned UseIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00082">MCSchedule.h:82</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html"><div class="ttname"><a href="structllvm_1_1MCProcResourceDesc.html">llvm::MCProcResourceDesc</a></div><div class="ttdoc">Define a kind of processor resource that will be modeled by the scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00026">MCSchedule.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_aaaca528ae14befaac95c11df31faf36b"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#aaaca528ae14befaac95c11df31faf36b">llvm::MCSchedModel::MicroOpBufferSize</a></div><div class="ttdeci">unsigned MicroOpBufferSize</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00154">MCSchedule.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a6dd869ee53027534ae12dfee958dbc34"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a6dd869ee53027534ae12dfee958dbc34">llvm::MCSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Does this machine model include instruction-level scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00220">MCSchedule.h:220</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html_a13808c180aded48657cd9eac275c6115"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html#a13808c180aded48657cd9eac275c6115">llvm::MCReadAdvanceEntry::WriteResourceID</a></div><div class="ttdeci">unsigned WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00083">MCSchedule.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html_a35785d7fe8054125a4a4faa002927844"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html#a35785d7fe8054125a4a4faa002927844">llvm::MCWriteProcResEntry::ProcResourceIdx</a></div><div class="ttdeci">unsigned ProcResourceIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00051">MCSchedule.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ae32c187457de34674f839df2e6d0546b"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#ae32c187457de34674f839df2e6d0546b">llvm::MCSchedModel::getSchedClassDesc</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClassDesc(unsigned SchedClassIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00237">MCSchedule.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_ab3ebf51e9f7284372d46ec603852e608"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#ab3ebf51e9f7284372d46ec603852e608">llvm::MCSchedModel::MCSchedModel</a></div><div class="ttdeci">MCSchedModel()</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00194">MCSchedule.h:194</a></div></div>
<div class="ttc" id="structllvm_1_1MCReadAdvanceEntry_html"><div class="ttname"><a href="structllvm_1_1MCReadAdvanceEntry.html">llvm::MCReadAdvanceEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00081">MCSchedule.h:81</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_a5f8536baa8291f170a203aebcf3c942a"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#a5f8536baa8291f170a203aebcf3c942a">llvm::MCWriteLatencyEntry::Cycles</a></div><div class="ttdeci">int Cycles</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00065">MCSchedule.h:65</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html_a6da0e34e4f90de178b6d677ea2f3930e"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html#a6da0e34e4f90de178b6d677ea2f3930e">llvm::MCSchedClassDesc::WriteLatencyIdx</a></div><div class="ttdeci">unsigned WriteLatencyIdx</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00108">MCSchedule.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a628f04a9f0e6eb479ca0eb3decd3be9e"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a628f04a9f0e6eb479ca0eb3decd3be9e">llvm::MCSchedModel::isComplete</a></div><div class="ttdeci">bool isComplete() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00224">MCSchedule.h:224</a></div></div>
<div class="ttc" id="namespacetrue_html"><div class="ttname"><a href="namespacetrue.html">true</a></div><div class="ttdef"><b>Definition:</b> <a href="DominanceFrontier_8cpp_source.html#l00024">DominanceFrontier.cpp:24</a></div></div>
<div class="ttc" id="structllvm_1_1InstrItinerary_html"><div class="ttname"><a href="structllvm_1_1InstrItinerary.html">llvm::InstrItinerary</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00098">MCInstrItineraries.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MCSchedModel_html_a934bc4a10d1d841e62663d00e3846c88"><div class="ttname"><a href="classllvm_1_1MCSchedModel.html#a934bc4a10d1d841e62663d00e3846c88">llvm::MCSchedModel::getProcessorID</a></div><div class="ttdeci">unsigned getProcessorID() const </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00217">MCSchedule.h:217</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteLatencyEntry_html_af0c1076bd04f01c7e09f41f87267eee1"><div class="ttname"><a href="structllvm_1_1MCWriteLatencyEntry.html#af0c1076bd04f01c7e09f41f87267eee1">llvm::MCWriteLatencyEntry::WriteResourceID</a></div><div class="ttdeci">unsigned WriteResourceID</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00066">MCSchedule.h:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:03 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
