* Subcircuit 54LS373_sub
.subckt 54LS373_sub net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ unconnected-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ net-_u1-pad19_ unconnected-_u1-pad20_ 
.title kicad schematic
* u5 net-_u1-pad7_ net-_u11-pad2_ unconnected-_u5-pad3_ net-_u10-pad2_ net-_u5-pad5_ unconnected-_u5-pad6_ d_dlatch
* u6 net-_u1-pad8_ net-_u11-pad2_ unconnected-_u6-pad3_ net-_u10-pad2_ net-_u10-pad1_ unconnected-_u6-pad6_ d_dlatch
* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u1-pad9_ d_tristate
* u13 net-_u1-pad17_ net-_u11-pad2_ unconnected-_u13-pad3_ net-_u10-pad2_ net-_u13-pad5_ unconnected-_u13-pad6_ d_dlatch
* u14 net-_u1-pad18_ net-_u11-pad2_ unconnected-_u14-pad3_ net-_u10-pad2_ net-_u14-pad5_ net-_u10-pad2_ d_dlatch
* u12 net-_u1-pad14_ net-_u11-pad2_ unconnected-_u12-pad3_ net-_u10-pad2_ net-_u12-pad5_ unconnected-_u12-pad6_ d_dlatch
* u18 net-_u14-pad5_ net-_u10-pad2_ net-_u1-pad19_ d_tristate
* u16 net-_u12-pad5_ net-_u10-pad2_ net-_u1-pad15_ d_tristate
* u17 net-_u13-pad5_ net-_u10-pad2_ net-_u1-pad16_ d_tristate
* u15 net-_u11-pad5_ net-_u10-pad2_ net-_u1-pad12_ d_tristate
* u11 net-_u1-pad13_ net-_u11-pad2_ unconnected-_u11-pad3_ net-_u10-pad2_ net-_u11-pad5_ unconnected-_u11-pad6_ d_dlatch
* u19 net-_u1-pad1_ net-_u10-pad2_ d_buffer
* u3 net-_u1-pad3_ net-_u11-pad2_ unconnected-_u3-pad3_ net-_u10-pad2_ net-_u3-pad5_ unconnected-_u3-pad6_ d_dlatch
* u8 net-_u4-pad5_ net-_u10-pad2_ net-_u1-pad5_ d_tristate
* u7 net-_u3-pad5_ net-_u10-pad2_ net-_u1-pad2_ d_tristate
* u4 net-_u1-pad4_ net-_u11-pad2_ unconnected-_u4-pad3_ net-_u10-pad2_ net-_u4-pad5_ unconnected-_u4-pad6_ d_dlatch
* u2 net-_u1-pad11_ net-_u11-pad2_ d_inverter
* u9 net-_u5-pad5_ net-_u10-pad2_ net-_u1-pad6_ d_tristate
a1 net-_u1-pad7_ net-_u11-pad2_ unconnected-_u5-pad3_ net-_u10-pad2_ net-_u5-pad5_ unconnected-_u5-pad6_ u5
a2 net-_u1-pad8_ net-_u11-pad2_ unconnected-_u6-pad3_ net-_u10-pad2_ net-_u10-pad1_ unconnected-_u6-pad6_ u6
a3 net-_u10-pad1_ net-_u10-pad2_ net-_u1-pad9_ u10
a4 net-_u1-pad17_ net-_u11-pad2_ unconnected-_u13-pad3_ net-_u10-pad2_ net-_u13-pad5_ unconnected-_u13-pad6_ u13
a5 net-_u1-pad18_ net-_u11-pad2_ unconnected-_u14-pad3_ net-_u10-pad2_ net-_u14-pad5_ net-_u10-pad2_ u14
a6 net-_u1-pad14_ net-_u11-pad2_ unconnected-_u12-pad3_ net-_u10-pad2_ net-_u12-pad5_ unconnected-_u12-pad6_ u12
a7 net-_u14-pad5_ net-_u10-pad2_ net-_u1-pad19_ u18
a8 net-_u12-pad5_ net-_u10-pad2_ net-_u1-pad15_ u16
a9 net-_u13-pad5_ net-_u10-pad2_ net-_u1-pad16_ u17
a10 net-_u11-pad5_ net-_u10-pad2_ net-_u1-pad12_ u15
a11 net-_u1-pad13_ net-_u11-pad2_ unconnected-_u11-pad3_ net-_u10-pad2_ net-_u11-pad5_ unconnected-_u11-pad6_ u11
a12 net-_u1-pad1_ net-_u10-pad2_ u19
a13 net-_u1-pad3_ net-_u11-pad2_ unconnected-_u3-pad3_ net-_u10-pad2_ net-_u3-pad5_ unconnected-_u3-pad6_ u3
a14 net-_u4-pad5_ net-_u10-pad2_ net-_u1-pad5_ u8
a15 net-_u3-pad5_ net-_u10-pad2_ net-_u1-pad2_ u7
a16 net-_u1-pad4_ net-_u11-pad2_ unconnected-_u4-pad3_ net-_u10-pad2_ net-_u4-pad5_ unconnected-_u4-pad6_ u4
a17 net-_u1-pad11_ net-_u11-pad2_ u2
a18 net-_u5-pad5_ net-_u10-pad2_ net-_u1-pad6_ u9
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u5 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u6 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u10 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u13 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u14 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u12 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u18 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u16 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u17 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u15 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u11 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_buffer, Ngspice Name: d_buffer
.model u19 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u3 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u8 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u7 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Schematic Name:                             d_dlatch, Ngspice Name: d_dlatch
.model u4 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 )
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
* Schematic Name:                             d_tristate, Ngspice Name: d_tristate
.model u9 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 )
* Control Statements

.ends 54LS373_sub