<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 5165, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1969, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1334, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1289, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1267, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1271, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1271, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 1271, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1271, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1271, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1271, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1271, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) simplification, 1271, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1275, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1358, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="aes_main" col1="aes.c:66" col2="5165" col3="1267" col4="1271" col5="1271" col6="1358">
                    <row id="5" col0="encrypt" col1="aes_enc.c:66" col2="2606" col3="626" col4="628" col5="628" col6="665">
                        <row id="3" col0="KeySchedule" col1="aes_key.c:480" col2="215" col3="93" col4="93" col5="93" col6="109"/>
                        <row id="2" col0="AddRoundKey" col1="aes_key.c:447" col2="122" col2_disp=" 122 (2 calls)" col3="74" col3_disp="  74 (2 calls)" col4="74" col4_disp="  74 (2 calls)" col5="74" col5_disp="  74 (2 calls)" col6="82" col6_disp="  82 (2 calls)"/>
                        <row id="6" col0="ByteSub_ShiftRow" col1="aes_key.c:79" col2="1882" col2_disp="1,882 (2 calls)" col3="288" col3_disp=" 288 (2 calls)" col4="290" col4_disp=" 290 (2 calls)" col5="290" col5_disp=" 290 (2 calls)" col6="292" col6_disp=" 292 (2 calls)"/>
                        <row id="4" col0="MixColumn_AddRoundKey" col1="aes_key.c:319" col2="362" col3="159" col4="159" col5="159" col6="166"/>
                    </row>
                    <row id="7" col0="decrypt" col1="aes_dec.c:66" col2="2556" col3="638" col4="640" col5="640" col6="684">
                        <row id="3" col0="KeySchedule" col1="aes_key.c:480" col2="215" col3="93" col4="93" col5="93" col6="109"/>
                        <row id="2" col0="AddRoundKey" col1="aes_key.c:447" col2="122" col2_disp=" 122 (2 calls)" col3="74" col3_disp="  74 (2 calls)" col4="74" col4_disp="  74 (2 calls)" col5="74" col5_disp="  74 (2 calls)" col6="82" col6_disp="  82 (2 calls)"/>
                        <row id="1" col0="InversShiftRow_ByteSub" col1="aes_key.c:199" col2="1882" col2_disp="1,882 (2 calls)" col3="288" col3_disp=" 288 (2 calls)" col4="290" col4_disp=" 290 (2 calls)" col5="290" col5_disp=" 290 (2 calls)" col6="292" col6_disp=" 292 (2 calls)"/>
                        <row id="8" col0="AddRoundKey_InversMixColumn" col1="aes_key.c:375" col2="311" col3="171" col4="171" col5="171" col6="185"/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

