#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Apr 16 11:46:29 2020
# Process ID: 25516
# Log file: /home/ugrads/d/dweerasinghe/ECEN350/Lab09/vivado.log
# Journal file: /home/ugrads/d/dweerasinghe/ECEN350/Lab09/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/coe/Xilinx/Vivado/2015.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6005.453 ; gain = 47.543 ; free physical = 35375 ; free virtual = 164614
add_files -norecurse {{/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/4/SingleCycleProcTest (1).v} /home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/4/allModules.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SingleCycleProcTest_v' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/project_1/project_1.sim/sim_1/behav'
xvlog -m64 --relax -prj SingleCycleProcTest_v_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/4/allModules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle
WARNING: [VRFC 10-756] identifier extimm is used before its declaration [/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/4/allModules.v:42]
INFO: [VRFC 10-311] analyzing module SignExtender
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-311] analyzing module NextPClogic
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/4/SingleCycleProcTest (1).v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleProcTest_v
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto bab04a6225584959ad8fa27937e91c1f --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleProcTest_v_behav xil_defaultlib.SingleCycleProcTest_v xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.NextPClogic
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtender
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.singlecycle
Compiling module xil_defaultlib.SingleCycleProcTest_v
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleProcTest_v_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ugrads/d/dweerasinghe/ECEN350/Lab09/lab9_350/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCycleProcTest_v_behav -key {Behavioral:sim_1:Functional:SingleCycleProcTest_v} -tclbatch {SingleCycleProcTest_v.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source SingleCycleProcTest_v.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CurrentPC:0000000000000004
dMemOut:0000000000000001
CurrentPC:0000000000000008
dMemOut:000000000000000a
CurrentPC:000000000000000c
dMemOut:0000000000000005
CurrentPC:0000000000000010
dMemOut:0ffbea7deadbeeff
CurrentPC:0000000000000014
dMemOut:0000000000000000
CurrentPC:0000000000000018
dMemOut:0000000000000000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6075.324 ; gain = 43.645 ; free physical = 35250 ; free virtual = 164491
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCycleProcTest_v_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6075.324 ; gain = 47.855 ; free physical = 35250 ; free virtual = 164491
