<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3965' type='llvm::SDValue llvm::TargetLowering::expandFMINNUM_FMAXNUM(llvm::SDNode * N, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3964'>/// Expand fminnum/fmaxnum into fminnum_ieee/fmaxnum_ieee with quieted inputs.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3153' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorOps.cpp' l='1261' u='c' c='_ZN12_GLOBAL__N_115VectorLegalizer21ExpandFMINNUM_FMAXNUMEN4llvm7SDValueE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4930' ll='4957' type='llvm::SDValue llvm::TargetLowering::expandFMINNUM_FMAXNUM(llvm::SDNode * Node, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4230' u='c' c='_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE'/>
