aeMB_fetch
aeMB_core
aeMB_control
aeMB_aslu
aeMB_regfile
aeMB_decode
aeMB_control/reg_rRST
aeMB_control/input_sys_rst_i
aeMB_control/wire_prst
aeMB_control/assign_9_prst
aeMB_control/always_7
aeMB_core/wire_prst
aeMB_core/inst_control
aeMB_decode/always_12/if_1/block_1
aeMB_core/input_sys_rst_i
aeMB_control/always_7/if_1/block_1
aeMB_control/always_7/if_1/block_1/stmt_1
aeMB_control/always_7/if_1
aeMB_control/always_7/if_1/block_2/stmt_1
aeMB_control/always_7/if_1/block_2
aeMB_regfile/input_prst
aeMB_aslu/always_9/if_1/block_1
aeMB_regfile/always_5/if_1/block_1
aeMB_decode/always_12/if_1/if_1/block_1
aeMB_decode/reg_xMXSRC
aeMB_decode/always_6/block_1/stmt_1
aeMB_decode/always_6/block_1
aeMB_decode/always_6
aeMB_decode/always_12/if_1/if_1/block_1/stmt_3
aeMB_decode/reg_xRA
aeMB_decode/reg_rRA
aeMB_decode/input_iwb_dat_i
aeMB_decode/assign_2_wOPC
aeMB_decode/assign_1_wIREG
aeMB_core/input_iwb_dat_i
aeMB_decode/wire_wOPC
aeMB_decode/wire_wIREG
aeMB_regfile/always_5
aeMB_regfile/always_5/if_1
aeMB_regfile/always_5/if_1/block_1/stmt_4
aeMB_regfile/reg_rRD_
aeMB_aslu/always_9/if_1/block_1/stmt_4
aeMB_aslu/input_prst
aeMB_regfile/input_rRESULT
aeMB_core/wire_rRESULT
aeMB_core/inst_aslu
aeMB_core/wire_rRA
aeMB_decode/always_12
aeMB_core/inst_decode
aeMB_decode/always_12/if_1
aeMB_regfile/input_rRA
aeMB_regfile/assign_9_wDDAT
aeMB_decode/always_12/if_1/if_1/block_1/stmt_11
aeMB_decode/always_1/if_1/block_1
aeMB_decode/always_1/if_1/block_1/stmt_3
aeMB_decode/always_1
aeMB_decode/always_1/if_1
aeMB_core/inst_fetch
aeMB_aslu/reg_rRESULT
aeMB_aslu/always_9
aeMB_decode/wire_wRA
aeMB_decode/assign_4_wRA
aeMB_decode/reg_rMXSRC
aeMB_aslu/wire_dwb_adr_o
aeMB_aslu/assign_25_dwb_adr_o
aeMB_core/wire_dwb_adr_o
aeMB_regfile/wire_wDDAT
aeMB_aslu/reg_rRES_S
aeMB_aslu/always_3
aeMB_aslu/always_8/block_1/case_1/stmt_3
aeMB_aslu/assign_18
aeMB_aslu/wire_wSRA
aeMB_aslu/always_3/case_1/stmt_1
aeMB_aslu/always_3/case_1
aeMB_aslu/input_rMXSRC
aeMB_core/wire_rMXSRC
aeMB_aslu/always_9/if_1
aeMB_decode/always_12/if_1/if_1
aeMB_aslu/always_8
aeMB_aslu/reg_xRESULT
aeMB_aslu/always_9/if_1/if_1/block_1
aeMB_aslu/always_9/if_1/if_1/block_1/stmt_1
aeMB_aslu/always_8/block_1
aeMB_aslu/always_8/block_1/case_1
aeMB_aslu/always_9/if_1/if_1
aeMB_regfile/wire_rREGA
aeMB_aslu/input_rREGA
aeMB_core/wire_rREGA
aeMB_core/inst_regfile
aeMB_aslu/assign_1_wOPA
aeMB_aslu/wire_wOPA
aeMB_regfile/always_5/if_1/cond
aeMB_regfile/assign_9_wDDAT/expr_1
aeMB_regfile/assign_9_wDDAT/expr_1/expr_2
aeMB_aslu/always_9/if_1/cond
aeMB_control/always_7/if_1/cond
aeMB_decode/always_6/block_1/stmt_1/expr_1
aeMB_aslu/assign_1_wOPA/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_2
aeMB_aslu/assign_1_wOPA/expr_1/expr_2
