Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jan  8 13:39:31 2026
| Host         : goblin-virtual-machine running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (44)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: linien_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -70.290   -29938.529                   6026                29940        0.025        0.000                      0                29940        1.500        0.000                       0                 10859  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk125_p    {0.000 4.000}        8.000           125.000         
  clk_1     {0.000 2.000}        4.000           250.000         
  clk_2     {0.000 4.000}        8.000           125.000         
  clk_fb    {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
clk_fpga_1  {0.000 2.000}        4.000           250.000         
clk_fpga_2  {0.000 10.000}       20.000          50.000          
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_p                                                                                                                                                        2.000        0.000                       0                     2  
  clk_1             1.586        0.000                      0                   48        0.276        0.000                      0                   48        1.500        0.000                       0                    52  
  clk_2           -70.290   -29938.426                   6025                29019        0.025        0.000                      0                29019        3.020        0.000                       0                 10558  
  clk_fb                                                                                                                                                        5.845        0.000                       0                     3  
clk_fpga_0          0.073        0.000                      0                  488        0.099        0.000                      0                  488        3.500        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_2         clk_1               0.014        0.000                      0                   48        0.166        0.000                      0                   48  
clk_fpga_0    clk_2              -1.392      -20.944                     56                  708        0.058        0.000                      0                  708  
clk_2         clk_fpga_0          0.134        0.000                      0                   34        0.706        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_p
  To Clock:  clk125_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_1
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 linien_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 1.472ns (69.023%)  route 0.661ns (30.977%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.810ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.649     4.810    sys_double_clk
    SLICE_X22Y82         FDRE                                         r  linien_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.456     5.266 r  linien_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.927    linien_deltasigma2_sigma[1]
    SLICE_X22Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.051 r  linien_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.051    linien_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.601 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  linien_deltasigma2_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    linien_deltasigma2_sigma_reg[15]_i_1_n_0
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[15]/C
                         clock pessimism              0.397     8.789    
                         clock uncertainty           -0.063     8.726    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)       -0.198     8.528    linien_deltasigma2_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.528    
                         arrival time                          -6.943    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 linien_deltasigma3_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.526ns (70.029%)  route 0.653ns (29.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.647     4.808    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE (Prop_fdre_C_Q)         0.518     5.326 r  linien_deltasigma3_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.979    linien_deltasigma3_sigma[1]
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.103 r  linien_deltasigma3_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.103    linien_deltasigma3_sigma[3]_i_4_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.636 r  linien_deltasigma3_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    linien_deltasigma3_sigma_reg[3]_i_1_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.987 r  linien_deltasigma3_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    linien_deltasigma3_sigma_reg[15]_i_1_n_0
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[15]/C
                         clock pessimism              0.397     8.788    
                         clock uncertainty           -0.063     8.725    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)       -0.150     8.575    linien_deltasigma3_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 linien_deltasigma1_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.526ns (70.029%)  route 0.653ns (29.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.395 - 4.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.651     4.812    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     5.330 r  linien_deltasigma1_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.983    linien_deltasigma1_sigma[1]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  linien_deltasigma1_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.107    linien_deltasigma1_sigma[3]_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.640 r  linien_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    linien_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  linien_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    linien_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  linien_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    linien_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.991 r  linien_deltasigma1_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.991    linien_deltasigma1_sigma_reg[15]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.483     8.395    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[15]/C
                         clock pessimism              0.397     8.792    
                         clock uncertainty           -0.063     8.729    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)       -0.150     8.579    linien_deltasigma1_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 linien_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 1.692ns (71.920%)  route 0.661ns (28.080%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.810ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.649     4.810    sys_double_clk
    SLICE_X22Y82         FDRE                                         r  linien_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.456     5.266 r  linien_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.927    linien_deltasigma2_sigma[1]
    SLICE_X22Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.051 r  linien_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.051    linien_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.601 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 r  linien_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.163    linien_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/C
                         clock pessimism              0.397     8.789    
                         clock uncertainty           -0.063     8.726    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)        0.062     8.788    linien_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 linien_deltasigma3_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.732ns (72.617%)  route 0.653ns (27.383%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.647     4.808    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE (Prop_fdre_C_Q)         0.518     5.326 r  linien_deltasigma3_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.979    linien_deltasigma3_sigma[1]
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.103 r  linien_deltasigma3_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.103    linien_deltasigma3_sigma[3]_i_4_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.636 r  linien_deltasigma3_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    linien_deltasigma3_sigma_reg[3]_i_1_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.193 r  linien_deltasigma3_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.193    linien_deltasigma3_sigma_reg[15]_i_1_n_6
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[13]/C
                         clock pessimism              0.397     8.788    
                         clock uncertainty           -0.063     8.725    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.109     8.834    linien_deltasigma3_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 linien_deltasigma1_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.732ns (72.617%)  route 0.653ns (27.383%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.395 - 4.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.651     4.812    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     5.330 r  linien_deltasigma1_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.983    linien_deltasigma1_sigma[1]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  linien_deltasigma1_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.107    linien_deltasigma1_sigma[3]_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.640 r  linien_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    linien_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  linien_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    linien_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  linien_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    linien_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.197 r  linien_deltasigma1_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.197    linien_deltasigma1_sigma_reg[15]_i_1_n_6
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.483     8.395    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[13]/C
                         clock pessimism              0.397     8.792    
                         clock uncertainty           -0.063     8.729    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.109     8.838    linien_deltasigma1_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 linien_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.597ns (70.738%)  route 0.661ns (29.262%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.810ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.649     4.810    sys_double_clk
    SLICE_X22Y82         FDRE                                         r  linien_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.456     5.266 r  linien_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.927    linien_deltasigma2_sigma[1]
    SLICE_X22Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.051 r  linien_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.051    linien_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.601 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.068 r  linien_deltasigma2_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.068    linien_deltasigma2_sigma_reg[15]_i_1_n_5
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[14]/C
                         clock pessimism              0.397     8.789    
                         clock uncertainty           -0.063     8.726    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)        0.062     8.788    linien_deltasigma2_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 linien_deltasigma3_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.648ns (71.618%)  route 0.653ns (28.382%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    4.808ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.647     4.808    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE (Prop_fdre_C_Q)         0.518     5.326 r  linien_deltasigma3_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.979    linien_deltasigma3_sigma[1]
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.124     6.103 r  linien_deltasigma3_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.103    linien_deltasigma3_sigma[3]_i_4_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.636 r  linien_deltasigma3_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.636    linien_deltasigma3_sigma_reg[3]_i_1_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.753 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.753    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.870 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.870    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.109 r  linien_deltasigma3_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.109    linien_deltasigma3_sigma_reg[15]_i_1_n_5
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[14]/C
                         clock pessimism              0.397     8.788    
                         clock uncertainty           -0.063     8.725    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.109     8.834    linien_deltasigma3_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 linien_deltasigma1_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.648ns (71.618%)  route 0.653ns (28.382%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.395 - 4.000 ) 
    Source Clock Delay      (SCD):    4.812ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.651     4.812    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     5.330 r  linien_deltasigma1_sigma_reg[1]/Q
                         net (fo=1, routed)           0.653     5.983    linien_deltasigma1_sigma[1]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.124     6.107 r  linien_deltasigma1_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.107    linien_deltasigma1_sigma[3]_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.640 r  linien_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.640    linien_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.757 r  linien_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.757    linien_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.874 r  linien_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.874    linien_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.113 r  linien_deltasigma1_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.113    linien_deltasigma1_sigma_reg[15]_i_1_n_5
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.483     8.395    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[14]/C
                         clock pessimism              0.397     8.792    
                         clock uncertainty           -0.063     8.729    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.109     8.838    linien_deltasigma1_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.838    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 linien_deltasigma2_sigma_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.581ns (70.529%)  route 0.661ns (29.471%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    4.810ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.754     3.060    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_3/O
                         net (fo=50, routed)          1.649     4.810    sys_double_clk
    SLICE_X22Y82         FDRE                                         r  linien_deltasigma2_sigma_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.456     5.266 r  linien_deltasigma2_sigma_reg[1]/Q
                         net (fo=1, routed)           0.661     5.927    linien_deltasigma2_sigma[1]
    SLICE_X22Y82         LUT2 (Prop_lut2_I1_O)        0.124     6.051 r  linien_deltasigma2_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     6.051    linien_deltasigma2_sigma[3]_i_4_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.601 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.052 r  linien_deltasigma2_sigma_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.052    linien_deltasigma2_sigma_reg[15]_i_1_n_7
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[12]/C
                         clock pessimism              0.397     8.789    
                         clock uncertainty           -0.063     8.726    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)        0.062     8.788    linien_deltasigma2_sigma_reg[12]
  -------------------------------------------------------------------
                         required time                          8.788    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma1_sigma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.555     1.610    sys_double_clk
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.774 r  linien_deltasigma1_sigma_reg[11]/Q
                         net (fo=1, routed)           0.137     1.911    linien_deltasigma1_sigma[11]
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  linien_deltasigma1_sigma[11]_i_2/O
                         net (fo=1, routed)           0.000     1.956    linien_deltasigma1_sigma[11]_i_2_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.020 r  linien_deltasigma1_sigma_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.020    linien_deltasigma1_sigma_reg[11]_i_1_n_4
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.822     1.968    sys_double_clk
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[11]/C
                         clock pessimism             -0.358     1.610    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.134     1.744    linien_deltasigma1_sigma_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma1_sigma_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.554     1.609    sys_double_clk
    SLICE_X32Y81         FDRE                                         r  linien_deltasigma1_sigma_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  linien_deltasigma1_sigma_reg[7]/Q
                         net (fo=1, routed)           0.137     1.910    linien_deltasigma1_sigma[7]
    SLICE_X32Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.955 r  linien_deltasigma1_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     1.955    linien_deltasigma1_sigma[7]_i_2_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.019 r  linien_deltasigma1_sigma_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    linien_deltasigma1_sigma_reg[7]_i_1_n_4
    SLICE_X32Y81         FDRE                                         r  linien_deltasigma1_sigma_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.821     1.967    sys_double_clk
    SLICE_X32Y81         FDRE                                         r  linien_deltasigma1_sigma_reg[7]/C
                         clock pessimism             -0.358     1.609    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.134     1.743    linien_deltasigma1_sigma_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma3_sigma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.553     1.608    sys_double_clk
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y83         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  linien_deltasigma3_sigma_reg[11]/Q
                         net (fo=1, routed)           0.137     1.909    linien_deltasigma3_sigma[11]
    SLICE_X24Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  linien_deltasigma3_sigma[11]_i_2/O
                         net (fo=1, routed)           0.000     1.954    linien_deltasigma3_sigma[11]_i_2_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.018 r  linien_deltasigma3_sigma_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    linien_deltasigma3_sigma_reg[11]_i_1_n_4
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[11]/C
                         clock pessimism             -0.358     1.608    
    SLICE_X24Y83         FDRE (Hold_fdre_C_D)         0.134     1.742    linien_deltasigma3_sigma_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma3_sigma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.551     1.606    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y81         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  linien_deltasigma3_sigma_reg[3]/Q
                         net (fo=1, routed)           0.137     1.907    linien_deltasigma3_sigma[3]
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.045     1.952 r  linien_deltasigma3_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     1.952    linien_deltasigma3_sigma[3]_i_2_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.016 r  linien_deltasigma3_sigma_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    linien_deltasigma3_sigma_reg[3]_i_1_n_4
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.818     1.964    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[3]/C
                         clock pessimism             -0.358     1.606    
    SLICE_X24Y81         FDRE (Hold_fdre_C_D)         0.134     1.740    linien_deltasigma3_sigma_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma3_sigma_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma3_sigma_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.552     1.607    sys_double_clk
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y82         FDRE (Prop_fdre_C_Q)         0.164     1.771 r  linien_deltasigma3_sigma_reg[7]/Q
                         net (fo=1, routed)           0.137     1.908    linien_deltasigma3_sigma[7]
    SLICE_X24Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.953 r  linien_deltasigma3_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     1.953    linien_deltasigma3_sigma[7]_i_2_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.017 r  linien_deltasigma3_sigma_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    linien_deltasigma3_sigma_reg[7]_i_1_n_4
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.819     1.965    sys_double_clk
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[7]/C
                         clock pessimism             -0.358     1.607    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.134     1.741    linien_deltasigma3_sigma_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 linien_deltasigma1_sigma_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.553     1.608    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  linien_deltasigma1_sigma_reg[3]/Q
                         net (fo=1, routed)           0.137     1.909    linien_deltasigma1_sigma[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.954 r  linien_deltasigma1_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     1.954    linien_deltasigma1_sigma[3]_i_2_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.018 r  linien_deltasigma1_sigma_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    linien_deltasigma1_sigma_reg[3]_i_1_n_4
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[3]/C
                         clock pessimism             -0.358     1.608    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.134     1.742    linien_deltasigma1_sigma_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 linien_deltasigma2_sigma_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.553     1.608    sys_double_clk
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  linien_deltasigma2_sigma_reg[7]/Q
                         net (fo=1, routed)           0.161     1.910    linien_deltasigma2_sigma[7]
    SLICE_X22Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.955 r  linien_deltasigma2_sigma[7]_i_2/O
                         net (fo=1, routed)           0.000     1.955    linien_deltasigma2_sigma[7]_i_2_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  linien_deltasigma2_sigma_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.018    linien_deltasigma2_sigma_reg[7]_i_1_n_4
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[7]/C
                         clock pessimism             -0.358     1.608    
    SLICE_X22Y83         FDRE (Hold_fdre_C_D)         0.105     1.713    linien_deltasigma2_sigma_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 linien_deltasigma2_sigma_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma2_sigma_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.554     1.609    sys_double_clk
    SLICE_X22Y84         FDRE                                         r  linien_deltasigma2_sigma_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  linien_deltasigma2_sigma_reg[11]/Q
                         net (fo=1, routed)           0.161     1.911    linien_deltasigma2_sigma[11]
    SLICE_X22Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.956 r  linien_deltasigma2_sigma[11]_i_2/O
                         net (fo=1, routed)           0.000     1.956    linien_deltasigma2_sigma[11]_i_2_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.019 r  linien_deltasigma2_sigma_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.019    linien_deltasigma2_sigma_reg[11]_i_1_n_4
    SLICE_X22Y84         FDRE                                         r  linien_deltasigma2_sigma_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.821     1.967    sys_double_clk
    SLICE_X22Y84         FDRE                                         r  linien_deltasigma2_sigma_reg[11]/C
                         clock pessimism             -0.358     1.609    
    SLICE_X22Y84         FDRE (Hold_fdre_C_D)         0.105     1.714    linien_deltasigma2_sigma_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 linien_deltasigma1_sigma_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.555     1.610    sys_double_clk
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     1.774 r  linien_deltasigma1_sigma_reg[8]/Q
                         net (fo=1, routed)           0.163     1.937    linien_deltasigma1_sigma[8]
    SLICE_X32Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.982 r  linien_deltasigma1_sigma[11]_i_5/O
                         net (fo=1, routed)           0.000     1.982    linien_deltasigma1_sigma[11]_i_5_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.052 r  linien_deltasigma1_sigma_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    linien_deltasigma1_sigma_reg[11]_i_1_n_7
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.822     1.968    sys_double_clk
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[8]/C
                         clock pessimism             -0.358     1.610    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.134     1.744    linien_deltasigma1_sigma_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 linien_deltasigma1_sigma_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            linien_deltasigma1_sigma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.497     1.030    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_3/O
                         net (fo=50, routed)          0.556     1.611    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  linien_deltasigma1_sigma_reg[12]/Q
                         net (fo=1, routed)           0.163     1.938    linien_deltasigma1_sigma[12]
    SLICE_X32Y83         LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  linien_deltasigma1_sigma[15]_i_4/O
                         net (fo=1, routed)           0.000     1.983    linien_deltasigma1_sigma[15]_i_4_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.053 r  linien_deltasigma1_sigma_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    linien_deltasigma1_sigma_reg[15]_i_1_n_7
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.823     1.969    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[12]/C
                         clock pessimism             -0.358     1.611    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.134     1.745    linien_deltasigma1_sigma_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   BUFG_3/I
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ODDR/C
Min Period        n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ODDR_1/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y80    linien_deltasigma1_sigma_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y82    linien_deltasigma1_sigma_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y82    linien_deltasigma1_sigma_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y83    linien_deltasigma1_sigma_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y83    linien_deltasigma1_sigma_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X32Y83    linien_deltasigma1_sigma_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y80    linien_deltasigma1_sigma_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y80    linien_deltasigma1_sigma_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y80    linien_deltasigma1_sigma_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y80    linien_deltasigma1_sigma_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y81    linien_deltasigma1_sigma_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y81    linien_deltasigma1_sigma_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y81    linien_deltasigma1_sigma_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y81    linien_deltasigma1_sigma_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y82    linien_deltasigma2_sigma_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y84    linien_deltasigma2_sigma_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y82    linien_deltasigma1_sigma_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y82    linien_deltasigma1_sigma_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y83    linien_deltasigma1_sigma_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y83    linien_deltasigma1_sigma_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y83    linien_deltasigma1_sigma_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y83    linien_deltasigma1_sigma_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y82    linien_deltasigma1_sigma_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X32Y82    linien_deltasigma1_sigma_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y85    linien_deltasigma2_sigma_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X22Y85    linien_deltasigma2_sigma_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_2

Setup :         6025  Failing Endpoints,  Worst Slack      -70.290ns,  Total Violation   -29938.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -70.290ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.072ns  (logic 46.904ns (60.078%)  route 31.168ns (39.922%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.710    82.904    linien_start_pulse
    SLICE_X21Y95         FDRE                                         r  linien_divider_q0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y95         FDRE                                         r  linien_divider_q0_reg[22]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.904    
  -------------------------------------------------------------------
                         slack                                -70.290    

Slack (VIOLATED) :        -70.290ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.072ns  (logic 46.904ns (60.078%)  route 31.168ns (39.922%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.710    82.904    linien_start_pulse
    SLICE_X21Y95         FDRE                                         r  linien_divider_q0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y95         FDRE                                         r  linien_divider_q0_reg[24]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.904    
  -------------------------------------------------------------------
                         slack                                -70.290    

Slack (VIOLATED) :        -70.282ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.063ns  (logic 46.904ns (60.084%)  route 31.159ns (39.916%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.701    82.895    linien_start_pulse
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[21]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.896    
  -------------------------------------------------------------------
                         slack                                -70.282    

Slack (VIOLATED) :        -70.282ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.063ns  (logic 46.904ns (60.084%)  route 31.159ns (39.916%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.701    82.895    linien_start_pulse
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[23]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.896    
  -------------------------------------------------------------------
                         slack                                -70.282    

Slack (VIOLATED) :        -70.282ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.063ns  (logic 46.904ns (60.084%)  route 31.159ns (39.916%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.701    82.895    linien_start_pulse
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[27]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.896    
  -------------------------------------------------------------------
                         slack                                -70.282    

Slack (VIOLATED) :        -70.282ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.063ns  (logic 46.904ns (60.084%)  route 31.159ns (39.916%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 12.639 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.701    82.895    linien_start_pulse
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.489    12.639    sys_clk
    SLICE_X21Y96         FDRE                                         r  linien_divider_q0_reg[28]/C
                         clock pessimism              0.249    12.888    
                         clock uncertainty           -0.069    12.819    
    SLICE_X21Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.614    linien_divider_q0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -82.896    
  -------------------------------------------------------------------
                         slack                                -70.282    

Slack (VIOLATED) :        -70.277ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_out_e_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        77.831ns  (logic 46.904ns (60.264%)  route 30.927ns (39.736%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=2 LUT3=8 LUT4=2)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 12.635 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 f  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.330    81.635    linien_safe_to_divide
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.373    82.008 r  linien_out_e[24]_i_1_comp_replica/O
                         net (fo=17, routed)          0.655    82.663    linien_out_e[24]_i_1_n_0_repN
    SLICE_X23Y93         FDRE                                         r  linien_out_e_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.485    12.635    sys_clk
    SLICE_X23Y93         FDRE                                         r  linien_out_e_reg[9]/C
                         clock pessimism              0.249    12.884    
                         clock uncertainty           -0.069    12.815    
    SLICE_X23Y93         FDRE (Setup_fdre_C_R)       -0.429    12.386    linien_out_e_reg[9]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                         -82.663    
  -------------------------------------------------------------------
                         slack                                -70.277    

Slack (VIOLATED) :        -70.276ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.059ns  (logic 46.904ns (60.088%)  route 31.155ns (39.912%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.697    82.891    linien_start_pulse
    SLICE_X21Y98         FDRE                                         r  linien_divider_q0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.490    12.640    sys_clk
    SLICE_X21Y98         FDRE                                         r  linien_divider_q0_reg[31]/C
                         clock pessimism              0.249    12.889    
                         clock uncertainty           -0.069    12.820    
    SLICE_X21Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.615    linien_divider_q0_reg[31]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -82.891    
  -------------------------------------------------------------------
                         slack                                -70.276    

Slack (VIOLATED) :        -70.276ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q0_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        78.059ns  (logic 46.904ns (60.088%)  route 31.155ns (39.912%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=3 LUT3=8 LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 12.640 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 r  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.517    81.821    linien_safe_to_divide
    SLICE_X25Y96         LUT2 (Prop_lut2_I0_O)        0.373    82.194 r  linien_divider_v0_i_1/O
                         net (fo=51, routed)          0.697    82.891    linien_start_pulse
    SLICE_X21Y98         FDRE                                         r  linien_divider_q0_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.490    12.640    sys_clk
    SLICE_X21Y98         FDRE                                         r  linien_divider_q0_reg[33]/C
                         clock pessimism              0.249    12.889    
                         clock uncertainty           -0.069    12.820    
    SLICE_X21Y98         FDRE (Setup_fdre_C_CE)      -0.205    12.615    linien_divider_q0_reg[33]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -82.891    
  -------------------------------------------------------------------
                         slack                                -70.276    

Slack (VIOLATED) :        -70.219ns  (required time - arrival time)
  Source:                 linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_out_e_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        77.774ns  (logic 46.904ns (60.308%)  route 30.870ns (39.692%))
  Logic Levels:           210  (CARRY4=182 LUT1=16 LUT2=2 LUT3=8 LUT4=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 12.636 - 8.000 ) 
    Source Clock Delay      (SCD):    4.832ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           1.671     4.832    sys_clk_repN
    SLICE_X34Y38         FDRE                                         r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     5.350 r  linien_fast_a_limitcsr1_limitcsr1_y1_reg[0]_replica/Q
                         net (fo=3, routed)           0.759     6.110    linien_fast_a_limitcsr1_limitcsr1_y1[0]_repN
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.747 r  linien_denominator_reg_reg[3]_i_1453/CO[3]
                         net (fo=1, routed)           0.000     6.747    linien_denominator_reg_reg[3]_i_1453_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.864 r  linien_denominator_reg_reg[7]_i_342/CO[3]
                         net (fo=1, routed)           0.000     6.864    linien_denominator_reg_reg[7]_i_342_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  linien_denominator_reg_reg[11]_i_270/CO[3]
                         net (fo=1, routed)           0.000     6.981    linien_denominator_reg_reg[11]_i_270_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  linien_denominator_reg_reg[15]_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.098    linien_denominator_reg_reg[15]_i_198_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  linien_denominator_reg_reg[19]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.215    linien_denominator_reg_reg[19]_i_126_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  linien_denominator_reg_reg[23]_i_129/CO[3]
                         net (fo=1, routed)           0.000     7.332    linien_denominator_reg_reg[23]_i_129_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 f  linien_denominator_reg_reg[3]_i_1451/O[0]
                         net (fo=9, routed)           0.844     8.395    linien_denominator_reg_reg[3]_i_1451_n_7
    SLICE_X33Y34         LUT3 (Prop_lut3_I2_O)        0.295     8.690 r  linien_denominator_reg[3]_i_1454/O
                         net (fo=1, routed)           0.519     9.209    linien_cordic_a_dir0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.789 r  linien_denominator_reg_reg[3]_i_1413/CO[3]
                         net (fo=1, routed)           0.000     9.789    linien_denominator_reg_reg[3]_i_1413_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.903 r  linien_denominator_reg_reg[7]_i_326/CO[3]
                         net (fo=1, routed)           0.000     9.903    linien_denominator_reg_reg[7]_i_326_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.017 r  linien_denominator_reg_reg[11]_i_254/CO[3]
                         net (fo=1, routed)           0.000    10.017    linien_denominator_reg_reg[11]_i_254_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.131 r  linien_denominator_reg_reg[15]_i_182/CO[3]
                         net (fo=1, routed)           0.000    10.131    linien_denominator_reg_reg[15]_i_182_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.245 r  linien_denominator_reg_reg[19]_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.245    linien_denominator_reg_reg[19]_i_110_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.359 r  linien_denominator_reg_reg[3]_i_1375/CO[3]
                         net (fo=1, routed)           0.000    10.359    linien_denominator_reg_reg[3]_i_1375_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.581 f  linien_denominator_reg_reg[3]_i_1358/O[0]
                         net (fo=49, routed)          0.815    11.396    linien_denominator_reg_reg[3]_i_1358_n_7
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.299    11.695 r  linien_denominator_reg[3]_i_1414/O
                         net (fo=1, routed)           0.190    11.885    in
    SLICE_X31Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.465 r  linien_denominator_reg_reg[3]_i_1364/CO[3]
                         net (fo=1, routed)           0.000    12.465    linien_denominator_reg_reg[3]_i_1364_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.579 r  linien_denominator_reg_reg[7]_i_303/CO[3]
                         net (fo=1, routed)           0.000    12.579    linien_denominator_reg_reg[7]_i_303_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.693 r  linien_denominator_reg_reg[11]_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.693    linien_denominator_reg_reg[11]_i_231_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.807 r  linien_denominator_reg_reg[15]_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.807    linien_denominator_reg_reg[15]_i_159_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.921 r  linien_denominator_reg_reg[19]_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.921    linien_denominator_reg_reg[19]_i_91_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.035 r  linien_denominator_reg_reg[3]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    13.035    linien_denominator_reg_reg[3]_i_1329_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.257 f  linien_denominator_reg_reg[3]_i_1312/O[0]
                         net (fo=48, routed)          0.653    13.911    linien_denominator_reg_reg[3]_i_1312_n_7
    SLICE_X29Y37         LUT1 (Prop_lut1_I0_O)        0.299    14.210 r  linien_denominator_reg[3]_i_1365/O
                         net (fo=1, routed)           0.334    14.544    linien_denominator_reg[3]_i_1365_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    15.139 r  linien_denominator_reg_reg[3]_i_1318/CO[3]
                         net (fo=1, routed)           0.000    15.139    linien_denominator_reg_reg[3]_i_1318_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.256 r  linien_denominator_reg_reg[7]_i_283/CO[3]
                         net (fo=1, routed)           0.000    15.256    linien_denominator_reg_reg[7]_i_283_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.373 r  linien_denominator_reg_reg[11]_i_211/CO[3]
                         net (fo=1, routed)           0.000    15.373    linien_denominator_reg_reg[11]_i_211_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.490 r  linien_denominator_reg_reg[15]_i_139/CO[3]
                         net (fo=1, routed)           0.000    15.490    linien_denominator_reg_reg[15]_i_139_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.607 r  linien_denominator_reg_reg[19]_i_80/CO[3]
                         net (fo=1, routed)           0.000    15.607    linien_denominator_reg_reg[19]_i_80_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.724 r  linien_denominator_reg_reg[3]_i_1278/CO[3]
                         net (fo=1, routed)           0.000    15.724    linien_denominator_reg_reg[3]_i_1278_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.943 f  linien_denominator_reg_reg[3]_i_1261/O[0]
                         net (fo=47, routed)          0.435    16.378    linien_denominator_reg_reg[3]_i_1261_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.295    16.673 r  linien_denominator_reg[3]_i_1370/O
                         net (fo=1, routed)           0.547    17.219    linien_denominator_reg[3]_i_1370_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.814 r  linien_denominator_reg_reg[3]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    17.814    linien_denominator_reg_reg[3]_i_1319_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.931 r  linien_denominator_reg_reg[3]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    17.931    linien_denominator_reg_reg[3]_i_1267_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.048 r  linien_denominator_reg_reg[7]_i_263/CO[3]
                         net (fo=1, routed)           0.000    18.048    linien_denominator_reg_reg[7]_i_263_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.165 r  linien_denominator_reg_reg[11]_i_191/CO[3]
                         net (fo=1, routed)           0.000    18.165    linien_denominator_reg_reg[11]_i_191_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.282 r  linien_denominator_reg_reg[15]_i_119/CO[3]
                         net (fo=1, routed)           0.000    18.282    linien_denominator_reg_reg[15]_i_119_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.399 r  linien_denominator_reg_reg[3]_i_1227/CO[3]
                         net (fo=1, routed)           0.000    18.399    linien_denominator_reg_reg[3]_i_1227_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.618 f  linien_denominator_reg_reg[3]_i_1205/O[0]
                         net (fo=46, routed)          0.742    19.360    linien_denominator_reg_reg[3]_i_1205_n_7
    SLICE_X33Y44         LUT1 (Prop_lut1_I0_O)        0.324    19.684 r  linien_denominator_reg[3]_i_1324/O
                         net (fo=1, routed)           0.338    20.022    linien_denominator_reg[3]_i_1324_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.783    20.805 r  linien_denominator_reg_reg[3]_i_1268/CO[3]
                         net (fo=1, routed)           0.000    20.805    linien_denominator_reg_reg[3]_i_1268_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  linien_denominator_reg_reg[3]_i_1211/CO[3]
                         net (fo=1, routed)           0.000    20.919    linien_denominator_reg_reg[3]_i_1211_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.033 r  linien_denominator_reg_reg[7]_i_243/CO[3]
                         net (fo=1, routed)           0.000    21.033    linien_denominator_reg_reg[7]_i_243_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.147 r  linien_denominator_reg_reg[11]_i_171/CO[3]
                         net (fo=1, routed)           0.000    21.147    linien_denominator_reg_reg[11]_i_171_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.261 r  linien_denominator_reg_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.261    linien_denominator_reg_reg[15]_i_99_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.375 r  linien_denominator_reg_reg[3]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    21.375    linien_denominator_reg_reg[3]_i_1171_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.597 f  linien_denominator_reg_reg[3]_i_1149/O[0]
                         net (fo=45, routed)          0.705    22.301    linien_denominator_reg_reg[3]_i_1149_n_7
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.299    22.600 r  linien_denominator_reg[3]_i_1273/O
                         net (fo=1, routed)           0.480    23.080    linien_denominator_reg[3]_i_1273_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.675 r  linien_denominator_reg_reg[3]_i_1212/CO[3]
                         net (fo=1, routed)           0.000    23.675    linien_denominator_reg_reg[3]_i_1212_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.792 r  linien_denominator_reg_reg[3]_i_1155/CO[3]
                         net (fo=1, routed)           0.000    23.792    linien_denominator_reg_reg[3]_i_1155_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.909 r  linien_denominator_reg_reg[7]_i_223/CO[3]
                         net (fo=1, routed)           0.000    23.909    linien_denominator_reg_reg[7]_i_223_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.026 r  linien_denominator_reg_reg[11]_i_151/CO[3]
                         net (fo=1, routed)           0.000    24.026    linien_denominator_reg_reg[11]_i_151_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.143 r  linien_denominator_reg_reg[15]_i_83/CO[3]
                         net (fo=1, routed)           0.000    24.143    linien_denominator_reg_reg[15]_i_83_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.260 r  linien_denominator_reg_reg[3]_i_1110/CO[3]
                         net (fo=1, routed)           0.000    24.260    linien_denominator_reg_reg[3]_i_1110_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.479 f  linien_denominator_reg_reg[3]_i_1088/O[0]
                         net (fo=44, routed)          0.552    25.031    linien_denominator_reg_reg[3]_i_1088_n_7
    SLICE_X30Y45         LUT1 (Prop_lut1_I0_O)        0.295    25.326 r  linien_denominator_reg[3]_i_1217/O
                         net (fo=1, routed)           0.349    25.675    linien_denominator_reg[3]_i_1217_n_0
    SLICE_X26Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.255 r  linien_denominator_reg_reg[3]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    26.255    linien_denominator_reg_reg[3]_i_1156_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.369 r  linien_denominator_reg_reg[3]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    26.369    linien_denominator_reg_reg[3]_i_1094_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.483 r  linien_denominator_reg_reg[7]_i_203/CO[3]
                         net (fo=1, routed)           0.000    26.483    linien_denominator_reg_reg[7]_i_203_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  linien_denominator_reg_reg[11]_i_131/CO[3]
                         net (fo=1, routed)           0.000    26.597    linien_denominator_reg_reg[11]_i_131_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.711 r  linien_denominator_reg_reg[15]_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.712    linien_denominator_reg_reg[15]_i_72_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.826 r  linien_denominator_reg_reg[3]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    26.826    linien_denominator_reg_reg[3]_i_1049_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.048 f  linien_denominator_reg_reg[3]_i_1022/O[0]
                         net (fo=43, routed)          0.455    27.503    linien_denominator_reg_reg[3]_i_1022_n_7
    SLICE_X27Y52         LUT1 (Prop_lut1_I0_O)        0.299    27.802 r  linien_denominator_reg[3]_i_1222/O
                         net (fo=1, routed)           0.631    28.433    linien_denominator_reg[3]_i_1222_n_0
    SLICE_X23Y47         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    29.013 r  linien_denominator_reg_reg[3]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    29.013    linien_denominator_reg_reg[3]_i_1161_n_0
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.127 r  linien_denominator_reg_reg[3]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    29.127    linien_denominator_reg_reg[3]_i_1095_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.241 r  linien_denominator_reg_reg[3]_i_1028/CO[3]
                         net (fo=1, routed)           0.001    29.242    linien_denominator_reg_reg[3]_i_1028_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.356 r  linien_denominator_reg_reg[7]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.356    linien_denominator_reg_reg[7]_i_183_n_0
    SLICE_X23Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.470 r  linien_denominator_reg_reg[11]_i_111/CO[3]
                         net (fo=1, routed)           0.000    29.470    linien_denominator_reg_reg[11]_i_111_n_0
    SLICE_X23Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.584 r  linien_denominator_reg_reg[3]_i_983/CO[3]
                         net (fo=1, routed)           0.000    29.584    linien_denominator_reg_reg[3]_i_983_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.806 f  linien_denominator_reg_reg[3]_i_956/O[0]
                         net (fo=42, routed)          0.384    30.189    linien_cordic_a_y8[24]
    SLICE_X22Y54         LUT1 (Prop_lut1_I0_O)        0.299    30.488 r  linien_denominator_reg[3]_i_1166/O
                         net (fo=1, routed)           0.809    31.297    linien_cordic_a_dir8
    SLICE_X33Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.877 r  linien_denominator_reg_reg[3]_i_1100/CO[3]
                         net (fo=1, routed)           0.001    31.878    linien_denominator_reg_reg[3]_i_1100_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.992 r  linien_denominator_reg_reg[3]_i_1029/CO[3]
                         net (fo=1, routed)           0.000    31.992    linien_denominator_reg_reg[3]_i_1029_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.106 r  linien_denominator_reg_reg[3]_i_962/CO[3]
                         net (fo=1, routed)           0.000    32.106    linien_denominator_reg_reg[3]_i_962_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.220 r  linien_denominator_reg_reg[7]_i_163/CO[3]
                         net (fo=1, routed)           0.000    32.220    linien_denominator_reg_reg[7]_i_163_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.334 r  linien_denominator_reg_reg[11]_i_91/CO[3]
                         net (fo=1, routed)           0.000    32.334    linien_denominator_reg_reg[11]_i_91_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.448 r  linien_denominator_reg_reg[3]_i_912/CO[3]
                         net (fo=1, routed)           0.000    32.448    linien_denominator_reg_reg[3]_i_912_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.670 f  linien_denominator_reg_reg[3]_i_885/O[0]
                         net (fo=41, routed)          0.674    33.344    linien_cordic_a_y9[24]
    SLICE_X32Y48         LUT1 (Prop_lut1_I0_O)        0.299    33.643 r  linien_denominator_reg[3]_i_1105/O
                         net (fo=1, routed)           0.359    34.002    linien_cordic_a_dir9
    SLICE_X30Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    34.597 r  linien_denominator_reg_reg[3]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    34.597    linien_denominator_reg_reg[3]_i_1034_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.714 r  linien_denominator_reg_reg[3]_i_963/CO[3]
                         net (fo=1, routed)           0.001    34.714    linien_denominator_reg_reg[3]_i_963_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.831 r  linien_denominator_reg_reg[3]_i_891/CO[3]
                         net (fo=1, routed)           0.000    34.831    linien_denominator_reg_reg[3]_i_891_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.948 r  linien_denominator_reg_reg[7]_i_143/CO[3]
                         net (fo=1, routed)           0.000    34.948    linien_denominator_reg_reg[7]_i_143_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.065 r  linien_denominator_reg_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    35.065    linien_denominator_reg_reg[11]_i_75_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.182 r  linien_denominator_reg_reg[3]_i_841/CO[3]
                         net (fo=1, routed)           0.000    35.182    linien_denominator_reg_reg[3]_i_841_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.401 r  linien_denominator_reg_reg[3]_i_809/O[0]
                         net (fo=40, routed)          1.079    36.480    linien_cordic_a_y10[24]
    SLICE_X28Y50         LUT3 (Prop_lut3_I2_O)        0.295    36.775 r  linien_denominator_reg[3]_i_1042/O
                         net (fo=1, routed)           0.000    36.775    linien_denominator_reg[3]_i_1042_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.308 r  linien_denominator_reg_reg[3]_i_968/CO[3]
                         net (fo=1, routed)           0.000    37.308    linien_denominator_reg_reg[3]_i_968_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.425 r  linien_denominator_reg_reg[3]_i_892/CO[3]
                         net (fo=1, routed)           0.000    37.425    linien_denominator_reg_reg[3]_i_892_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.542 r  linien_denominator_reg_reg[3]_i_815/CO[3]
                         net (fo=1, routed)           0.000    37.542    linien_denominator_reg_reg[3]_i_815_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.659 r  linien_denominator_reg_reg[7]_i_123/CO[3]
                         net (fo=1, routed)           0.000    37.659    linien_denominator_reg_reg[7]_i_123_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.776 r  linien_denominator_reg_reg[11]_i_64/CO[3]
                         net (fo=1, routed)           0.000    37.776    linien_denominator_reg_reg[11]_i_64_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.893 r  linien_denominator_reg_reg[3]_i_765/CO[3]
                         net (fo=1, routed)           0.000    37.893    linien_denominator_reg_reg[3]_i_765_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.112 f  linien_denominator_reg_reg[3]_i_733/O[0]
                         net (fo=39, routed)          0.580    38.692    linien_cordic_a_y11[24]
    SLICE_X27Y55         LUT1 (Prop_lut1_I0_O)        0.295    38.987 r  linien_denominator_reg[3]_i_1044/O
                         net (fo=1, routed)           0.515    39.503    linien_cordic_a_dir11
    SLICE_X29Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.083 r  linien_denominator_reg_reg[3]_i_973/CO[3]
                         net (fo=1, routed)           0.000    40.083    linien_denominator_reg_reg[3]_i_973_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.197 r  linien_denominator_reg_reg[3]_i_897/CO[3]
                         net (fo=1, routed)           0.000    40.197    linien_denominator_reg_reg[3]_i_897_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.311 r  linien_denominator_reg_reg[3]_i_816/CO[3]
                         net (fo=1, routed)           0.000    40.311    linien_denominator_reg_reg[3]_i_816_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.425 r  linien_denominator_reg_reg[3]_i_739/CO[3]
                         net (fo=1, routed)           0.000    40.425    linien_denominator_reg_reg[3]_i_739_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.539 r  linien_denominator_reg_reg[7]_i_103/CO[3]
                         net (fo=1, routed)           0.000    40.539    linien_denominator_reg_reg[7]_i_103_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.653 r  linien_denominator_reg_reg[3]_i_689/CO[3]
                         net (fo=1, routed)           0.000    40.653    linien_denominator_reg_reg[3]_i_689_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.875 r  linien_denominator_reg_reg[3]_i_657/O[0]
                         net (fo=38, routed)          0.774    41.649    linien_cordic_a_y12[24]
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.299    41.948 r  linien_denominator_reg[3]_i_981/O
                         net (fo=1, routed)           0.000    41.948    linien_denominator_reg[3]_i_981_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.481 r  linien_denominator_reg_reg[3]_i_902/CO[3]
                         net (fo=1, routed)           0.000    42.481    linien_denominator_reg_reg[3]_i_902_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.598 r  linien_denominator_reg_reg[3]_i_821/CO[3]
                         net (fo=1, routed)           0.000    42.598    linien_denominator_reg_reg[3]_i_821_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.715 r  linien_denominator_reg_reg[3]_i_740/CO[3]
                         net (fo=1, routed)           0.000    42.715    linien_denominator_reg_reg[3]_i_740_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.832 r  linien_denominator_reg_reg[3]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.832    linien_denominator_reg_reg[3]_i_663_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.949 r  linien_denominator_reg_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    42.949    linien_denominator_reg_reg[7]_i_83_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.066 r  linien_denominator_reg_reg[3]_i_613/CO[3]
                         net (fo=1, routed)           0.000    43.066    linien_denominator_reg_reg[3]_i_613_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.285 f  linien_denominator_reg_reg[3]_i_581/O[0]
                         net (fo=37, routed)          0.790    44.076    linien_cordic_a_y13[24]
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.295    44.371 r  linien_denominator_reg[3]_i_907/O
                         net (fo=1, routed)           0.354    44.725    linien_cordic_a_dir13
    SLICE_X32Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    45.320 r  linien_denominator_reg_reg[3]_i_826/CO[3]
                         net (fo=1, routed)           0.000    45.320    linien_denominator_reg_reg[3]_i_826_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.437 r  linien_denominator_reg_reg[3]_i_745/CO[3]
                         net (fo=1, routed)           0.000    45.437    linien_denominator_reg_reg[3]_i_745_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.554 r  linien_denominator_reg_reg[3]_i_664/CO[3]
                         net (fo=1, routed)           0.000    45.554    linien_denominator_reg_reg[3]_i_664_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.671 r  linien_denominator_reg_reg[3]_i_587/CO[3]
                         net (fo=1, routed)           0.000    45.671    linien_denominator_reg_reg[3]_i_587_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.788 r  linien_denominator_reg_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    45.788    linien_denominator_reg_reg[7]_i_67_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.905 r  linien_denominator_reg_reg[3]_i_532/CO[3]
                         net (fo=1, routed)           0.000    45.905    linien_denominator_reg_reg[3]_i_532_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.124 f  linien_denominator_reg_reg[3]_i_500/O[0]
                         net (fo=36, routed)          0.818    46.941    linien_cordic_a_y14[24]
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.295    47.236 r  linien_denominator_reg[3]_i_831/O
                         net (fo=1, routed)           0.324    47.560    linien_cordic_a_dir14
    SLICE_X30Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    48.155 r  linien_denominator_reg_reg[3]_i_750/CO[3]
                         net (fo=1, routed)           0.000    48.155    linien_denominator_reg_reg[3]_i_750_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.272 r  linien_denominator_reg_reg[3]_i_669/CO[3]
                         net (fo=1, routed)           0.000    48.272    linien_denominator_reg_reg[3]_i_669_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.389 r  linien_denominator_reg_reg[3]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.389    linien_denominator_reg_reg[3]_i_588_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.506 r  linien_denominator_reg_reg[3]_i_506/CO[3]
                         net (fo=1, routed)           0.000    48.506    linien_denominator_reg_reg[3]_i_506_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.623 r  linien_denominator_reg_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    48.623    linien_denominator_reg_reg[7]_i_56_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.740 r  linien_denominator_reg_reg[3]_i_451/CO[3]
                         net (fo=1, routed)           0.000    48.740    linien_denominator_reg_reg[3]_i_451_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    48.959 f  linien_denominator_reg_reg[3]_i_414/O[0]
                         net (fo=35, routed)          0.834    49.793    linien_cordic_a_y15[24]
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.295    50.088 r  linien_denominator_reg[3]_i_836/O
                         net (fo=1, routed)           0.466    50.554    linien_cordic_a_dir15
    SLICE_X31Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    51.134 r  linien_denominator_reg_reg[3]_i_755/CO[3]
                         net (fo=1, routed)           0.000    51.134    linien_denominator_reg_reg[3]_i_755_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.248 r  linien_denominator_reg_reg[3]_i_674/CO[3]
                         net (fo=1, routed)           0.000    51.248    linien_denominator_reg_reg[3]_i_674_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.362 r  linien_denominator_reg_reg[3]_i_593/CO[3]
                         net (fo=1, routed)           0.000    51.362    linien_denominator_reg_reg[3]_i_593_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.476 r  linien_denominator_reg_reg[3]_i_507/CO[3]
                         net (fo=1, routed)           0.000    51.476    linien_denominator_reg_reg[3]_i_507_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.590 r  linien_denominator_reg_reg[3]_i_420/CO[3]
                         net (fo=1, routed)           0.000    51.590    linien_denominator_reg_reg[3]_i_420_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.704 r  linien_denominator_reg_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    51.704    linien_denominator_reg_reg[3]_i_365_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    51.926 r  linien_denominator_reg_reg[3]_i_328/O[0]
                         net (fo=34, routed)          1.038    52.964    linien_cordic_a_y16[24]
    SLICE_X31Y72         LUT3 (Prop_lut3_I2_O)        0.299    53.263 r  linien_denominator_reg[3]_i_332/O
                         net (fo=1, routed)           0.000    53.263    linien_denominator_reg[3]_i_332_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.813 r  linien_denominator_reg_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    53.813    linien_denominator_reg_reg[3]_i_248_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.927 r  linien_denominator_reg_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.927    linien_denominator_reg_reg[7]_i_25_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.041 r  linien_denominator_reg_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.009    54.050    linien_denominator_reg_reg[11]_i_21_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.164 r  linien_denominator_reg_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.164    linien_denominator_reg_reg[15]_i_21_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.278 r  linien_denominator_reg_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.278    linien_denominator_reg_reg[19]_i_21_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.392 r  linien_denominator_reg_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.392    linien_denominator_reg_reg[23]_i_37_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    54.614 r  linien_denominator_reg_reg[23]_i_40/O[0]
                         net (fo=19, routed)          1.146    55.759    linien_cordic_a_x17[24]
    SLICE_X29Y69         LUT3 (Prop_lut3_I2_O)        0.299    56.058 r  linien_denominator_reg[3]_i_520/O
                         net (fo=1, routed)           0.000    56.058    linien_denominator_reg[3]_i_520_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.608 r  linien_denominator_reg_reg[3]_i_426/CO[3]
                         net (fo=1, routed)           0.000    56.608    linien_denominator_reg_reg[3]_i_426_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  linien_denominator_reg_reg[3]_i_335/CO[3]
                         net (fo=1, routed)           0.000    56.722    linien_denominator_reg_reg[3]_i_335_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  linien_denominator_reg_reg[3]_i_253/CO[3]
                         net (fo=1, routed)           0.000    56.836    linien_denominator_reg_reg[3]_i_253_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  linien_denominator_reg_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    56.950    linien_denominator_reg_reg[3]_i_208_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.172 f  linien_denominator_reg_reg[3]_i_176/O[0]
                         net (fo=32, routed)          0.626    57.799    linien_cordic_a_y18[24]
    SLICE_X27Y71         LUT1 (Prop_lut1_I0_O)        0.299    58.098 r  linien_denominator_reg[3]_i_608/O
                         net (fo=1, routed)           0.339    58.436    linien_cordic_a_dir18
    SLICE_X28Y72         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    59.031 r  linien_denominator_reg_reg[3]_i_522/CO[3]
                         net (fo=1, routed)           0.000    59.031    linien_denominator_reg_reg[3]_i_522_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.148 r  linien_denominator_reg_reg[3]_i_431/CO[3]
                         net (fo=1, routed)           0.000    59.148    linien_denominator_reg_reg[3]_i_431_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.265 r  linien_denominator_reg_reg[3]_i_340/CO[3]
                         net (fo=1, routed)           0.009    59.274    linien_denominator_reg_reg[3]_i_340_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.391 r  linien_denominator_reg_reg[3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    59.391    linien_denominator_reg_reg[3]_i_254_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.508 r  linien_denominator_reg_reg[3]_i_182/CO[3]
                         net (fo=1, routed)           0.000    59.508    linien_denominator_reg_reg[3]_i_182_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.625 r  linien_denominator_reg_reg[3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    59.625    linien_denominator_reg_reg[3]_i_142_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    59.844 f  linien_denominator_reg_reg[3]_i_115/O[0]
                         net (fo=31, routed)          0.765    60.609    linien_cordic_a_y19[24]
    SLICE_X27Y79         LUT1 (Prop_lut1_I0_O)        0.295    60.904 r  linien_denominator_reg[3]_i_527/O
                         net (fo=1, routed)           0.572    61.476    linien_cordic_a_dir19
    SLICE_X29Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    62.056 r  linien_denominator_reg_reg[3]_i_442/CO[3]
                         net (fo=1, routed)           0.009    62.065    linien_denominator_reg_reg[3]_i_442_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.179 r  linien_denominator_reg_reg[3]_i_356/CO[3]
                         net (fo=1, routed)           0.000    62.179    linien_denominator_reg_reg[3]_i_356_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.293 r  linien_denominator_reg_reg[3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    62.293    linien_denominator_reg_reg[3]_i_275_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.407 r  linien_denominator_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000    62.407    linien_denominator_reg_reg[3]_i_199_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.521 r  linien_denominator_reg_reg[3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    62.521    linien_denominator_reg_reg[3]_i_137_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.635 r  linien_denominator_reg_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000    62.635    linien_denominator_reg_reg[3]_i_90_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.857 r  linien_denominator_reg_reg[3]_i_68/O[0]
                         net (fo=30, routed)          0.879    63.736    linien_cordic_a_y20[24]
    SLICE_X30Y78         LUT3 (Prop_lut3_I2_O)        0.299    64.035 r  linien_denominator_reg[3]_i_445/O
                         net (fo=1, routed)           0.000    64.035    linien_denominator_reg[3]_i_445_n_0
    SLICE_X30Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.568 r  linien_denominator_reg_reg[3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    64.568    linien_denominator_reg_reg[3]_i_351_n_0
    SLICE_X30Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.685 r  linien_denominator_reg_reg[3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    64.685    linien_denominator_reg_reg[3]_i_270_n_0
    SLICE_X30Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.802 r  linien_denominator_reg_reg[3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    64.802    linien_denominator_reg_reg[3]_i_194_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.919 r  linien_denominator_reg_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    64.919    linien_denominator_reg_reg[3]_i_132_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.036 r  linien_denominator_reg_reg[3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    65.036    linien_denominator_reg_reg[3]_i_85_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.153 r  linien_denominator_reg_reg[3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.153    linien_denominator_reg_reg[3]_i_50_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    65.372 r  linien_denominator_reg_reg[3]_i_37/O[0]
                         net (fo=29, routed)          1.098    66.470    linien_cordic_a_y21[24]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.295    66.765 r  linien_denominator_reg[3]_i_41/O
                         net (fo=1, routed)           0.000    66.765    linien_denominator_reg[3]_i_41_n_0
    SLICE_X23Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.297 r  linien_denominator_reg_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.297    linien_denominator_reg_reg[3]_i_20_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  linien_denominator_reg_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.411    linien_denominator_reg_reg[7]_i_11_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  linien_denominator_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.525    linien_denominator_reg_reg[11]_i_11_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  linien_denominator_reg_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.639    linien_denominator_reg_reg[15]_i_11_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  linien_denominator_reg_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.753    linien_denominator_reg_reg[19]_i_11_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.992 r  linien_denominator_reg_reg[23]_i_17/O[2]
                         net (fo=3, routed)           1.105    69.097    linien_cordic_a_x22[22]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.302    69.399 r  linien_denominator_reg[3]_i_269/O
                         net (fo=1, routed)           0.000    69.399    linien_denominator_reg[3]_i_269_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.912 r  linien_denominator_reg_reg[3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    69.912    linien_denominator_reg_reg[3]_i_188_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.029 r  linien_denominator_reg_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000    70.029    linien_denominator_reg_reg[3]_i_126_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.146 r  linien_denominator_reg_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    70.146    linien_denominator_reg_reg[3]_i_79_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.263 r  linien_denominator_reg_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    70.263    linien_denominator_reg_reg[3]_i_44_n_0
    SLICE_X28Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.380 r  linien_denominator_reg_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.380    linien_denominator_reg_reg[3]_i_24_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.497 r  linien_denominator_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.497    linien_denominator_reg_reg[3]_i_14_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    70.716 f  linien_denominator_reg_reg[3]_i_15/O[0]
                         net (fo=29, routed)          0.700    71.416    linien_cordic_a_x2410
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.295    71.711 r  linien_denominator_reg[3]_i_436/O
                         net (fo=1, routed)           0.351    72.062    linien_cordic_a_dir23
    SLICE_X29Y83         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    72.642 r  linien_denominator_reg_reg[3]_i_345/CO[3]
                         net (fo=1, routed)           0.000    72.642    linien_denominator_reg_reg[3]_i_345_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.756 r  linien_denominator_reg_reg[3]_i_259/CO[3]
                         net (fo=1, routed)           0.000    72.756    linien_denominator_reg_reg[3]_i_259_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.870 r  linien_denominator_reg_reg[3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    72.870    linien_denominator_reg_reg[3]_i_183_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.984 r  linien_denominator_reg_reg[3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.984    linien_denominator_reg_reg[3]_i_121_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.098 r  linien_denominator_reg_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    73.098    linien_denominator_reg_reg[3]_i_74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.212 r  linien_denominator_reg_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    73.212    linien_denominator_reg_reg[3]_i_42_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    73.434 r  linien_denominator_reg_reg[3]_i_23/O[0]
                         net (fo=2, routed)           0.810    74.244    linien_cordic_a_x2510
    SLICE_X26Y86         LUT4 (Prop_lut4_I1_O)        0.299    74.543 r  linien_denominator_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    74.543    linien_denominator_reg[3]_i_12_n_0
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.093 r  linien_denominator_reg_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    75.093    linien_denominator_reg_reg[3]_i_7_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.427 r  linien_denominator_reg_reg[7]_i_7/O[1]
                         net (fo=1, routed)           0.682    76.109    linien_denominator_reg_reg[7]_i_7_n_6
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    76.962 r  linien_denominator_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.962    linien_denominator_reg_reg[7]_i_2_n_0
    SLICE_X27Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.076 r  linien_denominator_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.076    linien_denominator_reg_reg[11]_i_2_n_0
    SLICE_X27Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.190 r  linien_denominator_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.190    linien_denominator_reg_reg[15]_i_2_n_0
    SLICE_X27Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.524 r  linien_denominator_reg_reg[19]_i_2/O[1]
                         net (fo=4, routed)           0.656    78.180    linien_denominator_reg_reg[19]_i_2_n_6
    SLICE_X25Y92         LUT2 (Prop_lut2_I0_O)        0.303    78.483 r  linien_denominator_reg[19]_i_6/O
                         net (fo=1, routed)           0.000    78.483    linien_denominator_reg[19]_i_6_n_0
    SLICE_X25Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    79.015 r  linien_denominator_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.015    linien_denominator_reg_reg[19]_i_1_n_0
    SLICE_X25Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    79.271 f  linien_denominator_reg_reg[23]_i_1/O[2]
                         net (fo=5, routed)           1.037    80.308    linien_divider_den[22]
    SLICE_X26Y95         LUT2 (Prop_lut2_I0_O)        0.302    80.610 r  linien_safe_to_divide_reg_i_9/O
                         net (fo=1, routed)           0.000    80.610    linien_safe_to_divide_reg_i_9_n_0
    SLICE_X26Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    81.011 r  linien_safe_to_divide_reg_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.011    linien_safe_to_divide_reg_reg_i_2_n_0
    SLICE_X26Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    81.304 f  linien_safe_to_divide_reg_reg_i_1/CO[0]
                         net (fo=4, routed)           0.330    81.635    linien_safe_to_divide
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.373    82.008 r  linien_out_e[24]_i_1_comp_replica/O
                         net (fo=17, routed)          0.598    82.606    linien_out_e[24]_i_1_n_0_repN
    SLICE_X25Y99         FDRE                                         r  linien_out_e_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.486    12.636    sys_clk
    SLICE_X25Y99         FDRE                                         r  linien_out_e_reg[17]/C
                         clock pessimism              0.249    12.885    
                         clock uncertainty           -0.069    12.816    
    SLICE_X25Y99         FDRE (Setup_fdre_C_R)       -0.429    12.387    linien_out_e_reg[17]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                         -82.606    
  -------------------------------------------------------------------
                         slack                                -70.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 linien_divider_quo33_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_quo34_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.554     1.677    sys_clk
    SLICE_X22Y86         FDRE                                         r  linien_divider_quo33_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  linien_divider_quo33_reg[15]/Q
                         net (fo=1, routed)           0.213     2.031    linien_divider_quo33_reg_n_0_[15]
    SLICE_X20Y87         FDRE                                         r  linien_divider_quo34_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.825     2.046    sys_clk
    SLICE_X20Y87         FDRE                                         r  linien_divider_quo34_reg[16]/C
                         clock pessimism             -0.102     1.944    
    SLICE_X20Y87         FDRE (Hold_fdre_C_D)         0.063     2.007    linien_divider_quo34_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 linien_fast_a_iir0_z0r1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_a_iir0_zr3_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.841%)  route 0.222ns (61.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.560     1.683    sys_clk
    SLICE_X19Y59         FDRE                                         r  linien_fast_a_iir0_z0r1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  linien_fast_a_iir0_z0r1_reg[34]/Q
                         net (fo=1, routed)           0.222     2.046    linien_fast_a_iir0_z0r1[34]
    SLICE_X25Y59         FDRE                                         r  linien_fast_a_iir0_zr3_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.826     2.047    sys_clk
    SLICE_X25Y59         FDRE                                         r  linien_fast_a_iir0_zr3_reg[34]/C
                         clock pessimism             -0.102     1.945    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.075     2.020    linien_fast_a_iir0_zr3_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linien_divider_q0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.452%)  route 0.233ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.558     1.681    sys_clk
    SLICE_X25Y96         FDRE                                         r  linien_divider_q0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y96         FDRE (Prop_fdre_C_Q)         0.128     1.809 r  linien_divider_q0_reg[18]/Q
                         net (fo=1, routed)           0.233     2.042    linien_divider_q0[18]
    SLICE_X16Y97         SRL16E                                       r  linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.831     2.052    sys_clk
    SLICE_X16Y97         SRL16E                                       r  linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r/CLK
                         clock pessimism             -0.102     1.950    
    SLICE_X16Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     2.013    linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 linien_fast_a_iir0_z0r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_a_iir0_zr3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.174%)  route 0.191ns (59.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.559     1.682    sys_clk
    SLICE_X14Y61         FDRE                                         r  linien_fast_a_iir0_z0r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.128     1.810 r  linien_fast_a_iir0_z0r1_reg[28]/Q
                         net (fo=1, routed)           0.191     2.001    linien_fast_a_iir0_z0r1[28]
    SLICE_X23Y61         FDRE                                         r  linien_fast_a_iir0_zr3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.825     2.046    sys_clk
    SLICE_X23Y61         FDRE                                         r  linien_fast_a_iir0_zr3_reg[28]/C
                         clock pessimism             -0.102     1.944    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.017     1.961    linien_fast_a_iir0_zr3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 linien_fast_b_limitcsr0_max_storage_full1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_b_limitcsr0_limit_max1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.261%)  route 0.237ns (62.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.560     1.683    sys_clk
    SLICE_X22Y46         FDSE                                         r  linien_fast_b_limitcsr0_max_storage_full1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDSE (Prop_fdse_C_Q)         0.141     1.824 r  linien_fast_b_limitcsr0_max_storage_full1_reg[23]/Q
                         net (fo=2, routed)           0.237     2.062    data60[7]
    SLICE_X21Y42         FDRE                                         r  linien_fast_b_limitcsr0_limit_max1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.829     2.050    sys_clk
    SLICE_X21Y42         FDRE                                         r  linien_fast_b_limitcsr0_limit_max1_reg[23]/C
                         clock pessimism             -0.102     1.948    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.071     2.019    linien_fast_b_limitcsr0_limit_max1_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linien_divider_quo34_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_quo35_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.821%)  route 0.194ns (54.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.555     1.678    sys_clk
    SLICE_X20Y87         FDRE                                         r  linien_divider_quo34_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_fdre_C_Q)         0.164     1.842 r  linien_divider_quo34_reg[15]/Q
                         net (fo=1, routed)           0.194     2.036    linien_divider_quo34_reg_n_0_[15]
    SLICE_X22Y90         FDRE                                         r  linien_divider_quo35_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.826     2.047    sys_clk
    SLICE_X22Y90         FDRE                                         r  linien_divider_quo35_reg[16]/C
                         clock pessimism             -0.102     1.945    
    SLICE_X22Y90         FDRE (Hold_fdre_C_D)         0.047     1.992    linien_divider_quo35_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linien_fast_b_iir1_z0r0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_b_iir1_zr0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.968%)  route 0.170ns (57.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.563     1.686    sys_clk
    SLICE_X18Y46         FDRE                                         r  linien_fast_b_iir1_z0r0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.128     1.814 r  linien_fast_b_iir1_z0r0_reg[28]/Q
                         net (fo=1, routed)           0.170     1.984    linien_fast_b_iir1_z0r0[28]
    SLICE_X23Y45         FDRE                                         r  linien_fast_b_iir1_zr0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.828     2.049    sys_clk
    SLICE_X23Y45         FDRE                                         r  linien_fast_b_iir1_zr0_reg[28]/C
                         clock pessimism             -0.102     1.947    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)        -0.008     1.939    linien_fast_b_iir1_zr0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 linien_fast_a_iir1_storage_full0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_a_iir1_z0r0_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.288%)  route 0.237ns (62.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.562     1.685    sys_clk
    SLICE_X19Y9          FDRE                                         r  linien_fast_a_iir1_storage_full0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     1.826 r  linien_fast_a_iir1_storage_full0_reg[18]/Q
                         net (fo=2, routed)           0.237     2.063    linien_fast_a_iir1_storage_full0[18]
    SLICE_X22Y9          FDRE                                         r  linien_fast_a_iir1_z0r0_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.827     2.048    sys_clk
    SLICE_X22Y9          FDRE                                         r  linien_fast_a_iir1_z0r0_reg[41]/C
                         clock pessimism             -0.102     1.946    
    SLICE_X22Y9          FDRE (Hold_fdre_C_D)         0.071     2.017    linien_fast_a_iir1_z0r0_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linien_fast_b_iir1_storage_full0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_fast_b_iir1_z0r0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.321%)  route 0.247ns (63.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.559     1.682    sys_clk
    SLICE_X22Y51         FDRE                                         r  linien_fast_b_iir1_storage_full0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.823 r  linien_fast_b_iir1_storage_full0_reg[2]/Q
                         net (fo=2, routed)           0.247     2.070    linien_fast_b_iir1_storage_full0_reg_n_0_[2]
    SLICE_X21Y54         FDRE                                         r  linien_fast_b_iir1_z0r0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.829     2.050    sys_clk
    SLICE_X21Y54         FDRE                                         r  linien_fast_b_iir1_z0r0_reg[25]/C
                         clock pessimism             -0.102     1.948    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.070     2.018    linien_fast_b_iir1_z0r0_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linien_divider_q0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_divider_q15_reg[32]_srl15___linien_divider_q15_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.270%)  route 0.239ns (61.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.559     1.682    sys_clk
    SLICE_X24Y99         FDRE                                         r  linien_divider_q0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y99         FDRE (Prop_fdre_C_Q)         0.148     1.830 r  linien_divider_q0_reg[17]/Q
                         net (fo=1, routed)           0.239     2.069    linien_divider_q0[17]
    SLICE_X16Y97         SRL16E                                       r  linien_divider_q15_reg[32]_srl15___linien_divider_q15_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.831     2.052    sys_clk
    SLICE_X16Y97         SRL16E                                       r  linien_divider_q15_reg[32]_srl15___linien_divider_q15_reg_r/CLK
                         clock pessimism             -0.102     1.950    
    SLICE_X16Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     2.012    linien_divider_q15_reg[32]_srl15___linien_divider_q15_reg_r
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y9     red_pitaya_scope/adc_a_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y8     red_pitaya_scope/adc_a_buf_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y10    red_pitaya_scope/adc_a_buf_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y9     red_pitaya_scope/adc_a_buf_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y9     red_pitaya_scope/adc_a_buf_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y8     red_pitaya_scope/adc_a_buf_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y10    red_pitaya_scope/adc_a_buf_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y12    red_pitaya_scope/adc_a_q_buf_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y12    red_pitaya_scope/adc_a_q_buf_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q10_reg[32]_srl10___linien_divider_q10_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X6Y88     linien_divider_q2_reg[32]_srl2___linien_divider_q2_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q3_reg[32]_srl3___linien_divider_q3_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X8Y78     linien_divider_q4_reg[32]_srl4___linien_divider_q4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q7_reg[32]_srl7___linien_divider_q7_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q9_reg[32]_srl9___linien_divider_q9_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y97    linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y97    linien_divider_q15_reg[32]_srl15___linien_divider_q15_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y94    linien_divider_q17_reg[32]_srl17___linien_divider_q17_reg_r/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X30Y94    linien_divider_q18_reg[32]_srl18___linien_divider_q18_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q10_reg[32]_srl10___linien_divider_q10_reg_r/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X38Y94    linien_divider_q20_reg[32]_srl20___linien_divider_q20_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q3_reg[32]_srl3___linien_divider_q3_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q7_reg[32]_srl7___linien_divider_q7_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y89     linien_divider_q9_reg[32]_srl9___linien_divider_q9_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y51     red_pitaya_scope/adc_rval_reg[1]_srl2___linien_divider_q2_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y94     linien_divider_q11_reg[32]_srl11___linien_divider_q11_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y94     linien_divider_q12_reg[32]_srl12___linien_divider_q12_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X0Y94     linien_divider_q13_reg[32]_srl13___linien_divider_q13_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X16Y97    linien_divider_q14_reg[32]_srl14___linien_divider_q14_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 1.436ns (18.850%)  route 6.182ns (81.150%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.977     8.611    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.332     8.943 r  red_pitaya_scope/i_bridge/axi_rdata_o[19]_i_2/O
                         net (fo=1, routed)           1.582    10.525    red_pitaya_scope/i_bridge/axi_rdata_o[19]_i_2_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.649 r  red_pitaya_scope/i_bridge/axi_rdata_o[19]_i_1/O
                         net (fo=1, routed)           0.000    10.649    axi_slave/D[18]
    SLICE_X26Y38         FDRE                                         r  axi_slave/axi_rdata_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.496    10.688    axi_slave/FCLK_CLK0
    SLICE_X26Y38         FDRE                                         r  axi_slave/axi_rdata_o_reg[19]/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)        0.029    10.722    axi_slave/axi_rdata_o_reg[19]
  -------------------------------------------------------------------
                         required time                         10.722    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.600ns  (logic 1.560ns (20.527%)  route 6.040ns (79.473%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.708     8.342    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.332     8.674 r  red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_3/O
                         net (fo=2, routed)           0.757     9.431    red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_3_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     9.555 r  red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_2/O
                         net (fo=1, routed)           0.952    10.507    red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_2_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.631 r  red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_1/O
                         net (fo=1, routed)           0.000    10.631    axi_slave/D[16]
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.502    10.694    axi_slave/FCLK_CLK0
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[17]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.077    10.877    axi_slave/axi_rdata_o_reg[17]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 1.436ns (19.826%)  route 5.807ns (80.174%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.904     8.538    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.332     8.870 r  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_2/O
                         net (fo=1, routed)           1.280    10.150    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.274 r  red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_1/O
                         net (fo=1, routed)           0.000    10.274    axi_slave/D[23]
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.495    10.687    axi_slave/FCLK_CLK0
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[24]/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.031    10.723    axi_slave/axi_rdata_o_reg[24]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.428ns (19.643%)  route 5.842ns (80.357%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           1.000     7.809    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.148     7.957 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4/O
                         net (fo=10, routed)          1.580     9.537    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4_n_0
    SLICE_X18Y50         LUT6 (Prop_lut6_I3_O)        0.328     9.865 r  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_2/O
                         net (fo=1, routed)           0.312    10.177    red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_2_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.301 r  red_pitaya_scope/i_bridge/axi_rdata_o[9]_i_1/O
                         net (fo=1, routed)           0.000    10.301    axi_slave/D[8]
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.490    10.682    axi_slave/FCLK_CLK0
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[9]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.081    10.754    axi_slave/axi_rdata_o_reg[9]
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 1.560ns (21.256%)  route 5.779ns (78.744%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.708     8.342    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.332     8.674 r  red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_3/O
                         net (fo=2, routed)           0.644     9.318    red_pitaya_scope/i_bridge/axi_rdata_o[17]_i_3_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.124     9.442 r  red_pitaya_scope/i_bridge/axi_rdata_o[16]_i_2/O
                         net (fo=1, routed)           0.804    10.246    red_pitaya_scope/i_bridge/axi_rdata_o[16]_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124    10.370 r  red_pitaya_scope/i_bridge/axi_rdata_o[16]_i_1/O
                         net (fo=1, routed)           0.000    10.370    axi_slave/D[15]
    SLICE_X7Y40          FDRE                                         r  axi_slave/axi_rdata_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.504    10.696    axi_slave/FCLK_CLK0
    SLICE_X7Y40          FDRE                                         r  axi_slave/axi_rdata_o_reg[16]/C
                         clock pessimism              0.230    10.927    
                         clock uncertainty           -0.125    10.802    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    10.831    axi_slave/axi_rdata_o_reg[16]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.428ns (20.097%)  route 5.678ns (79.903%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           1.000     7.809    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.148     7.957 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4/O
                         net (fo=10, routed)          1.093     9.050    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.328     9.378 r  red_pitaya_scope/i_bridge/axi_rdata_o[10]_i_2/O
                         net (fo=1, routed)           0.635    10.013    red_pitaya_scope/i_bridge/axi_rdata_o[10]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.137 r  red_pitaya_scope/i_bridge/axi_rdata_o[10]_i_1/O
                         net (fo=1, routed)           0.000    10.137    axi_slave/D[9]
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.495    10.687    axi_slave/FCLK_CLK0
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[10]/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.029    10.721    axi_slave/axi_rdata_o_reg[10]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 1.436ns (20.208%)  route 5.670ns (79.792%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.971     8.605    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.332     8.937 r  red_pitaya_scope/i_bridge/axi_rdata_o[21]_i_2/O
                         net (fo=1, routed)           1.076    10.013    red_pitaya_scope/i_bridge/axi_rdata_o[21]_i_2_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.137 r  red_pitaya_scope/i_bridge/axi_rdata_o[21]_i_1/O
                         net (fo=1, routed)           0.000    10.137    axi_slave/D[20]
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.502    10.694    axi_slave/FCLK_CLK0
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[21]/C
                         clock pessimism              0.230    10.925    
                         clock uncertainty           -0.125    10.800    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.079    10.879    axi_slave/axi_rdata_o_reg[21]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.436ns (20.757%)  route 5.482ns (79.243%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           0.674     7.482    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.152     7.634 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2/O
                         net (fo=10, routed)          0.592     8.226    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_2_n_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I0_O)        0.332     8.558 r  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_2/O
                         net (fo=1, routed)           1.267     9.825    red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_2_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.949 r  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_1/O
                         net (fo=1, routed)           0.000     9.949    axi_slave/D[17]
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.495    10.687    axi_slave/FCLK_CLK0
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.031    10.723    axi_slave/axi_rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                         10.723    
                         arrival time                          -9.949    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 1.304ns (19.140%)  route 5.509ns (80.860%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           1.000     7.809    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.148     7.957 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4/O
                         net (fo=10, routed)          1.559     9.516    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I4_O)        0.328     9.844 r  red_pitaya_scope/i_bridge/axi_rdata_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.844    axi_slave/D[4]
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.490    10.682    axi_slave/FCLK_CLK0
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[5]/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.077    10.750    axi_slave/axi_rdata_o_reg[5]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.844    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 1.428ns (20.602%)  route 5.503ns (79.398%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.723     3.031    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  red_pitaya_scope/i_bridge/addr_o_reg[0]/Q
                         net (fo=9, routed)           1.531     5.018    red_pitaya_scope/i_bridge/addr[0]
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124     5.142 f  red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5/O
                         net (fo=3, routed)           0.606     5.748    red_pitaya_scope/i_bridge/set_a_hyst[13]_i_5_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I4_O)        0.124     5.872 r  red_pitaya_scope/i_bridge/set_dly[31]_i_3/O
                         net (fo=2, routed)           0.812     6.685    red_pitaya_scope/i_bridge/set_dly[31]_i_3_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I0_O)        0.124     6.809 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5/O
                         net (fo=6, routed)           1.000     7.809    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_5_n_0
    SLICE_X4Y47          LUT5 (Prop_lut5_I0_O)        0.148     7.957 r  red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4/O
                         net (fo=10, routed)          1.123     9.079    red_pitaya_scope/i_bridge/axi_rdata_o[7]_i_4_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.328     9.407 r  red_pitaya_scope/i_bridge/axi_rdata_o[8]_i_2/O
                         net (fo=1, routed)           0.431     9.838    red_pitaya_scope/i_bridge/axi_rdata_o[8]_i_2_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.962 r  red_pitaya_scope/i_bridge/axi_rdata_o[8]_i_1/O
                         net (fo=1, routed)           0.000     9.962    axi_slave/D[7]
    SLICE_X20Y47         FDRE                                         r  axi_slave/axi_rdata_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.500    10.692    axi_slave/FCLK_CLK0
    SLICE_X20Y47         FDRE                                         r  axi_slave/axi_rdata_o_reg[8]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y47         FDRE (Setup_fdre_C_D)        0.079    10.877    axi_slave/axi_rdata_o_reg[8]
  -------------------------------------------------------------------
                         required time                         10.877    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dummyhk_csr_adr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dummyhk_bank_bus_dat_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.250%)  route 0.298ns (58.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.567     0.908    sys_ps_clk
    SLICE_X8Y49          FDRE                                         r  dummyhk_csr_adr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 f  dummyhk_csr_adr_reg[11]/Q
                         net (fo=1, routed)           0.298     1.369    dummyhk_csr_adr[11]
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.414 r  dummyhk_bank_bus_dat_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.414    dummyhk_bank_bus_dat_r0_out
    SLICE_X4Y50          FDRE                                         r  dummyhk_bank_bus_dat_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.853     1.223    sys_ps_clk
    SLICE_X4Y50          FDRE                                         r  dummyhk_bank_bus_dat_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.121     1.315    dummyhk_bank_bus_dat_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 axi_slave/axi_rdata_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_processing_system7_0_0/inst/PS7_i/MAXIGP0RDATA[31]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.534%)  route 0.279ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.582     0.923    axi_slave/FCLK_CLK0
    SLICE_X1Y50          FDRE                                         r  axi_slave/axi_rdata_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_slave/axi_rdata_o_reg[31]/Q
                         net (fo=1, routed)           0.279     1.343    system_processing_system7_0_0/inst/M_AXI_GP0_RDATA[31]
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0RDATA[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.893     1.263    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[31])
                                                      0.000     1.234    system_processing_system7_0_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.527%)  route 0.321ns (69.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.567     0.908    axi_slave/FCLK_CLK0
    SLICE_X7Y49          FDRE                                         r  axi_slave/wr_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  axi_slave/wr_wdata_reg[28]/Q
                         net (fo=1, routed)           0.321     1.369    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[28]
    SLICE_X7Y51          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.834     1.204    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X7Y51          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[28]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.060     1.235    red_pitaya_scope/i_bridge/wdata_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/wdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.590%)  route 0.336ns (70.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.566     0.907    axi_slave/FCLK_CLK0
    SLICE_X9Y46          FDRE                                         r  axi_slave/wr_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  axi_slave/wr_wdata_reg[3]/Q
                         net (fo=2, routed)           0.336     1.383    bus_clk_bridge/wdata_o_reg[7]_1[3]
    SLICE_X7Y54          FDRE                                         r  bus_clk_bridge/wdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.833     1.203    bus_clk_bridge/FCLK_CLK0
    SLICE_X7Y54          FDRE                                         r  bus_clk_bridge/wdata_o_reg[3]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.070     1.244    bus_clk_bridge/wdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 axi_slave/wr_awaddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/addr_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.565     0.906    axi_slave/FCLK_CLK0
    SLICE_X9Y42          FDRE                                         r  axi_slave/wr_awaddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  axi_slave/wr_awaddr_reg[10]/Q
                         net (fo=1, routed)           0.087     1.134    axi_slave/wr_awaddr[10]
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.179 r  axi_slave/addr_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.179    red_pitaya_scope/i_bridge/addr_o_reg[19]_1[10]
    SLICE_X8Y42          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.833     1.203    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X8Y42          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[10]/C
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120     1.039    red_pitaya_scope/i_bridge/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 axi_slave/axi_rdata_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_processing_system7_0_0/inst/PS7_i/MAXIGP0RDATA[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.923%)  route 0.315ns (69.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.582     0.923    axi_slave/FCLK_CLK0
    SLICE_X1Y50          FDRE                                         r  axi_slave/axi_rdata_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_slave/axi_rdata_o_reg[4]/Q
                         net (fo=1, routed)           0.315     1.379    system_processing_system7_0_0/inst/M_AXI_GP0_RDATA[4]
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0RDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.893     1.263    system_processing_system7_0_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  system_processing_system7_0_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RDATA[4])
                                                      0.000     1.234    system_processing_system7_0_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dummyhk_bank_bus_dat_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dummyhk_sys_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.584     0.925    sys_ps_clk
    SLICE_X4Y50          FDRE                                         r  dummyhk_bank_bus_dat_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  dummyhk_bank_bus_dat_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.144    dummyhk_bank_bus_dat_r[0]
    SLICE_X4Y50          FDRE                                         r  dummyhk_sys_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.853     1.223    sys_ps_clk
    SLICE_X4Y50          FDRE                                         r  dummyhk_sys_rdata_reg[0]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.064     0.989    dummyhk_sys_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 axi_slave/sys_wen_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/sys_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.227ns (41.242%)  route 0.323ns (58.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.584     0.925    axi_slave/FCLK_CLK0
    SLICE_X1Y48          FDRE                                         r  axi_slave/sys_wen_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  axi_slave/sys_wen_o_reg/Q
                         net (fo=9, routed)           0.323     1.376    axi_slave/ps_sys_wen
    SLICE_X0Y50          LUT6 (Prop_lut6_I3_O)        0.099     1.475 r  axi_slave/sys_wr_i_1__0/O
                         net (fo=1, routed)           0.000     1.475    bus_clk_bridge/sys_wr_reg_0
    SLICE_X0Y50          FDRE                                         r  bus_clk_bridge/sys_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.851     1.221    bus_clk_bridge/FCLK_CLK0
    SLICE_X0Y50          FDRE                                         r  bus_clk_bridge/sys_wr_reg/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.313    bus_clk_bridge/sys_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 axi_slave/sys_ren_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/sys_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.236%)  route 0.374ns (66.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.584     0.925    axi_slave/FCLK_CLK0
    SLICE_X1Y48          FDRE                                         r  axi_slave/sys_ren_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  axi_slave/sys_ren_o_reg/Q
                         net (fo=9, routed)           0.374     1.439    axi_slave/ps_sys_ren
    SLICE_X4Y50          LUT6 (Prop_lut6_I4_O)        0.045     1.484 r  axi_slave/sys_wr_i_1/O
                         net (fo=1, routed)           0.000     1.484    red_pitaya_scope/i_bridge/sys_wr_reg_1
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.853     1.223    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.121     1.315    red_pitaya_scope/i_bridge/sys_wr_reg
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 axi_slave/wr_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/wdata_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.584     0.925    axi_slave/FCLK_CLK0
    SLICE_X3Y42          FDRE                                         r  axi_slave/wr_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  axi_slave/wr_wdata_reg[19]/Q
                         net (fo=1, routed)           0.115     1.181    red_pitaya_scope/i_bridge/wdata_o_reg[31]_1[19]
    SLICE_X0Y43          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.851     1.221    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X0Y43          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[19]/C
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.052     1.011    red_pitaya_scope/i_bridge/wdata_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46    axi_slave/ack_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y46    axi_slave/ack_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y46    axi_slave/ack_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y46    axi_slave/ack_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y46    axi_slave/ack_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y46    axi_slave/ack_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46    axi_slave/axi_bresp_o_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y46    axi_slave/axi_bvalid_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X5Y47    axi_slave/axi_rdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y47    axi_slave/axi_rdata_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y47    axi_slave/axi_rdata_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y47   axi_slave/axi_rdata_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y49    axi_slave/axi_rdata_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y49    axi_slave/axi_rdata_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y49    axi_slave/axi_rdata_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X5Y49    axi_slave/axi_rdata_o_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y40    axi_slave/axi_rdata_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X6Y37    axi_slave/axi_rdata_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X17Y47   axi_slave/axi_rdata_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46    axi_slave/ack_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y46    axi_slave/ack_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y46    axi_slave/ack_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y46    axi_slave/ack_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y46    axi_slave/ack_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y46    axi_slave/ack_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46    axi_slave/axi_bresp_o_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y46    axi_slave/axi_bvalid_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y38   axi_slave/axi_rdata_o_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X7Y43    axi_slave/axi_rdata_o_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 1.194ns (39.232%)  route 1.849ns (60.768%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.650     5.073    sys_clk
    SLICE_X21Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  linien_logic_csrstorage2_storage_full_reg[6]/Q
                         net (fo=3, routed)           1.849     7.379    linien_logic_csrstorage2_storage_full_reg_n_0_[6]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  linien_deltasigma3_sigma[7]_i_3/O
                         net (fo=1, routed)           0.000     7.503    linien_deltasigma3_sigma[7]_i_3_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.883 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.117 r  linien_deltasigma3_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.117    linien_deltasigma3_sigma_reg[15]_i_1_n_0
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[15]/C
                         clock pessimism              0.079     8.470    
                         clock uncertainty           -0.189     8.281    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)       -0.150     8.131    linien_deltasigma3_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.131    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.323ns (44.501%)  route 1.650ns (55.499%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.655     5.078    sys_clk
    SLICE_X19Y83         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y83         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  linien_logic_csrstorage1_storage_full_reg[3]/Q
                         net (fo=3, routed)           1.650     7.184    linien_logic_csrstorage1_storage_full_reg_n_0_[3]
    SLICE_X22Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  linien_deltasigma2_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     7.308    linien_deltasigma2_sigma[3]_i_2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.709 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  linien_deltasigma2_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    linien_deltasigma2_sigma_reg[15]_i_1_n_0
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[15]/C
                         clock pessimism              0.079     8.471    
                         clock uncertainty           -0.189     8.282    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)       -0.198     8.084    linien_deltasigma2_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage0_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma1_sigma_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 1.311ns (43.585%)  route 1.697ns (56.415%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.395 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.655     5.078    sys_clk
    SLICE_X35Y83         FDRE                                         r  linien_logic_csrstorage0_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  linien_logic_csrstorage0_storage_full_reg[2]/Q
                         net (fo=3, routed)           1.697     7.231    linien_logic_csrstorage0_storage_full_reg_n_0_[2]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.355 r  linien_deltasigma1_sigma[3]_i_3/O
                         net (fo=1, routed)           0.000     7.355    linien_deltasigma1_sigma[3]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.735 r  linien_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    linien_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  linien_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.852    linien_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  linien_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    linien_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.086 r  linien_deltasigma1_sigma_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.086    linien_deltasigma1_sigma_reg[15]_i_1_n_0
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.483     8.395    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[15]/C
                         clock pessimism              0.079     8.474    
                         clock uncertainty           -0.189     8.285    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)       -0.150     8.135    linien_deltasigma1_sigma_reg[15]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.400ns (43.085%)  route 1.849ns (56.915%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.650     5.073    sys_clk
    SLICE_X21Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  linien_logic_csrstorage2_storage_full_reg[6]/Q
                         net (fo=3, routed)           1.849     7.379    linien_logic_csrstorage2_storage_full_reg_n_0_[6]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  linien_deltasigma3_sigma[7]_i_3/O
                         net (fo=1, routed)           0.000     7.503    linien_deltasigma3_sigma[7]_i_3_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.883 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.323 r  linien_deltasigma3_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.323    linien_deltasigma3_sigma_reg[15]_i_1_n_6
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[13]/C
                         clock pessimism              0.079     8.470    
                         clock uncertainty           -0.189     8.281    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.109     8.390    linien_deltasigma3_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.543ns (48.325%)  route 1.650ns (51.675%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.655     5.078    sys_clk
    SLICE_X19Y83         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y83         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  linien_logic_csrstorage1_storage_full_reg[3]/Q
                         net (fo=3, routed)           1.650     7.184    linien_logic_csrstorage1_storage_full_reg_n_0_[3]
    SLICE_X22Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  linien_deltasigma2_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     7.308    linien_deltasigma2_sigma[3]_i_2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.709 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.271 r  linien_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.271    linien_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/C
                         clock pessimism              0.079     8.471    
                         clock uncertainty           -0.189     8.282    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)        0.062     8.344    linien_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage0_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma1_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.517ns (47.201%)  route 1.697ns (52.799%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 8.395 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.655     5.078    sys_clk
    SLICE_X35Y83         FDRE                                         r  linien_logic_csrstorage0_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  linien_logic_csrstorage0_storage_full_reg[2]/Q
                         net (fo=3, routed)           1.697     7.231    linien_logic_csrstorage0_storage_full_reg_n_0_[2]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.124     7.355 r  linien_deltasigma1_sigma[3]_i_3/O
                         net (fo=1, routed)           0.000     7.355    linien_deltasigma1_sigma[3]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.735 r  linien_deltasigma1_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.735    linien_deltasigma1_sigma_reg[3]_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.852 r  linien_deltasigma1_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.852    linien_deltasigma1_sigma_reg[7]_i_1_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.969 r  linien_deltasigma1_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    linien_deltasigma1_sigma_reg[11]_i_1_n_0
    SLICE_X32Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.292 r  linien_deltasigma1_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.292    linien_deltasigma1_sigma_reg[15]_i_1_n_6
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.483     8.395    sys_double_clk
    SLICE_X32Y83         FDRE                                         r  linien_deltasigma1_sigma_reg[13]/C
                         clock pessimism              0.079     8.474    
                         clock uncertainty           -0.189     8.285    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.109     8.394    linien_deltasigma1_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 1.316ns (41.575%)  route 1.849ns (58.425%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.650     5.073    sys_clk
    SLICE_X21Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  linien_logic_csrstorage2_storage_full_reg[6]/Q
                         net (fo=3, routed)           1.849     7.379    linien_logic_csrstorage2_storage_full_reg_n_0_[6]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  linien_deltasigma3_sigma[7]_i_3/O
                         net (fo=1, routed)           0.000     7.503    linien_deltasigma3_sigma[7]_i_3_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.883 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.239 r  linien_deltasigma3_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.239    linien_deltasigma3_sigma_reg[15]_i_1_n_5
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[14]/C
                         clock pessimism              0.079     8.470    
                         clock uncertainty           -0.189     8.281    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.109     8.390    linien_deltasigma3_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.448ns (46.741%)  route 1.650ns (53.259%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 8.392 - 4.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.655     5.078    sys_clk
    SLICE_X19Y83         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y83         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  linien_logic_csrstorage1_storage_full_reg[3]/Q
                         net (fo=3, routed)           1.650     7.184    linien_logic_csrstorage1_storage_full_reg_n_0_[3]
    SLICE_X22Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.308 r  linien_deltasigma2_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     7.308    linien_deltasigma2_sigma[3]_i_2_n_0
    SLICE_X22Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.709 r  linien_deltasigma2_sigma_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.709    linien_deltasigma2_sigma_reg[3]_i_1_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  linien_deltasigma2_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.823    linien_deltasigma2_sigma_reg[7]_i_1_n_0
    SLICE_X22Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.937 r  linien_deltasigma2_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    linien_deltasigma2_sigma_reg[11]_i_1_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.176 r  linien_deltasigma2_sigma_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.176    linien_deltasigma2_sigma_reg[15]_i_1_n_5
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.480     8.392    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[14]/C
                         clock pessimism              0.079     8.471    
                         clock uncertainty           -0.189     8.282    
    SLICE_X22Y85         FDRE (Setup_fdre_C_D)        0.062     8.344    linien_deltasigma2_sigma_reg[14]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.296ns (41.203%)  route 1.849ns (58.797%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 8.391 - 4.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.650     5.073    sys_clk
    SLICE_X21Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  linien_logic_csrstorage2_storage_full_reg[6]/Q
                         net (fo=3, routed)           1.849     7.379    linien_logic_csrstorage2_storage_full_reg_n_0_[6]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  linien_deltasigma3_sigma[7]_i_3/O
                         net (fo=1, routed)           0.000     7.503    linien_deltasigma3_sigma[7]_i_3_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.883 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.000 r  linien_deltasigma3_sigma_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.000    linien_deltasigma3_sigma_reg[11]_i_1_n_0
    SLICE_X24Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.219 r  linien_deltasigma3_sigma_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.219    linien_deltasigma3_sigma_reg[15]_i_1_n_7
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.479     8.391    sys_double_clk
    SLICE_X24Y84         FDRE                                         r  linien_deltasigma3_sigma_reg[12]/C
                         clock pessimism              0.079     8.470    
                         clock uncertainty           -0.189     8.281    
    SLICE_X24Y84         FDRE (Setup_fdre_C_D)        0.109     8.390    linien_deltasigma3_sigma_reg[12]
  -------------------------------------------------------------------
                         required time                          8.390    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_1 rise@4.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.283ns (40.959%)  route 1.849ns (59.041%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 8.390 - 4.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.650     5.073    sys_clk
    SLICE_X21Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  linien_logic_csrstorage2_storage_full_reg[6]/Q
                         net (fo=3, routed)           1.849     7.379    linien_logic_csrstorage2_storage_full_reg_n_0_[6]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.124     7.503 r  linien_deltasigma3_sigma[7]_i_3/O
                         net (fo=1, routed)           0.000     7.503    linien_deltasigma3_sigma[7]_i_3_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.883 r  linien_deltasigma3_sigma_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.883    linien_deltasigma3_sigma_reg[7]_i_1_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.206 r  linien_deltasigma3_sigma_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.206    linien_deltasigma3_sigma_reg[11]_i_1_n_6
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      4.000     4.000 r  
    U18                                               0.000     4.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     4.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880     6.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     6.912 r  BUFG/O
                         net (fo=1, routed)           1.509     8.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     5.227 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           1.594     6.821    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 r  BUFG_3/O
                         net (fo=50, routed)          1.478     8.390    sys_double_clk
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[9]/C
                         clock pessimism              0.079     8.469    
                         clock uncertainty           -0.189     8.280    
    SLICE_X24Y83         FDRE (Setup_fdre_C_D)        0.109     8.389    linien_deltasigma3_sigma_reg[9]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                  0.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage0_storage_full_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma1_sigma_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.252ns (34.278%)  route 0.483ns (65.722%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.556     1.679    sys_clk
    SLICE_X35Y83         FDRE                                         r  linien_logic_csrstorage0_storage_full_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.820 r  linien_logic_csrstorage0_storage_full_reg[1]/Q
                         net (fo=3, routed)           0.483     2.303    linien_logic_csrstorage0_storage_full_reg_n_0_[1]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.045     2.348 r  linien_deltasigma1_sigma[3]_i_4/O
                         net (fo=1, routed)           0.000     2.348    linien_deltasigma1_sigma[3]_i_4_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.414 r  linien_deltasigma1_sigma_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.414    linien_deltasigma1_sigma_reg[3]_i_1_n_6
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[1]/C
                         clock pessimism             -0.040     1.926    
                         clock uncertainty            0.189     2.115    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.134     2.249    linien_deltasigma1_sigma_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.274ns (37.434%)  route 0.458ns (62.566%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.554     1.677    sys_clk
    SLICE_X20Y84         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y84         FDRE (Prop_fdre_C_Q)         0.164     1.841 r  linien_logic_csrstorage1_storage_full_reg[13]/Q
                         net (fo=3, routed)           0.458     2.299    data16[5]
    SLICE_X22Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.344 r  linien_deltasigma2_sigma[15]_i_3/O
                         net (fo=1, routed)           0.000     2.344    linien_deltasigma2_sigma[15]_i_3_n_0
    SLICE_X22Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.409 r  linien_deltasigma2_sigma_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.409    linien_deltasigma2_sigma_reg[15]_i_1_n_6
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.822     1.968    sys_double_clk
    SLICE_X22Y85         FDRE                                         r  linien_deltasigma2_sigma_reg[13]/C
                         clock pessimism             -0.040     1.928    
                         clock uncertainty            0.189     2.117    
    SLICE_X22Y85         FDRE (Hold_fdre_C_D)         0.105     2.222    linien_deltasigma2_sigma_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.251ns (34.477%)  route 0.477ns (65.523%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.557     1.680    sys_clk
    SLICE_X17Y84         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  linien_logic_csrstorage1_storage_full_reg[5]/Q
                         net (fo=3, routed)           0.477     2.298    linien_logic_csrstorage1_storage_full_reg_n_0_[5]
    SLICE_X22Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.343 r  linien_deltasigma2_sigma[7]_i_4/O
                         net (fo=1, routed)           0.000     2.343    linien_deltasigma2_sigma[7]_i_4_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.408 r  linien_deltasigma2_sigma_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.408    linien_deltasigma2_sigma_reg[7]_i_1_n_6
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[5]/C
                         clock pessimism             -0.040     1.926    
                         clock uncertainty            0.189     2.115    
    SLICE_X22Y83         FDRE (Hold_fdre_C_D)         0.105     2.220    linien_deltasigma2_sigma_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.256ns (33.348%)  route 0.512ns (66.652%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.554     1.677    sys_clk
    SLICE_X19Y81         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y81         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  linien_logic_csrstorage2_storage_full_reg[4]/Q
                         net (fo=3, routed)           0.512     2.330    linien_logic_csrstorage2_storage_full_reg_n_0_[4]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.375 r  linien_deltasigma3_sigma[7]_i_5/O
                         net (fo=1, routed)           0.000     2.375    linien_deltasigma3_sigma[7]_i_5_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.445 r  linien_deltasigma3_sigma_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.445    linien_deltasigma3_sigma_reg[7]_i_1_n_7
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.819     1.965    sys_double_clk
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[4]/C
                         clock pessimism             -0.040     1.925    
                         clock uncertainty            0.189     2.114    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.134     2.248    linien_deltasigma3_sigma_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage1_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma2_sigma_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.256ns (34.493%)  route 0.486ns (65.507%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.557     1.680    sys_clk
    SLICE_X17Y84         FDRE                                         r  linien_logic_csrstorage1_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y84         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  linien_logic_csrstorage1_storage_full_reg[4]/Q
                         net (fo=3, routed)           0.486     2.307    linien_logic_csrstorage1_storage_full_reg_n_0_[4]
    SLICE_X22Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.352 r  linien_deltasigma2_sigma[7]_i_5/O
                         net (fo=1, routed)           0.000     2.352    linien_deltasigma2_sigma[7]_i_5_n_0
    SLICE_X22Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.422 r  linien_deltasigma2_sigma_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.422    linien_deltasigma2_sigma_reg[7]_i_1_n_7
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X22Y83         FDRE                                         r  linien_deltasigma2_sigma_reg[4]/C
                         clock pessimism             -0.040     1.926    
                         clock uncertainty            0.189     2.115    
    SLICE_X22Y83         FDRE (Hold_fdre_C_D)         0.105     2.220    linien_deltasigma2_sigma_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage0_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma1_sigma_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.275ns (35.120%)  route 0.508ns (64.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.553     1.676    sys_clk
    SLICE_X34Y80         FDRE                                         r  linien_logic_csrstorage0_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.840 r  linien_logic_csrstorage0_storage_full_reg[9]/Q
                         net (fo=3, routed)           0.508     2.348    data14[1]
    SLICE_X32Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.393 r  linien_deltasigma1_sigma[11]_i_4/O
                         net (fo=1, routed)           0.000     2.393    linien_deltasigma1_sigma[11]_i_4_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.459 r  linien_deltasigma1_sigma_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.459    linien_deltasigma1_sigma_reg[11]_i_1_n_6
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.822     1.968    sys_double_clk
    SLICE_X32Y82         FDRE                                         r  linien_deltasigma1_sigma_reg[9]/C
                         clock pessimism             -0.040     1.928    
                         clock uncertainty            0.189     2.117    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.134     2.251    linien_deltasigma1_sigma_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.274ns (34.802%)  route 0.513ns (65.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.551     1.674    sys_clk
    SLICE_X20Y81         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y81         FDRE (Prop_fdre_C_Q)         0.164     1.838 r  linien_logic_csrstorage2_storage_full_reg[10]/Q
                         net (fo=3, routed)           0.513     2.352    data18[2]
    SLICE_X24Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.397 r  linien_deltasigma3_sigma[11]_i_3/O
                         net (fo=1, routed)           0.000     2.397    linien_deltasigma3_sigma[11]_i_3_n_0
    SLICE_X24Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.462 r  linien_deltasigma3_sigma_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.462    linien_deltasigma3_sigma_reg[11]_i_1_n_5
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X24Y83         FDRE                                         r  linien_deltasigma3_sigma_reg[10]/C
                         clock pessimism             -0.040     1.926    
                         clock uncertainty            0.189     2.115    
    SLICE_X24Y83         FDRE (Hold_fdre_C_D)         0.134     2.249    linien_deltasigma3_sigma_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage0_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma1_sigma_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.250ns (32.523%)  route 0.519ns (67.477%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.581     1.704    sys_clk
    SLICE_X39Y81         FDRE                                         r  linien_logic_csrstorage0_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     1.845 r  linien_logic_csrstorage0_storage_full_reg[3]/Q
                         net (fo=3, routed)           0.519     2.364    linien_logic_csrstorage0_storage_full_reg_n_0_[3]
    SLICE_X32Y80         LUT2 (Prop_lut2_I0_O)        0.045     2.409 r  linien_deltasigma1_sigma[3]_i_2/O
                         net (fo=1, routed)           0.000     2.409    linien_deltasigma1_sigma[3]_i_2_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.473 r  linien_deltasigma1_sigma_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.473    linien_deltasigma1_sigma_reg[3]_i_1_n_4
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.820     1.966    sys_double_clk
    SLICE_X32Y80         FDRE                                         r  linien_deltasigma1_sigma_reg[3]/C
                         clock pessimism             -0.040     1.926    
                         clock uncertainty            0.189     2.115    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.134     2.249    linien_deltasigma1_sigma_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.274ns (34.174%)  route 0.528ns (65.826%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.550     1.673    sys_clk
    SLICE_X20Y80         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_fdre_C_Q)         0.164     1.837 r  linien_logic_csrstorage2_storage_full_reg[2]/Q
                         net (fo=3, routed)           0.528     2.365    linien_logic_csrstorage2_storage_full_reg_n_0_[2]
    SLICE_X24Y81         LUT2 (Prop_lut2_I0_O)        0.045     2.410 r  linien_deltasigma3_sigma[3]_i_3/O
                         net (fo=1, routed)           0.000     2.410    linien_deltasigma3_sigma[3]_i_3_n_0
    SLICE_X24Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.475 r  linien_deltasigma3_sigma_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.475    linien_deltasigma3_sigma_reg[3]_i_1_n_5
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.818     1.964    sys_double_clk
    SLICE_X24Y81         FDRE                                         r  linien_deltasigma3_sigma_reg[2]/C
                         clock pessimism             -0.040     1.924    
                         clock uncertainty            0.189     2.113    
    SLICE_X24Y81         FDRE (Hold_fdre_C_D)         0.134     2.247    linien_deltasigma3_sigma_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 linien_logic_csrstorage2_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_deltasigma3_sigma_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.291ns (36.254%)  route 0.512ns (63.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.554     1.677    sys_clk
    SLICE_X19Y81         FDRE                                         r  linien_logic_csrstorage2_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y81         FDRE (Prop_fdre_C_Q)         0.141     1.818 r  linien_logic_csrstorage2_storage_full_reg[4]/Q
                         net (fo=3, routed)           0.512     2.330    linien_logic_csrstorage2_storage_full_reg_n_0_[4]
    SLICE_X24Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.375 r  linien_deltasigma3_sigma[7]_i_5/O
                         net (fo=1, routed)           0.000     2.375    linien_deltasigma3_sigma[7]_i_5_n_0
    SLICE_X24Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.480 r  linien_deltasigma3_sigma_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.480    linien_deltasigma3_sigma_reg[7]_i_1_n_6
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    clk_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_3/O
                         net (fo=50, routed)          0.819     1.965    sys_double_clk
    SLICE_X24Y82         FDRE                                         r  linien_deltasigma3_sigma_reg[5]/C
                         clock pessimism             -0.040     1.925    
                         clock uncertainty            0.189     2.114    
    SLICE_X24Y82         FDRE (Hold_fdre_C_D)         0.134     2.248    linien_deltasigma3_sigma_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_2

Setup :           56  Failing Endpoints,  Worst Slack       -1.392ns,  Total Violation      -20.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.572ns  (logic 1.465ns (13.858%)  route 9.107ns (86.142%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 12.645 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.711    13.598    red_pitaya_scope/i_bridge_n_97
    SLICE_X22Y43         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.495    12.645    red_pitaya_scope/sys_clk
    SLICE_X22Y43         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[11]/C
                         clock pessimism              0.000    12.645    
                         clock uncertainty           -0.235    12.410    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.205    red_pitaya_scope/set_b_filt_pp_reg[11]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                 -1.392    

Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.097ns  (logic 1.465ns (14.509%)  route 8.632ns (85.491%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.651ns = ( 12.651 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.237    13.123    red_pitaya_scope/i_bridge_n_97
    SLICE_X19Y48         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.501    12.651    red_pitaya_scope/sys_clk
    SLICE_X19Y48         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[5]/C
                         clock pessimism              0.000    12.651    
                         clock uncertainty           -0.235    12.416    
    SLICE_X19Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.211    red_pitaya_scope/set_b_filt_pp_reg[5]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_tresh_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.869ns  (logic 1.459ns (14.784%)  route 8.410ns (85.216%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.655ns = ( 12.655 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.118    10.880 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_1/O
                         net (fo=14, routed)          2.014    12.895    red_pitaya_scope/i_bridge_n_98
    SLICE_X11Y39         FDSE                                         r  red_pitaya_scope/set_b_tresh_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.505    12.655    red_pitaya_scope/sys_clk
    SLICE_X11Y39         FDSE                                         r  red_pitaya_scope/set_b_tresh_reg[4]/C
                         clock pessimism              0.000    12.655    
                         clock uncertainty           -0.235    12.420    
    SLICE_X11Y39         FDSE (Setup_fdse_C_CE)      -0.407    12.013    red_pitaya_scope/set_b_tresh_reg[4]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                         -12.895    
  -------------------------------------------------------------------
                         slack                                 -0.881    

Slack (VIOLATED) :        -0.826ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 1.465ns (14.571%)  route 8.589ns (85.429%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.658ns = ( 12.658 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.194    13.080    red_pitaya_scope/i_bridge_n_97
    SLICE_X12Y49         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.508    12.658    red_pitaya_scope/sys_clk
    SLICE_X12Y49         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[8]/C
                         clock pessimism              0.000    12.658    
                         clock uncertainty           -0.235    12.423    
    SLICE_X12Y49         FDRE (Setup_fdre_C_CE)      -0.169    12.254    red_pitaya_scope/set_b_filt_pp_reg[8]
  -------------------------------------------------------------------
                         required time                         12.254    
                         arrival time                         -13.080    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.465ns (14.742%)  route 8.473ns (85.258%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.652ns = ( 12.652 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.077    12.964    red_pitaya_scope/i_bridge_n_97
    SLICE_X15Y48         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.502    12.652    red_pitaya_scope/sys_clk
    SLICE_X15Y48         FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[10]/C
                         clock pessimism              0.000    12.652    
                         clock uncertainty           -0.235    12.417    
    SLICE_X15Y48         FDRE (Setup_fdre_C_CE)      -0.205    12.212    red_pitaya_scope/set_b_filt_pp_reg[10]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                         -12.964    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_tresh_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 1.459ns (15.079%)  route 8.217ns (84.921%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.650ns = ( 12.650 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.118    10.880 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_1/O
                         net (fo=14, routed)          1.822    12.702    red_pitaya_scope/i_bridge_n_98
    SLICE_X15Y42         FDRE                                         r  red_pitaya_scope/set_b_tresh_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.500    12.650    red_pitaya_scope/sys_clk
    SLICE_X15Y42         FDRE                                         r  red_pitaya_scope/set_b_tresh_reg[9]/C
                         clock pessimism              0.000    12.650    
                         clock uncertainty           -0.235    12.415    
    SLICE_X15Y42         FDRE (Setup_fdre_C_CE)      -0.407    12.008    red_pitaya_scope/set_b_tresh_reg[9]
  -------------------------------------------------------------------
                         required time                         12.008    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                 -0.694    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.911ns  (logic 1.465ns (14.781%)  route 8.446ns (85.219%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.051    12.937    red_pitaya_scope/i_bridge_n_97
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.537    12.687    red_pitaya_scope/sys_clk
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[15]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.235    12.451    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.205    12.246    red_pitaya_scope/set_b_filt_pp_reg[15]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.911ns  (logic 1.465ns (14.781%)  route 8.446ns (85.219%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.051    12.937    red_pitaya_scope/i_bridge_n_97
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.537    12.687    red_pitaya_scope/sys_clk
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[18]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.235    12.451    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.205    12.246    red_pitaya_scope/set_b_filt_pp_reg[18]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.911ns  (logic 1.465ns (14.781%)  route 8.446ns (85.219%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.051    12.937    red_pitaya_scope/i_bridge_n_97
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.537    12.687    red_pitaya_scope/sys_clk
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[19]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.235    12.451    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.205    12.246    red_pitaya_scope/set_b_filt_pp_reg[19]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (required time - arrival time)
  Source:                 red_pitaya_scope/i_bridge/sys_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_pp_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_2 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.911ns  (logic 1.465ns (14.781%)  route 8.446ns (85.219%))
  Logic Levels:           6  (LUT2=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.718     3.026    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X4Y50          FDRE                                         r  red_pitaya_scope/i_bridge/sys_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.518     3.544 r  red_pitaya_scope/i_bridge/sys_wr_reg/Q
                         net (fo=4, routed)           1.879     5.423    red_pitaya_scope/i_bridge/sys_wr_reg_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I0_O)        0.119     5.542 f  red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5/O
                         net (fo=2, routed)           0.969     6.511    red_pitaya_scope/i_bridge/set_a_tresh[13]_i_5_n_0
    SLICE_X4Y45          LUT5 (Prop_lut5_I0_O)        0.332     6.843 f  red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2/O
                         net (fo=6, routed)           0.805     7.648    red_pitaya_scope/i_bridge/set_b_hyst[13]_i_2_n_0
    SLICE_X2Y46          LUT2 (Prop_lut2_I1_O)        0.124     7.772 r  red_pitaya_scope/i_bridge/set_dec[31]_i_2/O
                         net (fo=4, routed)           0.866     8.638    red_pitaya_scope/i_bridge/set_dec[31]_i_2_n_0
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4/O
                         net (fo=1, routed)           1.114     9.877    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_4_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3/O
                         net (fo=2, routed)           0.762    10.762    red_pitaya_scope/i_bridge/set_b_tresh[13]_i_3_n_0
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  red_pitaya_scope/i_bridge/set_b_filt_pp[24]_i_1/O
                         net (fo=25, routed)          2.051    12.937    red_pitaya_scope/i_bridge_n_97
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      8.000     8.000 r  
    U18                                               0.000     8.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     8.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  IBUFGDS/O
                         net (fo=1, routed)           1.880    10.820    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092    10.912 r  BUFG/O
                         net (fo=1, routed)           1.509    12.421    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     9.227 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.594    10.821    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    10.912 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.147    11.059    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.150 r  BUFG_4/O
                         net (fo=10617, routed)       1.537    12.687    red_pitaya_scope/sys_clk
    SLICE_X1Y53          FDRE                                         r  red_pitaya_scope/set_b_filt_pp_reg[20]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.235    12.451    
    SLICE_X1Y53          FDRE (Setup_fdre_C_CE)      -0.205    12.246    red_pitaya_scope/set_b_filt_pp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 -0.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_csr_adr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.141ns (9.427%)  route 1.355ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.567     0.908    bus_clk_bridge/FCLK_CLK0
    SLICE_X13Y49         FDRE                                         r  bus_clk_bridge/addr_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  bus_clk_bridge/addr_o_reg[11]/Q
                         net (fo=1, routed)           1.355     2.403    linien_sys_addr[11]
    SLICE_X14Y53         FDRE                                         r  linien_csr_adr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.830     2.051    sys_clk
    SLICE_X14Y53         FDRE                                         r  linien_csr_adr_reg[9]/C
                         clock pessimism              0.000     2.051    
                         clock uncertainty            0.235     2.286    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.059     2.345    linien_csr_adr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_csr_adr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.141ns (9.371%)  route 1.364ns (90.629%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.567     0.908    bus_clk_bridge/FCLK_CLK0
    SLICE_X13Y49         FDRE                                         r  bus_clk_bridge/addr_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  bus_clk_bridge/addr_o_reg[12]/Q
                         net (fo=1, routed)           1.364     2.412    linien_sys_addr[12]
    SLICE_X17Y51         FDRE                                         r  linien_csr_adr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.831     2.052    sys_clk
    SLICE_X17Y51         FDRE                                         r  linien_csr_adr_reg[10]/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.235     2.287    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.061     2.348    linien_csr_adr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/addr_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/i_bridge/dst_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.518ns (17.192%)  route 2.495ns (82.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.506     2.698    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X8Y42          FDRE                                         r  red_pitaya_scope/i_bridge/addr_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.418     3.116 r  red_pitaya_scope/i_bridge/addr_o_reg[17]/Q
                         net (fo=41, routed)          2.495     5.612    red_pitaya_scope/i_bridge/addr[17]
    SLICE_X2Y55          LUT6 (Prop_lut6_I5_O)        0.100     5.712 r  red_pitaya_scope/i_bridge/dst_done_i_1/O
                         net (fo=1, routed)           0.000     5.712    red_pitaya_scope/i_bridge/dst_done_i_1_n_0
    SLICE_X2Y55          FDRE                                         r  red_pitaya_scope/i_bridge/dst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.717     5.140    red_pitaya_scope/i_bridge/sys_clk
    SLICE_X2Y55          FDRE                                         r  red_pitaya_scope/i_bridge/dst_done_reg/C
                         clock pessimism              0.000     5.140    
                         clock uncertainty            0.235     5.375    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.270     5.645    red_pitaya_scope/i_bridge/dst_done_reg
  -------------------------------------------------------------------
                         required time                         -5.645    
                         arrival time                           5.712    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_b_filt_kk_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.128ns (8.859%)  route 1.317ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        1.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.583     0.924    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X1Y44          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  red_pitaya_scope/i_bridge/wdata_o_reg[22]/Q
                         net (fo=8, routed)           1.317     2.368    red_pitaya_scope/i_bridge_n_62
    SLICE_X9Y43          FDSE                                         r  red_pitaya_scope/set_b_filt_kk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.834     2.055    red_pitaya_scope/sys_clk
    SLICE_X9Y43          FDSE                                         r  red_pitaya_scope/set_b_filt_kk_reg[22]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.235     2.290    
    SLICE_X9Y43          FDSE (Hold_fdse_C_D)         0.008     2.298    red_pitaya_scope/set_b_filt_kk_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bus_clk_bridge/wdata_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_csr_dat_w_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.164ns (10.837%)  route 1.349ns (89.163%))
  Logic Levels:           0  
  Clock Path Skew:        1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.562     0.903    bus_clk_bridge/FCLK_CLK0
    SLICE_X16Y50         FDRE                                         r  bus_clk_bridge/wdata_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  bus_clk_bridge/wdata_o_reg[5]/Q
                         net (fo=3, routed)           1.349     2.416    wdata_o[5]
    SLICE_X22Y50         FDRE                                         r  linien_csr_dat_w_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.828     2.049    sys_clk
    SLICE_X22Y50         FDRE                                         r  linien_csr_dat_w_reg[5]_rep/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.235     2.284    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.059     2.343    linien_csr_dat_w_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dec_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.164ns (10.770%)  route 1.359ns (89.230%))
  Logic Levels:           0  
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.567     0.908    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X8Y47          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  red_pitaya_scope/i_bridge/wdata_o_reg[18]/Q
                         net (fo=8, routed)           1.359     2.430    red_pitaya_scope/i_bridge_n_66
    SLICE_X9Y50          FDRE                                         r  red_pitaya_scope/set_dec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.834     2.055    red_pitaya_scope/sys_clk
    SLICE_X9Y50          FDRE                                         r  red_pitaya_scope/set_dec_reg[18]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.235     2.290    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.061     2.351    red_pitaya_scope/set_dec_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_csr_adr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.164ns (10.769%)  route 1.359ns (89.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.562     0.903    bus_clk_bridge/FCLK_CLK0
    SLICE_X16Y50         FDRE                                         r  bus_clk_bridge/addr_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  bus_clk_bridge/addr_o_reg[14]/Q
                         net (fo=1, routed)           1.359     2.426    linien_sys_addr[14]
    SLICE_X17Y51         FDRE                                         r  linien_csr_adr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.831     2.052    sys_clk
    SLICE_X17Y51         FDRE                                         r  linien_csr_adr_reg[12]/C
                         clock pessimism              0.000     2.052    
                         clock uncertainty            0.235     2.287    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.059     2.346    linien_csr_adr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_trig_src_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.186ns (11.784%)  route 1.392ns (88.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.565     0.906    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X7Y41          FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  red_pitaya_scope/i_bridge/wdata_o_reg[0]/Q
                         net (fo=20, routed)          1.392     2.439    red_pitaya_scope/i_bridge/wdata_o_reg[31]_0[0]
    SLICE_X2Y48          LUT2 (Prop_lut2_I0_O)        0.045     2.484 r  red_pitaya_scope/i_bridge/set_trig_src[0]_i_1/O
                         net (fo=1, routed)           0.000     2.484    red_pitaya_scope/i_bridge_n_91
    SLICE_X2Y48          FDRE                                         r  red_pitaya_scope/set_trig_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.854     2.075    red_pitaya_scope/sys_clk
    SLICE_X2Y48          FDRE                                         r  red_pitaya_scope/set_trig_src_reg[0]/C
                         clock pessimism              0.000     2.075    
                         clock uncertainty            0.235     2.310    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.091     2.401    red_pitaya_scope/set_trig_src_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 red_pitaya_scope/i_bridge/wdata_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_scope/set_dec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.164ns (10.749%)  route 1.362ns (89.251%))
  Logic Levels:           0  
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.566     0.907    red_pitaya_scope/i_bridge/FCLK_CLK0
    SLICE_X10Y44         FDRE                                         r  red_pitaya_scope/i_bridge/wdata_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  red_pitaya_scope/i_bridge/wdata_o_reg[4]/Q
                         net (fo=14, routed)          1.362     2.432    red_pitaya_scope/i_bridge_n_80
    SLICE_X11Y44         FDRE                                         r  red_pitaya_scope/set_dec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.834     2.055    red_pitaya_scope/sys_clk
    SLICE_X11Y44         FDRE                                         r  red_pitaya_scope/set_dec_reg[4]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.235     2.290    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.059     2.349    red_pitaya_scope/set_dec_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bus_clk_bridge/addr_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            linien_csr_adr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_2 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.141ns (9.166%)  route 1.397ns (90.834%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.564     0.905    bus_clk_bridge/FCLK_CLK0
    SLICE_X7Y54          FDRE                                         r  bus_clk_bridge/addr_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  bus_clk_bridge/addr_o_reg[15]/Q
                         net (fo=1, routed)           1.397     2.443    linien_sys_addr[15]
    SLICE_X7Y55          FDRE                                         r  linien_csr_adr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  IBUFGDS/O
                         net (fo=1, routed)           0.683     1.116    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.146 r  BUFG/O
                         net (fo=1, routed)           0.817     1.963    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     0.573 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.544     1.117    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.146 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.046     1.192    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.221 r  BUFG_4/O
                         net (fo=10617, routed)       0.833     2.054    sys_clk
    SLICE_X7Y55          FDRE                                         r  linien_csr_adr_reg[13]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.235     2.289    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.063     2.352    linien_csr_adr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 2.696ns (50.768%)  route 2.614ns (49.232%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.716     5.140    red_pitaya_scope/sys_clk
    RAMB36_X2Y9          RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.594 r  red_pitaya_scope/adc_a_buf_reg_0/DOBDO[0]
                         net (fo=1, routed)           2.164     9.758    red_pitaya_scope/i_bridge/p_2_in[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.124     9.882 r  red_pitaya_scope/i_bridge/axi_rdata_o[0]_i_2/O
                         net (fo=1, routed)           0.451    10.332    axi_slave/axi_rdata_o_reg[0]_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.118    10.450 r  axi_slave/axi_rdata_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.450    axi_slave/ps_sys_rdata[0]
    SLICE_X5Y47          FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.552    10.744    axi_slave/FCLK_CLK0
    SLICE_X5Y47          FDRE                                         r  axi_slave/axi_rdata_o_reg[0]/C
                         clock pessimism              0.000    10.744    
                         clock uncertainty           -0.235    10.509    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.075    10.584    axi_slave/axi_rdata_o_reg[0]
  -------------------------------------------------------------------
                         required time                         10.584    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_q_buf_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.702ns (52.296%)  route 2.465ns (47.703%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.709     5.133    red_pitaya_scope/sys_clk
    RAMB36_X0Y12         RAMB36E1                                     r  red_pitaya_scope/adc_a_q_buf_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.587 r  red_pitaya_scope/adc_a_q_buf_reg_0/DOBDO[1]
                         net (fo=1, routed)           1.838     9.425    red_pitaya_scope/i_bridge/adc_a_q_rd[1]
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.549 f  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_2/O
                         net (fo=1, routed)           0.626    10.175    red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.299 r  red_pitaya_scope/i_bridge/axi_rdata_o[1]_i_1/O
                         net (fo=1, routed)           0.000    10.299    axi_slave/D[0]
    SLICE_X17Y47         FDRE                                         r  axi_slave/axi_rdata_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.501    10.693    axi_slave/FCLK_CLK0
    SLICE_X17Y47         FDRE                                         r  axi_slave/axi_rdata_o_reg[1]/C
                         clock pessimism              0.000    10.693    
                         clock uncertainty           -0.235    10.458    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)        0.029    10.487    axi_slave/axi_rdata_o_reg[1]
  -------------------------------------------------------------------
                         required time                         10.487    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_q_buf_reg_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.702ns (52.582%)  route 2.437ns (47.418%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.715     5.139    red_pitaya_scope/sys_clk
    RAMB36_X0Y3          RAMB36E1                                     r  red_pitaya_scope/adc_b_q_buf_reg_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.593 r  red_pitaya_scope/adc_b_q_buf_reg_5/DOBDO[0]
                         net (fo=1, routed)           1.837     9.430    red_pitaya_scope/i_bridge/adc_b_q_rd[10]
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.124     9.554 r  red_pitaya_scope/i_bridge/axi_rdata_o[26]_i_2/O
                         net (fo=1, routed)           0.599    10.153    red_pitaya_scope/i_bridge/axi_rdata_o[26]_i_2_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.277 r  red_pitaya_scope/i_bridge/axi_rdata_o[26]_i_1/O
                         net (fo=1, routed)           0.000    10.277    axi_slave/D[25]
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.506    10.698    axi_slave/FCLK_CLK0
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[26]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.235    10.463    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.029    10.492    axi_slave/axi_rdata_o_reg[26]
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 2.702ns (52.944%)  route 2.402ns (47.056%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -2.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.705     5.129    red_pitaya_scope/sys_clk
    RAMB36_X2Y6          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  red_pitaya_scope/adc_b_buf_reg_6/DOBDO[0]
                         net (fo=1, routed)           1.852     9.435    red_pitaya_scope/i_bridge/p_2_in[26]
    SLICE_X7Y39          LUT5 (Prop_lut5_I4_O)        0.124     9.559 r  red_pitaya_scope/i_bridge/axi_rdata_o[28]_i_2/O
                         net (fo=1, routed)           0.549    10.108    red_pitaya_scope/i_bridge/axi_rdata_o[28]_i_2_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.232 r  red_pitaya_scope/i_bridge/axi_rdata_o[28]_i_1/O
                         net (fo=1, routed)           0.000    10.232    axi_slave/D[27]
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.506    10.698    axi_slave/FCLK_CLK0
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[28]/C
                         clock pessimism              0.000    10.698    
                         clock uncertainty           -0.235    10.463    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.031    10.494    axi_slave/axi_rdata_o_reg[28]
  -------------------------------------------------------------------
                         required time                         10.494    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 red_pitaya_scope/set_a_filt_bb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.014ns (20.023%)  route 4.050ns (79.977%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -2.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.682     5.105    red_pitaya_scope/sys_clk
    SLICE_X10Y49         FDRE                                         r  red_pitaya_scope/set_a_filt_bb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  red_pitaya_scope/set_a_filt_bb_reg[3]/Q
                         net (fo=1, routed)           1.095     6.718    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_2_2[3]
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124     6.842 f  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_12/O
                         net (fo=1, routed)           0.921     7.763    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_12_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.887 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_8/O
                         net (fo=1, routed)           0.801     8.688    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_8_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.812 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_4/O
                         net (fo=1, routed)           1.233    10.045    red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_4_n_0
    SLICE_X20Y50         LUT6 (Prop_lut6_I4_O)        0.124    10.169 r  red_pitaya_scope/i_bridge/axi_rdata_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.169    axi_slave/D[2]
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.490    10.682    axi_slave/FCLK_CLK0
    SLICE_X20Y50         FDRE                                         r  axi_slave/axi_rdata_o_reg[3]/C
                         clock pessimism              0.000    10.682    
                         clock uncertainty           -0.235    10.446    
    SLICE_X20Y50         FDRE (Setup_fdre_C_D)        0.079    10.525    axi_slave/axi_rdata_o_reg[3]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.578ns (51.742%)  route 2.404ns (48.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.706     5.130    red_pitaya_scope/sys_clk
    RAMB36_X2Y10         RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.584 r  red_pitaya_scope/adc_a_buf_reg_6/DOBDO[1]
                         net (fo=1, routed)           2.404     9.988    red_pitaya_scope/i_bridge/p_2_in[13]
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124    10.112 r  red_pitaya_scope/i_bridge/axi_rdata_o[13]_i_1/O
                         net (fo=1, routed)           0.000    10.112    axi_slave/D[12]
    SLICE_X5Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.552    10.744    axi_slave/FCLK_CLK0
    SLICE_X5Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[13]/C
                         clock pessimism              0.000    10.744    
                         clock uncertainty           -0.235    10.509    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.031    10.540    axi_slave/axi_rdata_o_reg[13]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_q_buf_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 2.578ns (51.961%)  route 2.383ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 10.694 - 8.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.707     5.131    red_pitaya_scope/sys_clk
    RAMB36_X1Y3          RAMB36E1                                     r  red_pitaya_scope/adc_b_q_buf_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.585 r  red_pitaya_scope/adc_b_q_buf_reg_2/DOBDO[0]
                         net (fo=1, routed)           2.383     9.968    red_pitaya_scope/i_bridge/adc_b_q_rd[4]
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.124    10.092 r  red_pitaya_scope/i_bridge/axi_rdata_o[20]_i_1/O
                         net (fo=1, routed)           0.000    10.092    axi_slave/D[19]
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.502    10.694    axi_slave/FCLK_CLK0
    SLICE_X6Y37          FDRE                                         r  axi_slave/axi_rdata_o_reg[20]/C
                         clock pessimism              0.000    10.694    
                         clock uncertainty           -0.235    10.459    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.081    10.540    axi_slave/axi_rdata_o_reg[20]
  -------------------------------------------------------------------
                         required time                         10.540    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 2.702ns (55.231%)  route 2.190ns (44.769%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -2.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 10.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.705     5.129    red_pitaya_scope/sys_clk
    RAMB36_X2Y6          RAMB36E1                                     r  red_pitaya_scope/adc_b_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.583 r  red_pitaya_scope/adc_b_buf_reg_6/DOBDO[1]
                         net (fo=1, routed)           1.733     9.316    red_pitaya_scope/i_bridge/p_2_in[27]
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.124     9.440 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_2/O
                         net (fo=1, routed)           0.457     9.897    red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_2_n_0
    SLICE_X9Y38          LUT5 (Prop_lut5_I0_O)        0.124    10.021 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_1/O
                         net (fo=1, routed)           0.000    10.021    axi_slave/D[28]
    SLICE_X9Y38          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.504    10.696    axi_slave/FCLK_CLK0
    SLICE_X9Y38          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/C
                         clock pessimism              0.000    10.696    
                         clock uncertainty           -0.235    10.461    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.032    10.493    axi_slave/axi_rdata_o_reg[29]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_b_q_buf_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 2.578ns (53.864%)  route 2.208ns (46.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.712     5.136    red_pitaya_scope/sys_clk
    RAMB36_X1Y2          RAMB36E1                                     r  red_pitaya_scope/adc_b_q_buf_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.590 r  red_pitaya_scope/adc_b_q_buf_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.208     9.798    red_pitaya_scope/i_bridge/adc_b_q_rd[2]
    SLICE_X23Y46         LUT6 (Prop_lut6_I1_O)        0.124     9.922 r  red_pitaya_scope/i_bridge/axi_rdata_o[18]_i_1/O
                         net (fo=1, routed)           0.000     9.922    axi_slave/D[17]
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.495    10.687    axi_slave/FCLK_CLK0
    SLICE_X23Y46         FDRE                                         r  axi_slave/axi_rdata_o_reg[18]/C
                         clock pessimism              0.000    10.687    
                         clock uncertainty           -0.235    10.452    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.031    10.483    axi_slave/axi_rdata_o_reg[18]
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 red_pitaya_scope/adc_a_buf_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 2.578ns (53.398%)  route 2.250ns (46.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  IBUFGDS/O
                         net (fo=1, routed)           2.076     3.059    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.102     3.161 r  BUFG/O
                         net (fo=1, routed)           1.702     4.863    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.557     1.306 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           1.754     3.060    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     3.161 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.161     3.322    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.423 r  BUFG_4/O
                         net (fo=10617, routed)       1.706     5.130    red_pitaya_scope/sys_clk
    RAMB36_X2Y10         RAMB36E1                                     r  red_pitaya_scope/adc_a_buf_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.584 r  red_pitaya_scope/adc_a_buf_reg_6/DOBDO[0]
                         net (fo=1, routed)           2.250     9.833    red_pitaya_scope/i_bridge/p_2_in[12]
    SLICE_X5Y49          LUT6 (Prop_lut6_I3_O)        0.124     9.957 r  red_pitaya_scope/i_bridge/axi_rdata_o[12]_i_1/O
                         net (fo=1, routed)           0.000     9.957    axi_slave/D[11]
    SLICE_X5Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         1.552    10.744    axi_slave/FCLK_CLK0
    SLICE_X5Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[12]/C
                         clock pessimism              0.000    10.744    
                         clock uncertainty           -0.235    10.509    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.029    10.538    axi_slave/axi_rdata_o_reg[12]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dec_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.012%)  route 0.361ns (65.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.566     1.689    red_pitaya_scope/sys_clk
    SLICE_X11Y44         FDRE                                         r  red_pitaya_scope/set_dec_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  red_pitaya_scope/set_dec_reg[26]/Q
                         net (fo=11, routed)          0.361     2.191    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31][26]
    SLICE_X7Y43          LUT5 (Prop_lut5_I2_O)        0.045     2.236 r  red_pitaya_scope/i_bridge/axi_rdata_o[26]_i_1/O
                         net (fo=1, routed)           0.000     2.236    axi_slave/D[25]
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.834     1.204    axi_slave/FCLK_CLK0
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[26]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.235     1.439    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.091     1.530    axi_slave/axi_rdata_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.849%)  route 0.380ns (67.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.565     1.688    red_pitaya_scope/sys_clk
    SLICE_X9Y52          FDRE                                         r  red_pitaya_scope/set_dly_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.829 r  red_pitaya_scope/set_dly_reg[28]/Q
                         net (fo=2, routed)           0.380     2.210    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[28]
    SLICE_X7Y43          LUT5 (Prop_lut5_I4_O)        0.045     2.255 r  red_pitaya_scope/i_bridge/axi_rdata_o[28]_i_1/O
                         net (fo=1, routed)           0.000     2.255    axi_slave/D[27]
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.834     1.204    axi_slave/FCLK_CLK0
    SLICE_X7Y43          FDRE                                         r  axi_slave/axi_rdata_o_reg[28]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.235     1.439    
    SLICE_X7Y43          FDRE (Hold_fdre_C_D)         0.092     1.531    axi_slave/axi_rdata_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dec_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.805%)  route 0.381ns (67.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.566     1.689    red_pitaya_scope/sys_clk
    SLICE_X11Y44         FDRE                                         r  red_pitaya_scope/set_dec_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.830 r  red_pitaya_scope/set_dec_reg[25]/Q
                         net (fo=16, routed)          0.381     2.211    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31][25]
    SLICE_X7Y40          LUT5 (Prop_lut5_I2_O)        0.045     2.256 r  red_pitaya_scope/i_bridge/axi_rdata_o[25]_i_1/O
                         net (fo=1, routed)           0.000     2.256    axi_slave/D[24]
    SLICE_X7Y40          FDRE                                         r  axi_slave/axi_rdata_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.833     1.203    axi_slave/FCLK_CLK0
    SLICE_X7Y40          FDRE                                         r  axi_slave/axi_rdata_o_reg[25]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.235     1.438    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.092     1.530    axi_slave/axi_rdata_o_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.638%)  route 0.384ns (67.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.565     1.688    red_pitaya_scope/sys_clk
    SLICE_X9Y52          FDRE                                         r  red_pitaya_scope/set_dly_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.829 r  red_pitaya_scope/set_dly_reg[29]/Q
                         net (fo=2, routed)           0.384     2.213    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[29]
    SLICE_X9Y38          LUT5 (Prop_lut5_I4_O)        0.045     2.258 r  red_pitaya_scope/i_bridge/axi_rdata_o[29]_i_1/O
                         net (fo=1, routed)           0.000     2.258    axi_slave/D[28]
    SLICE_X9Y38          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.832     1.202    axi_slave/FCLK_CLK0
    SLICE_X9Y38          FDRE                                         r  axi_slave/axi_rdata_o_reg[29]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.235     1.437    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.092     1.529    axi_slave/axi_rdata_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dec_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.567%)  route 0.443ns (70.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.565     1.688    red_pitaya_scope/sys_clk
    SLICE_X9Y51          FDRE                                         r  red_pitaya_scope/set_dec_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.829 r  red_pitaya_scope/set_dec_reg[31]/Q
                         net (fo=13, routed)          0.443     2.272    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31][31]
    SLICE_X1Y50          LUT4 (Prop_lut4_I2_O)        0.045     2.317 r  red_pitaya_scope/i_bridge/axi_rdata_o[31]_i_1/O
                         net (fo=1, routed)           0.000     2.317    axi_slave/D[30]
    SLICE_X1Y50          FDRE                                         r  axi_slave/axi_rdata_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.851     1.221    axi_slave/FCLK_CLK0
    SLICE_X1Y50          FDRE                                         r  axi_slave/axi_rdata_o_reg[31]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.235     1.456    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.547    axi_slave/axi_rdata_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_a_filt_pp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.231ns (37.232%)  route 0.389ns (62.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.583     1.706    red_pitaya_scope/sys_clk
    SLICE_X3Y54          FDRE                                         r  red_pitaya_scope/set_a_filt_pp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.847 r  red_pitaya_scope/set_a_filt_pp_reg[15]/Q
                         net (fo=1, routed)           0.212     2.059    red_pitaya_scope/i_bridge/axi_rdata_o[24]_i_4_0[15]
    SLICE_X3Y53          LUT6 (Prop_lut6_I1_O)        0.045     2.104 f  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_4/O
                         net (fo=1, routed)           0.177     2.282    red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_4_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.045     2.327 r  red_pitaya_scope/i_bridge/axi_rdata_o[15]_i_1/O
                         net (fo=1, routed)           0.000     2.327    axi_slave/D[14]
    SLICE_X1Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.852     1.222    axi_slave/FCLK_CLK0
    SLICE_X1Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[15]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.235     1.457    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.549    axi_slave/axi_rdata_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.231ns (37.334%)  route 0.388ns (62.666%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.584     1.707    red_pitaya_scope/sys_clk
    SLICE_X3Y51          FDRE                                         r  red_pitaya_scope/set_dly_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.848 r  red_pitaya_scope/set_dly_reg[14]/Q
                         net (fo=2, routed)           0.168     2.017    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[14]
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.045     2.062 f  red_pitaya_scope/i_bridge/axi_rdata_o[14]_i_2/O
                         net (fo=1, routed)           0.219     2.281    red_pitaya_scope/i_bridge/axi_rdata_o[14]_i_2_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.045     2.326 r  red_pitaya_scope/i_bridge/axi_rdata_o[14]_i_1/O
                         net (fo=1, routed)           0.000     2.326    axi_slave/D[13]
    SLICE_X1Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.852     1.222    axi_slave/FCLK_CLK0
    SLICE_X1Y49          FDRE                                         r  axi_slave/axi_rdata_o_reg[14]/C
                         clock pessimism              0.000     1.222    
                         clock uncertainty            0.235     1.457    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.548    axi_slave/axi_rdata_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 bus_clk_bridge/dst_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bus_clk_bridge/sys_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.129%)  route 0.469ns (76.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.583     1.706    bus_clk_bridge/sys_clk
    SLICE_X2Y55          FDRE                                         r  bus_clk_bridge/dst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.141     1.847 r  bus_clk_bridge/dst_done_reg/Q
                         net (fo=2, routed)           0.469     2.316    bus_clk_bridge/dst_done
    SLICE_X8Y49          FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.835     1.205    bus_clk_bridge/FCLK_CLK0
    SLICE_X8Y49          FDRE                                         r  bus_clk_bridge/sys_sync_reg[0]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.235     1.440    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.090     1.530    bus_clk_bridge/sys_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.632%)  route 0.487ns (72.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.565     1.688    red_pitaya_scope/sys_clk
    SLICE_X9Y52          FDRE                                         r  red_pitaya_scope/set_dly_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.829 r  red_pitaya_scope/set_dly_reg[27]/Q
                         net (fo=2, routed)           0.487     2.316    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[27]
    SLICE_X7Y34          LUT5 (Prop_lut5_I4_O)        0.045     2.361 r  red_pitaya_scope/i_bridge/axi_rdata_o[27]_i_1/O
                         net (fo=1, routed)           0.000     2.361    axi_slave/D[26]
    SLICE_X7Y34          FDRE                                         r  axi_slave/axi_rdata_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.828     1.198    axi_slave/FCLK_CLK0
    SLICE_X7Y34          FDRE                                         r  axi_slave/axi_rdata_o_reg[27]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.235     1.433    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.091     1.524    axi_slave/axi_rdata_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.853ns  (arrival time - required time)
  Source:                 red_pitaya_scope/set_dly_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_slave/axi_rdata_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_2 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.104%)  route 0.463ns (68.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_2 rise edge)      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk125_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  IBUFGDS/O
                         net (fo=1, routed)           0.627     1.029    clk_adci
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.056 r  BUFG/O
                         net (fo=1, routed)           0.551     1.606    clk_adcb
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.073     0.533 r  PLLE2_BASE/CLKOUT2
                         net (fo=1, routed)           0.497     1.030    clk_2
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.056 r  BUFG_4_replica/O
                         net (fo=3, routed)           0.042     1.098    sys_clk_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.124 r  BUFG_4/O
                         net (fo=10617, routed)       0.584     1.707    red_pitaya_scope/sys_clk
    SLICE_X0Y48          FDRE                                         r  red_pitaya_scope/set_dly_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.164     1.871 r  red_pitaya_scope/set_dly_reg[30]/Q
                         net (fo=2, routed)           0.278     2.149    red_pitaya_scope/i_bridge/axi_rdata_o_reg[31]_0[30]
    SLICE_X2Y45          LUT4 (Prop_lut4_I0_O)        0.045     2.194 r  red_pitaya_scope/i_bridge/axi_rdata_o[30]_i_1/O
                         net (fo=1, routed)           0.185     2.379    axi_slave/D[29]
    SLICE_X1Y45          FDRE                                         r  axi_slave/axi_rdata_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_processing_system7_0_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_processing_system7_0_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=244, routed)         0.851     1.221    axi_slave/FCLK_CLK0
    SLICE_X1Y45          FDRE                                         r  axi_slave/axi_rdata_o_reg[30]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.235     1.456    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.070     1.526    axi_slave/axi_rdata_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.853    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
clk125_p  | adc_data_a[2]  | FDRE    | -     |    -0.744 (r) | FAST    |     3.664 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[3]  | FDRE    | -     |    -0.915 (r) | FAST    |     3.760 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[4]  | FDRE    | -     |    -0.340 (r) | FAST    |     2.817 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[5]  | FDRE    | -     |    -0.588 (r) | FAST    |     3.290 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[6]  | FDRE    | -     |    -0.542 (r) | FAST    |     3.247 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[7]  | FDRE    | -     |    -0.682 (r) | FAST    |     3.463 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[8]  | FDRE    | -     |    -0.413 (r) | FAST    |     2.979 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[9]  | FDRE    | -     |    -0.635 (r) | FAST    |     3.418 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[10] | FDRE    | -     |    -0.630 (r) | FAST    |     3.332 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[11] | FDRE    | -     |    -0.737 (r) | FAST    |     3.516 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[12] | FDRE    | -     |    -0.691 (r) | FAST    |     3.473 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[13] | FDRE    | -     |    -0.785 (r) | FAST    |     3.629 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[14] | FDRE    | -     |    -0.855 (r) | FAST    |     3.700 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_a[15] | FDRE    | -     |    -0.934 (r) | FAST    |     3.773 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[2]  | FDRE    | -     |    -0.443 (r) | FAST    |     3.133 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[3]  | FDRE    | -     |    -0.730 (r) | FAST    |     3.549 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[4]  | FDRE    | -     |    -0.822 (r) | FAST    |     3.631 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[5]  | FDRE    | -     |    -0.817 (r) | FAST    |     3.581 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[6]  | FDRE    | -     |    -0.128 (r) | FAST    |     2.447 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[7]  | FDRE    | -     |    -0.889 (r) | FAST    |     3.732 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[8]  | FDRE    | -     |    -0.635 (r) | FAST    |     3.349 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[9]  | FDRE    | -     |    -0.935 (r) | FAST    |     3.928 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[10] | FDRE    | -     |    -0.456 (r) | FAST    |     3.049 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[11] | FDRE    | -     |    -0.426 (r) | FAST    |     3.016 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[12] | FDRE    | -     |    -0.707 (r) | FAST    |     3.447 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[13] | FDRE    | -     |    -0.368 (r) | FAST    |     2.873 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[14] | FDRE    | -     |    -0.921 (r) | FAST    |     3.766 (r) | SLOW    | clk_2    |
clk125_p  | adc_data_b[15] | FDRE    | -     |    -0.298 (r) | FAST    |     2.776 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[0]       | FDRE    | -     |    -0.799 (r) | FAST    |     3.065 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[1]       | FDRE    | -     |    -0.775 (r) | FAST    |     2.952 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[2]       | FDRE    | -     |    -0.758 (r) | FAST    |     3.056 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[3]       | FDRE    | -     |    -0.790 (r) | FAST    |     3.131 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[4]       | FDRE    | -     |    -0.612 (r) | FAST    |     2.838 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[5]       | FDRE    | -     |    -0.751 (r) | FAST    |     3.048 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[6]       | FDRE    | -     |    -0.554 (r) | FAST    |     2.683 (r) | SLOW    | clk_2    |
clk125_p  | exp_n[7]       | FDRE    | -     |    -0.587 (r) | FAST    |     2.719 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[0]       | FDRE    | -     |    -0.834 (r) | FAST    |     3.192 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[1]       | FDRE    | -     |    -0.772 (r) | FAST    |     3.066 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[2]       | FDRE    | -     |    -0.837 (r) | FAST    |     3.180 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[3]       | FDRE    | -     |    -0.682 (r) | FAST    |     2.960 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[4]       | FDRE    | -     |    -0.676 (r) | FAST    |     2.877 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[5]       | FDRE    | -     |    -0.826 (r) | FAST    |     3.161 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[6]       | FDRE    | -     |    -0.628 (r) | FAST    |     2.837 (r) | SLOW    | clk_2    |
clk125_p  | exp_p[7]       | FDRE    | -     |    -0.363 (r) | FAST    |     2.434 (r) | SLOW    | clk_2    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output       | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port         | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+
clk125_p  | dac_clk      | ODDR (IO) | -     |      8.792 (r) | SLOW    |      3.066 (r) | FAST    | clk_1    |
clk125_p  | dac_clk      | ODDR (IO) | -     |      8.792 (f) | SLOW    |      3.066 (f) | FAST    | clk_1    |
clk125_p  | dac_wrt      | ODDR (IO) | -     |      8.799 (r) | SLOW    |      3.072 (r) | FAST    | clk_1    |
clk125_p  | dac_wrt      | ODDR (IO) | -     |      8.799 (f) | SLOW    |      3.072 (f) | FAST    | clk_1    |
clk125_p  | pwm_1        | FDRE      | -     |     10.891 (r) | SLOW    |      3.652 (r) | FAST    | clk_1    |
clk125_p  | pwm_2        | FDRE      | -     |     12.719 (r) | SLOW    |      4.424 (r) | FAST    | clk_1    |
clk125_p  | pwm_3        | FDRE      | -     |     11.320 (r) | SLOW    |      3.864 (r) | FAST    | clk_1    |
clk125_p  | dac_data[0]  | ODDR (IO) | -     |     10.136 (r) | SLOW    |      4.723 (r) | FAST    | clk_2    |
clk125_p  | dac_data[0]  | ODDR (IO) | -     |     10.136 (f) | SLOW    |      4.723 (f) | FAST    | clk_2    |
clk125_p  | dac_data[1]  | ODDR (IO) | -     |     10.126 (r) | SLOW    |      4.713 (r) | FAST    | clk_2    |
clk125_p  | dac_data[1]  | ODDR (IO) | -     |     10.126 (f) | SLOW    |      4.713 (f) | FAST    | clk_2    |
clk125_p  | dac_data[2]  | ODDR (IO) | -     |     10.095 (r) | SLOW    |      4.685 (r) | FAST    | clk_2    |
clk125_p  | dac_data[2]  | ODDR (IO) | -     |     10.095 (f) | SLOW    |      4.685 (f) | FAST    | clk_2    |
clk125_p  | dac_data[3]  | ODDR (IO) | -     |     10.097 (r) | SLOW    |      4.686 (r) | FAST    | clk_2    |
clk125_p  | dac_data[3]  | ODDR (IO) | -     |     10.097 (f) | SLOW    |      4.686 (f) | FAST    | clk_2    |
clk125_p  | dac_data[4]  | ODDR (IO) | -     |     10.070 (r) | SLOW    |      4.662 (r) | FAST    | clk_2    |
clk125_p  | dac_data[4]  | ODDR (IO) | -     |     10.070 (f) | SLOW    |      4.662 (f) | FAST    | clk_2    |
clk125_p  | dac_data[5]  | ODDR (IO) | -     |     10.072 (r) | SLOW    |      4.665 (r) | FAST    | clk_2    |
clk125_p  | dac_data[5]  | ODDR (IO) | -     |     10.072 (f) | SLOW    |      4.665 (f) | FAST    | clk_2    |
clk125_p  | dac_data[6]  | ODDR (IO) | -     |     10.052 (r) | SLOW    |      4.642 (r) | FAST    | clk_2    |
clk125_p  | dac_data[6]  | ODDR (IO) | -     |     10.052 (f) | SLOW    |      4.642 (f) | FAST    | clk_2    |
clk125_p  | dac_data[7]  | ODDR (IO) | -     |     10.051 (r) | SLOW    |      4.640 (r) | FAST    | clk_2    |
clk125_p  | dac_data[7]  | ODDR (IO) | -     |     10.051 (f) | SLOW    |      4.640 (f) | FAST    | clk_2    |
clk125_p  | dac_data[8]  | ODDR (IO) | -     |     10.058 (r) | SLOW    |      4.646 (r) | FAST    | clk_2    |
clk125_p  | dac_data[8]  | ODDR (IO) | -     |     10.058 (f) | SLOW    |      4.646 (f) | FAST    | clk_2    |
clk125_p  | dac_data[9]  | ODDR (IO) | -     |     10.055 (r) | SLOW    |      4.643 (r) | FAST    | clk_2    |
clk125_p  | dac_data[9]  | ODDR (IO) | -     |     10.055 (f) | SLOW    |      4.643 (f) | FAST    | clk_2    |
clk125_p  | dac_data[10] | ODDR (IO) | -     |     10.049 (r) | SLOW    |      4.641 (r) | FAST    | clk_2    |
clk125_p  | dac_data[10] | ODDR (IO) | -     |     10.049 (f) | SLOW    |      4.641 (f) | FAST    | clk_2    |
clk125_p  | dac_data[11] | ODDR (IO) | -     |     10.048 (r) | SLOW    |      4.641 (r) | FAST    | clk_2    |
clk125_p  | dac_data[11] | ODDR (IO) | -     |     10.049 (f) | SLOW    |      4.641 (f) | FAST    | clk_2    |
clk125_p  | dac_data[12] | ODDR (IO) | -     |     10.069 (r) | SLOW    |      4.655 (r) | FAST    | clk_2    |
clk125_p  | dac_data[12] | ODDR (IO) | -     |     10.069 (f) | SLOW    |      4.655 (f) | FAST    | clk_2    |
clk125_p  | dac_data[13] | ODDR (IO) | -     |     10.071 (r) | SLOW    |      4.657 (r) | FAST    | clk_2    |
clk125_p  | dac_data[13] | ODDR (IO) | -     |     10.071 (f) | SLOW    |      4.657 (f) | FAST    | clk_2    |
clk125_p  | dac_rst      | FDRE      | -     |     11.478 (r) | SLOW    |      3.747 (r) | FAST    | clk_2    |
clk125_p  | dac_sel      | ODDR (IO) | -     |      9.006 (r) | SLOW    |      3.069 (r) | FAST    | clk_2    |
clk125_p  | dac_sel      | ODDR (IO) | -     |      9.006 (f) | SLOW    |      3.069 (f) | FAST    | clk_2    |
clk125_p  | exp_n[0]     | FDRE      | -     |     12.254 (r) | SLOW    |      3.311 (r) | FAST    | clk_2    |
clk125_p  | exp_n[1]     | FDRE      | -     |     12.383 (r) | SLOW    |      3.251 (r) | FAST    | clk_2    |
clk125_p  | exp_n[2]     | FDRE      | -     |     12.653 (r) | SLOW    |      3.289 (r) | FAST    | clk_2    |
clk125_p  | exp_n[3]     | FDRE      | -     |     12.316 (r) | SLOW    |      3.229 (r) | FAST    | clk_2    |
clk125_p  | exp_n[4]     | FDRE      | -     |     12.923 (r) | SLOW    |      3.344 (r) | FAST    | clk_2    |
clk125_p  | exp_n[5]     | FDRE      | -     |     12.419 (r) | SLOW    |      3.181 (r) | FAST    | clk_2    |
clk125_p  | exp_n[6]     | FDRE      | -     |     12.784 (r) | SLOW    |      3.433 (r) | FAST    | clk_2    |
clk125_p  | exp_n[7]     | FDRE      | -     |     12.422 (r) | SLOW    |      3.377 (r) | FAST    | clk_2    |
clk125_p  | exp_p[0]     | FDSE      | -     |     11.316 (r) | SLOW    |      3.264 (r) | FAST    | clk_2    |
clk125_p  | exp_p[1]     | FDSE      | -     |     11.253 (r) | SLOW    |      3.220 (r) | FAST    | clk_2    |
clk125_p  | exp_p[2]     | FDRE      | -     |     11.184 (r) | SLOW    |      3.093 (r) | FAST    | clk_2    |
clk125_p  | exp_p[3]     | FDSE      | -     |     11.376 (r) | SLOW    |      3.263 (r) | FAST    | clk_2    |
clk125_p  | exp_p[4]     | FDSE      | -     |     11.556 (r) | SLOW    |      3.351 (r) | FAST    | clk_2    |
clk125_p  | exp_p[5]     | FDSE      | -     |     11.427 (r) | SLOW    |      3.274 (r) | FAST    | clk_2    |
clk125_p  | exp_p[6]     | FDSE      | -     |     11.918 (r) | SLOW    |      3.436 (r) | FAST    | clk_2    |
clk125_p  | exp_p[7]     | FDRE      | -     |     11.819 (r) | SLOW    |      3.478 (r) | FAST    | clk_2    |
clk125_p  | user_led     | FDRE      | -     |     12.077 (r) | SLOW    |      5.095 (r) | FAST    | clk_2    |
clk125_p  | user_led_1   | FDRE      | -     |     12.045 (r) | SLOW    |      5.125 (r) | FAST    | clk_2    |
clk125_p  | user_led_2   | FDRE      | -     |     12.531 (r) | SLOW    |      5.368 (r) | FAST    | clk_2    |
clk125_p  | user_led_3   | FDRE      | -     |     11.865 (r) | SLOW    |      5.020 (r) | FAST    | clk_2    |
clk125_p  | user_led_4   | FDRE      | -     |     12.263 (r) | SLOW    |      5.185 (r) | FAST    | clk_2    |
clk125_p  | user_led_5   | FDRE      | -     |     12.482 (r) | SLOW    |      5.329 (r) | FAST    | clk_2    |
clk125_p  | user_led_6   | FDRE      | -     |     12.594 (r) | SLOW    |      5.303 (r) | FAST    | clk_2    |
clk125_p  | user_led_7   | FDRE      | -     |     11.911 (r) | SLOW    |      5.071 (r) | FAST    | clk_2    |
----------+--------------+-----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_p   | clk125_p    |        78.290 | SLOW    |         2.529 | SLOW    |               |         |               |         |
clk_fpga_0 | clk125_p    |         9.392 | SLOW    |               |         |               |         |               |         |
clk125_p   | clk_fpga_0  |         7.866 | SLOW    |               |         |               |         |               |         |
clk_fpga_0 | clk_fpga_0  |         7.927 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 3.433 ns
Ideal Clock Offset to Actual Clock: 2.057 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
adc_data_a[0]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_a[1]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_a[2]      | -0.744 (r) | FAST    |   3.664 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[3]      | -0.915 (r) | FAST    |   3.760 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[4]      | -0.340 (r) | FAST    |   2.817 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[5]      | -0.588 (r) | FAST    |   3.290 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[6]      | -0.542 (r) | FAST    |   3.247 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[7]      | -0.682 (r) | FAST    |   3.463 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[8]      | -0.413 (r) | FAST    |   2.979 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[9]      | -0.635 (r) | FAST    |   3.418 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[10]     | -0.630 (r) | FAST    |   3.332 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[11]     | -0.737 (r) | FAST    |   3.516 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[12]     | -0.691 (r) | FAST    |   3.473 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[13]     | -0.785 (r) | FAST    |   3.629 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[14]     | -0.855 (r) | FAST    |   3.700 (r) | SLOW    |       inf |       inf |             - |
adc_data_a[15]     | -0.934 (r) | FAST    |   3.773 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.340 (r) | FAST    |   3.773 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 3.801 ns
Ideal Clock Offset to Actual Clock: 2.028 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
adc_data_b[0]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_b[1]      |          - | -       |           - | -       |       inf |       inf |             - |
adc_data_b[2]      | -0.443 (r) | FAST    |   3.133 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[3]      | -0.730 (r) | FAST    |   3.549 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[4]      | -0.822 (r) | FAST    |   3.631 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[5]      | -0.817 (r) | FAST    |   3.581 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[6]      | -0.128 (r) | FAST    |   2.447 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[7]      | -0.889 (r) | FAST    |   3.732 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[8]      | -0.635 (r) | FAST    |   3.349 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[9]      | -0.935 (r) | FAST    |   3.928 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[10]     | -0.456 (r) | FAST    |   3.049 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[11]     | -0.426 (r) | FAST    |   3.016 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[12]     | -0.707 (r) | FAST    |   3.447 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[13]     | -0.368 (r) | FAST    |   2.873 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[14]     | -0.921 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
adc_data_b[15]     | -0.298 (r) | FAST    |   2.776 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.128 (r) | FAST    |   3.928 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 2.577 ns
Ideal Clock Offset to Actual Clock: 1.843 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
exp_n[0]           | -0.799 (r) | FAST    |   3.065 (r) | SLOW    |       inf |       inf |             - |
exp_n[1]           | -0.775 (r) | FAST    |   2.952 (r) | SLOW    |       inf |       inf |             - |
exp_n[2]           | -0.758 (r) | FAST    |   3.056 (r) | SLOW    |       inf |       inf |             - |
exp_n[3]           | -0.790 (r) | FAST    |   3.131 (r) | SLOW    |       inf |       inf |             - |
exp_n[4]           | -0.612 (r) | FAST    |   2.838 (r) | SLOW    |       inf |       inf |             - |
exp_n[5]           | -0.751 (r) | FAST    |   3.048 (r) | SLOW    |       inf |       inf |             - |
exp_n[6]           | -0.554 (r) | FAST    |   2.683 (r) | SLOW    |       inf |       inf |             - |
exp_n[7]           | -0.587 (r) | FAST    |   2.719 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.554 (r) | FAST    |   3.131 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk125_p
Worst Case Data Window: 2.829 ns
Ideal Clock Offset to Actual Clock: 1.778 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
exp_p[0]           | -0.834 (r) | FAST    |   3.192 (r) | SLOW    |       inf |       inf |             - |
exp_p[1]           | -0.772 (r) | FAST    |   3.066 (r) | SLOW    |       inf |       inf |             - |
exp_p[2]           | -0.837 (r) | FAST    |   3.180 (r) | SLOW    |       inf |       inf |             - |
exp_p[3]           | -0.682 (r) | FAST    |   2.960 (r) | SLOW    |       inf |       inf |             - |
exp_p[4]           | -0.676 (r) | FAST    |   2.877 (r) | SLOW    |       inf |       inf |             - |
exp_p[5]           | -0.826 (r) | FAST    |   3.161 (r) | SLOW    |       inf |       inf |             - |
exp_p[6]           | -0.628 (r) | FAST    |   2.837 (r) | SLOW    |       inf |       inf |             - |
exp_p[7]           | -0.363 (r) | FAST    |   2.434 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.363 (r) | FAST    |   3.192 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 0.087 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
dac_data[0]        |   10.136 (r) | SLOW    |   4.723 (r) | FAST    |    0.087 |
dac_data[0]        |   10.136 (f) | SLOW    |   4.723 (f) | FAST    |    0.087 |
dac_data[1]        |   10.126 (r) | SLOW    |   4.713 (r) | FAST    |    0.077 |
dac_data[1]        |   10.126 (f) | SLOW    |   4.713 (f) | FAST    |    0.077 |
dac_data[2]        |   10.095 (r) | SLOW    |   4.685 (r) | FAST    |    0.046 |
dac_data[2]        |   10.095 (f) | SLOW    |   4.685 (f) | FAST    |    0.046 |
dac_data[3]        |   10.097 (r) | SLOW    |   4.686 (r) | FAST    |    0.048 |
dac_data[3]        |   10.097 (f) | SLOW    |   4.686 (f) | FAST    |    0.048 |
dac_data[4]        |   10.070 (r) | SLOW    |   4.662 (r) | FAST    |    0.022 |
dac_data[4]        |   10.070 (f) | SLOW    |   4.662 (f) | FAST    |    0.022 |
dac_data[5]        |   10.072 (r) | SLOW    |   4.665 (r) | FAST    |    0.025 |
dac_data[5]        |   10.072 (f) | SLOW    |   4.665 (f) | FAST    |    0.025 |
dac_data[6]        |   10.052 (r) | SLOW    |   4.642 (r) | FAST    |    0.004 |
dac_data[6]        |   10.052 (f) | SLOW    |   4.642 (f) | FAST    |    0.004 |
dac_data[7]        |   10.051 (r) | SLOW    |   4.640 (r) | FAST    |    0.002 |
dac_data[7]        |   10.051 (f) | SLOW    |   4.640 (f) | FAST    |    0.002 |
dac_data[8]        |   10.058 (r) | SLOW    |   4.646 (r) | FAST    |    0.009 |
dac_data[8]        |   10.058 (f) | SLOW    |   4.646 (f) | FAST    |    0.009 |
dac_data[9]        |   10.055 (r) | SLOW    |   4.643 (r) | FAST    |    0.006 |
dac_data[9]        |   10.055 (f) | SLOW    |   4.643 (f) | FAST    |    0.006 |
dac_data[10]       |   10.049 (r) | SLOW    |   4.641 (r) | FAST    |    0.001 |
dac_data[10]       |   10.049 (f) | SLOW    |   4.641 (f) | FAST    |    0.001 |
dac_data[11]       |   10.048 (r) | SLOW    |   4.641 (r) | FAST    |    0.001 |
dac_data[11]       |   10.049 (f) | SLOW    |   4.641 (f) | FAST    |    0.001 |
dac_data[12]       |   10.069 (r) | SLOW    |   4.655 (r) | FAST    |    0.020 |
dac_data[12]       |   10.069 (f) | SLOW    |   4.655 (f) | FAST    |    0.020 |
dac_data[13]       |   10.071 (r) | SLOW    |   4.657 (r) | FAST    |    0.022 |
dac_data[13]       |   10.071 (f) | SLOW    |   4.657 (f) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.136 (r) | SLOW    |   4.640 (r) | FAST    |    0.087 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 0.669 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
exp_n[0]           |   12.254 (r) | SLOW    |   3.311 (r) | FAST    |    0.130 |
exp_n[1]           |   12.383 (r) | SLOW    |   3.251 (r) | FAST    |    0.129 |
exp_n[2]           |   12.653 (r) | SLOW    |   3.289 (r) | FAST    |    0.399 |
exp_n[3]           |   12.316 (r) | SLOW    |   3.229 (r) | FAST    |    0.061 |
exp_n[4]           |   12.923 (r) | SLOW    |   3.344 (r) | FAST    |    0.669 |
exp_n[5]           |   12.419 (r) | SLOW    |   3.181 (r) | FAST    |    0.165 |
exp_n[6]           |   12.784 (r) | SLOW    |   3.433 (r) | FAST    |    0.530 |
exp_n[7]           |   12.422 (r) | SLOW    |   3.377 (r) | FAST    |    0.196 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.923 (r) | SLOW    |   3.181 (r) | FAST    |    0.669 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_p
Bus Skew: 0.735 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
exp_p[0]           |   11.316 (r) | SLOW    |   3.264 (r) | FAST    |    0.172 |
exp_p[1]           |   11.253 (r) | SLOW    |   3.220 (r) | FAST    |    0.128 |
exp_p[2]           |   11.184 (r) | SLOW    |   3.093 (r) | FAST    |    0.000 |
exp_p[3]           |   11.376 (r) | SLOW    |   3.263 (r) | FAST    |    0.193 |
exp_p[4]           |   11.556 (r) | SLOW    |   3.351 (r) | FAST    |    0.372 |
exp_p[5]           |   11.427 (r) | SLOW    |   3.274 (r) | FAST    |    0.243 |
exp_p[6]           |   11.918 (r) | SLOW    |   3.436 (r) | FAST    |    0.735 |
exp_p[7]           |   11.819 (r) | SLOW    |   3.478 (r) | FAST    |    0.636 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.918 (r) | SLOW    |   3.093 (r) | FAST    |    0.735 |
-------------------+--------------+---------+-------------+---------+----------+




