{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503576250944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503576250944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 20:04:10 2017 " "Processing started: Thu Aug 24 20:04:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503576250944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503576250944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sdr_test -c sdr_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503576250944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_85c_slow.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_85c_slow.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576251783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_0c_slow.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_0c_slow.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576252015 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_min_1200mv_0c_fast.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_min_1200mv_0c_fast.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576252246 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test.vo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test.vo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576252483 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_85c_v_slow.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_85c_v_slow.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576252732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_8_1200mv_0c_v_slow.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_8_1200mv_0c_v_slow.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576252986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_min_1200mv_0c_v_fast.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_min_1200mv_0c_v_fast.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576253233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sdr_test_v.sdo F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim// simulation " "Generated file sdr_test_v.sdo in folder \"F:/FPGA/EP4CE10-NIOS/SDRAM_Test/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1503576253487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503576253687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 20:04:13 2017 " "Processing ended: Thu Aug 24 20:04:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503576253687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503576253687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503576253687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503576253687 ""}
