
*** Running vivado
    with args -log FA_64bit_RCA.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FA_64bit_RCA.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source FA_64bit_RCA.tcl -notrace
Command: synth_design -top FA_64bit_RCA -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12836 
WARNING: [Synth 8-2306] macro D redefined [/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab4/HA_str.v:21]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1688.539 ; gain = 170.598 ; free physical = 6947 ; free virtual = 22808
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FA_64bit_RCA' [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_64bit_RCA.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA_32bit' [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA_4bit' [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'FA_str' [/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab4/FA_str.v:23]
INFO: [Synth 8-6157] synthesizing module 'HA_str' [/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab4/HA_str.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HA_str' (1#1) [/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab4/HA_str.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA_str' (2#1) [/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab4/FA_str.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA_4bit' (3#1) [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_4bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA_32bit' (4#1) [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FA_64bit_RCA' (5#1) [/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.srcs/sources_1/new/FA_64bit_RCA.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1718.457 ; gain = 200.516 ; free physical = 6980 ; free virtual = 22840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.262 ; gain = 218.320 ; free physical = 6978 ; free virtual = 22839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1744.266 ; gain = 226.324 ; free physical = 6977 ; free virtual = 22838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1753.164 ; gain = 235.223 ; free physical = 6965 ; free virtual = 22826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6634 ; free virtual = 22499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6633 ; free virtual = 22498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6634 ; free virtual = 22499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    25|
|2     |LUT3 |    26|
|3     |LUT5 |    85|
|4     |LUT6 |    25|
|5     |IBUF |   129|
|6     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   355|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6637 ; free virtual = 22503
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6639 ; free virtual = 22505
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2024.156 ; gain = 506.215 ; free physical = 6652 ; free virtual = 22518
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.750 ; gain = 0.000 ; free physical = 6546 ; free virtual = 22417
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2131.750 ; gain = 649.742 ; free physical = 6638 ; free virtual = 22509
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.750 ; gain = 0.000 ; free physical = 6642 ; free virtual = 22513
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab4/EC413_Lab4.runs/synth_1/FA_64bit_RCA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FA_64bit_RCA_utilization_synth.rpt -pb FA_64bit_RCA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 19:41:43 2020...
