#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1520142$abc$488374$lo20081.Q[0] (dffe clocked by clk)
Endpoint  : dout[14].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo20081.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo20081.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n50845__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n50845__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n50849__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n50849__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n50865__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n50865__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n50887__.in[3] (.names)                            1.455     7.974
$abc$1520142$new_new_n50887__.out[0] (.names)                           0.160     8.134
$abc$1520142$new_new_n50933__.in[1] (.names)                            1.455     9.589
$abc$1520142$new_new_n50933__.out[0] (.names)                           0.260     9.849
$abc$1520142$abc$575515$li14_li14.in[1] (.names)                        1.455    11.304
$abc$1520142$abc$575515$li14_li14.out[0] (.names)                       0.260    11.564
dout[14].D[0] (dffe)                                                    1.455    13.018
data arrival time                                                                13.018

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[14].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -13.018
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.705


#Path 2
Startpoint: $abc$1520142$abc$488374$lo17919.Q[0] (dffe clocked by clk)
Endpoint  : dout[27].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo17919.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo17919.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n45868__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n45868__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n45872__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n45872__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n45888__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n45888__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n45952__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n45952__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n46038__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n46038__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li27_li27.in[1] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li27_li27.out[0] (.names)                       0.260    11.544
dout[27].D[0] (dffe)                                                    1.455    12.998
data arrival time                                                                12.998

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[27].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.998
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.685


#Path 3
Startpoint: $abc$1520142$abc$488374$lo07865.Q[0] (dffe clocked by clk)
Endpoint  : dout[23].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo07865.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo07865.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n44301__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n44301__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n44305__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n44305__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n44321__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n44321__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n44387__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n44387__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n44474__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n44474__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li23_li23.in[1] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li23_li23.out[0] (.names)                       0.260    11.544
dout[23].D[0] (dffe)                                                    1.455    12.998
data arrival time                                                                12.998

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[23].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.998
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.685


#Path 4
Startpoint: $abc$1520142$abc$488374$lo09501.Q[0] (dffe clocked by clk)
Endpoint  : dout[8].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo09501.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo09501.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n48117__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n48117__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n48121__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n48121__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n48137__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n48137__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n48138__.in[3] (.names)                            1.455     7.974
$abc$1520142$new_new_n48138__.out[0] (.names)                           0.160     8.134
$abc$1520142$new_new_n48139__.in[0] (.names)                            1.455     9.589
$abc$1520142$new_new_n48139__.out[0] (.names)                           0.320     9.909
$abc$1520142$abc$575515$li08_li08.in[3] (.names)                        1.455    11.364
$abc$1520142$abc$575515$li08_li08.out[0] (.names)                       0.160    11.524
dout[8].D[0] (dffe)                                                     1.455    12.978
data arrival time                                                                12.978

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[8].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.978
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.665


#Path 5
Startpoint: $abc$1520142$abc$488374$lo11987.Q[0] (dffe clocked by clk)
Endpoint  : dout[11].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo11987.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo11987.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n41162__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n41162__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n41166__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n41166__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n41182__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n41182__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n41246__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n41246__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n41332__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n41332__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li11_li11.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li11_li11.out[0] (.names)                       0.160    11.504
dout[11].D[0] (dffe)                                                    1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[11].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 6
Startpoint: $abc$1520142$abc$488374$lo20889.Q[0] (dffe clocked by clk)
Endpoint  : dout[10].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo20889.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo20889.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n51900__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n51900__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n51904__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n51904__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n51920__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n51920__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n51984__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n51984__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n51985__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n51985__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li10_li10.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li10_li10.out[0] (.names)                       0.160    11.504
dout[10].D[0] (dffe)                                                    1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[10].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 7
Startpoint: $abc$1520142$abc$488374$lo07989.Q[0] (dffe clocked by clk)
Endpoint  : dout[9].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo07989.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo07989.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n51284__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n51284__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n51288__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n51288__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n51304__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n51304__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n51368__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n51368__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n51460__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n51460__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li09_li09.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li09_li09.out[0] (.names)                       0.160    11.504
dout[9].D[0] (dffe)                                                     1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[9].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 8
Startpoint: $abc$1520142$abc$488374$lo29264.Q[0] (dffe clocked by clk)
Endpoint  : dout[0].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo29264.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo29264.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n42634__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n42634__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n42638__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n42638__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n42654__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n42654__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n42718__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n42718__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n42719__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n42719__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li00_li00.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li00_li00.out[0] (.names)                       0.160    11.504
dout[0].D[0] (dffe)                                                     1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[0].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 9
Startpoint: $abc$1520142$abc$488374$lo08796.Q[0] (dffe clocked by clk)
Endpoint  : dout[20].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo08796.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo08796.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n42981__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n42981__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n42985__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n42985__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n43001__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n43001__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n43023__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n43023__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n43067__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n43067__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li20_li20.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li20_li20.out[0] (.names)                       0.160    11.504
dout[20].D[0] (dffe)                                                    1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[20].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 10
Startpoint: $abc$1520142$abc$488374$lo12598.Q[0] (dffe clocked by clk)
Endpoint  : dout[12].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo12598.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo12598.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n48662__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n48662__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n48666__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n48666__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n48682__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n48682__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n48746__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n48746__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n48832__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n48832__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li12_li12.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li12_li12.out[0] (.names)                       0.160    11.504
dout[12].D[0] (dffe)                                                    1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[12].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 11
Startpoint: $abc$1520142$abc$488374$lo08849.Q[0] (dffe clocked by clk)
Endpoint  : dout[7].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo08849.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo08849.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n49185__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n49185__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n49189__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n49189__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n49205__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n49205__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n49269__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n49269__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n49358__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n49358__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li07_li07.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li07_li07.out[0] (.names)                       0.160    11.504
dout[7].D[0] (dffe)                                                     1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[7].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 12
Startpoint: $abc$1520142$abc$488374$lo08406.Q[0] (dffe clocked by clk)
Endpoint  : dout[3].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo08406.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo08406.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n41506__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n41506__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n41510__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n41510__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n41526__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n41526__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n41590__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n41590__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n41679__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n41679__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li03_li03.in[3] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li03_li03.out[0] (.names)                       0.160    11.504
dout[3].D[0] (dffe)                                                     1.455    12.958
data arrival time                                                                12.958

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[3].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.958
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.645


#Path 13
Startpoint: $abc$1520142$abc$488374$lo00185.Q[0] (dffe clocked by clk)
Endpoint  : dout[17].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo00185.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo00185.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n50275__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n50275__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n50279__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n50279__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n50295__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n50295__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n50318__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n50318__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n50583__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n50583__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li17_li17.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li17_li17.out[0] (.names)                       0.200    11.484
dout[17].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[17].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 14
Startpoint: $abc$1520142$abc$488374$lo15667.Q[0] (dffe clocked by clk)
Endpoint  : dout[1].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo15667.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo15667.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n42242__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n42242__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n42246__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n42246__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n42262__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n42262__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n42326__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n42326__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n42543__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n42543__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li01_li01.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li01_li01.out[0] (.names)                       0.200    11.484
dout[1].D[0] (dffe)                                                     1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[1].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 15
Startpoint: $abc$1520142$abc$488374$lo11609.Q[0] (dffe clocked by clk)
Endpoint  : dout[6].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo11609.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo11609.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n48141__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n48141__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n48145__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n48145__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n48161__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n48161__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n48225__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n48225__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n48314__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n48314__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li06_li06.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li06_li06.out[0] (.names)                       0.200    11.484
dout[6].D[0] (dffe)                                                     1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[6].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 16
Startpoint: $abc$1520142$abc$488374$lo23887.Q[0] (dffe clocked by clk)
Endpoint  : dout[28].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo23887.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo23887.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n46780__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n46780__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n46784__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n46784__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n46790__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n46790__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n46824__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n46824__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n47088__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n47088__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li28_li28.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li28_li28.out[0] (.names)                       0.200    11.484
dout[28].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[28].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 17
Startpoint: $abc$1520142$abc$488374$lo04257.Q[0] (dffe clocked by clk)
Endpoint  : dout[13].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo04257.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo04257.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n49748__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n49748__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n49752__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n49752__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n49768__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n49768__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n49790__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n49790__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n49878__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n49878__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li13_li13.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li13_li13.out[0] (.names)                       0.200    11.484
dout[13].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[13].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 18
Startpoint: $abc$1520142$abc$488374$lo07874.Q[0] (dffe clocked by clk)
Endpoint  : dout[21].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo07874.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo07874.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n44651__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n44651__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n44655__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n44655__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n44671__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n44671__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n44735__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n44735__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n44822__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n44822__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li21_li21.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li21_li21.out[0] (.names)                       0.200    11.484
dout[21].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[21].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 19
Startpoint: $abc$1520142$abc$488374$lo29048.Q[0] (dffe clocked by clk)
Endpoint  : dout[29].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo29048.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo29048.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n47114__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n47114__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n47118__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n47118__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n47134__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n47134__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n47135__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n47135__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n47264__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n47264__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li29_li29.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li29_li29.out[0] (.names)                       0.200    11.484
dout[29].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[29].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 20
Startpoint: $abc$1520142$abc$488374$lo19509.Q[0] (dffe clocked by clk)
Endpoint  : dout[16].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo19509.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo19509.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n49880__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n49880__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n49884__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n49884__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n49900__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n49900__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n49964__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n49964__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n50055__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n50055__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li16_li16.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li16_li16.out[0] (.names)                       0.200    11.484
dout[16].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[16].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 21
Startpoint: $abc$1520142$abc$488374$lo20316.Q[0] (dffe clocked by clk)
Endpoint  : dout[18].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo20316.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo20316.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n43685__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n43685__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n43689__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n43689__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n43705__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n43705__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n43772__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n43772__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n43949__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n43949__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li18_li18.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li18_li18.out[0] (.names)                       0.200    11.484
dout[18].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[18].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 22
Startpoint: $abc$1520142$abc$488374$lo29097.Q[0] (dffe clocked by clk)
Endpoint  : dout[26].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo29097.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo29097.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n46480__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n46480__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n46484__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n46484__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n46500__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n46500__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n46564__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n46564__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n46565__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n46565__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li26_li26.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li26_li26.out[0] (.names)                       0.200    11.484
dout[26].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[26].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 23
Startpoint: $abc$1520142$abc$488374$lo16133.Q[0] (dffe clocked by clk)
Endpoint  : dout[15].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo16133.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo16133.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n49011__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n49011__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n49015__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n49015__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n49031__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n49031__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n49095__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n49095__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n49183__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n49183__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li15_li15.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li15_li15.out[0] (.names)                       0.200    11.484
dout[15].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[15].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 24
Startpoint: $abc$1520142$abc$488374$lo30675.Q[0] (dffe clocked by clk)
Endpoint  : dout[24].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo30675.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo30675.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n47442__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n47442__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n47446__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n47446__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n47462__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n47462__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n47526__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n47526__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n47785__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n47785__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li24_li24.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li24_li24.out[0] (.names)                       0.200    11.484
dout[24].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[24].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 25
Startpoint: $abc$1520142$abc$488374$lo05884.Q[0] (dffe clocked by clk)
Endpoint  : dout[4].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo05884.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo05884.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n51987__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n51987__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n51991__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n51991__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n52007__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n52007__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n52071__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n52071__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n52162__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n52162__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li04_li04.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li04_li04.out[0] (.names)                       0.200    11.484
dout[4].D[0] (dffe)                                                     1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[4].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 26
Startpoint: $abc$1520142$abc$488374$lo00277.Q[0] (dffe clocked by clk)
Endpoint  : dout[19].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo00277.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo00277.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n43285__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n43285__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n43289__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n43289__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n43305__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n43305__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n43328__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n43328__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n43416__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n43416__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li19_li19.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li19_li19.out[0] (.names)                       0.200    11.484
dout[19].D[0] (dffe)                                                    1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[19].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 27
Startpoint: $abc$1520142$abc$488374$lo07907.Q[0] (dffe clocked by clk)
Endpoint  : dout[5].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo07907.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo07907.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n50935__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n50935__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n50939__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n50939__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n50955__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n50955__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n51019__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n51019__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n51108__.in[2] (.names)                            1.455     9.629
$abc$1520142$new_new_n51108__.out[0] (.names)                           0.200     9.829
$abc$1520142$abc$575515$li05_li05.in[2] (.names)                        1.455    11.284
$abc$1520142$abc$575515$li05_li05.out[0] (.names)                       0.200    11.484
dout[5].D[0] (dffe)                                                     1.455    12.938
data arrival time                                                                12.938

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[5].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.938
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.625


#Path 28
Startpoint: $abc$1520142$abc$488374$lo32532.Q[0] (dffe clocked by clk)
Endpoint  : dout[30].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo32532.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo32532.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n46215__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n46215__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n46219__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n46219__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n46235__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n46235__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n46257__.in[1] (.names)                            1.455     7.974
$abc$1520142$new_new_n46257__.out[0] (.names)                           0.260     8.234
$abc$1520142$new_new_n46390__.in[3] (.names)                            1.455     9.689
$abc$1520142$new_new_n46390__.out[0] (.names)                           0.160     9.849
$abc$1520142$abc$575515$li30_li30.in[3] (.names)                        1.455    11.304
$abc$1520142$abc$575515$li30_li30.out[0] (.names)                       0.160    11.464
dout[30].D[0] (dffe)                                                    1.455    12.918
data arrival time                                                                12.918

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[30].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.918
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.605


#Path 29
Startpoint: $abc$1520142$abc$488374$lo08501.Q[0] (dffe clocked by clk)
Endpoint  : dout[31].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo08501.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo08501.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n45349__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n45349__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n45353__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n45353__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n45369__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n45369__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n45391__.in[1] (.names)                            1.455     7.974
$abc$1520142$new_new_n45391__.out[0] (.names)                           0.260     8.234
$abc$1520142$new_new_n45693__.in[4] (.names)                            1.455     9.689
$abc$1520142$new_new_n45693__.out[0] (.names)                           0.110     9.799
$abc$1520142$abc$575515$li31_li31.in[2] (.names)                        1.455    11.254
$abc$1520142$abc$575515$li31_li31.out[0] (.names)                       0.200    11.454
dout[31].D[0] (dffe)                                                    1.455    12.908
data arrival time                                                                12.908

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[31].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.908
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.595


#Path 30
Startpoint: $abc$1520142$abc$488374$lo05013.Q[0] (dffe clocked by clk)
Endpoint  : dout[22].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo05013.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo05013.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n44129__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n44129__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n44133__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n44133__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n44149__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n44149__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n44213__.in[2] (.names)                            1.455     7.974
$abc$1520142$new_new_n44213__.out[0] (.names)                           0.200     8.174
$abc$1520142$new_new_n44299__.in[1] (.names)                            1.455     9.629
$abc$1520142$new_new_n44299__.out[0] (.names)                           0.260     9.889
$abc$1520142$abc$575515$li22_li22.in[4] (.names)                        1.455    11.344
$abc$1520142$abc$575515$li22_li22.out[0] (.names)                       0.110    11.454
dout[22].D[0] (dffe)                                                    1.455    12.908
data arrival time                                                                12.908

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[22].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.908
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.595


#Path 31
Startpoint: $abc$1520142$abc$488374$lo11754.Q[0] (dffe clocked by clk)
Endpoint  : dout[2].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo11754.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo11754.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n41852__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n41852__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n41856__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n41856__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n41872__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n41872__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n41894__.in[1] (.names)                            1.455     7.974
$abc$1520142$new_new_n41894__.out[0] (.names)                           0.260     8.234
$abc$1520142$new_new_n42023__.in[4] (.names)                            1.455     9.689
$abc$1520142$new_new_n42023__.out[0] (.names)                           0.110     9.799
$abc$1520142$abc$575515$li02_li02.in[2] (.names)                        1.455    11.254
$abc$1520142$abc$575515$li02_li02.out[0] (.names)                       0.200    11.454
dout[2].D[0] (dffe)                                                     1.455    12.908
data arrival time                                                                12.908

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[2].C[0] (dffe)                                                     1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.908
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.595


#Path 32
Startpoint: $abc$1520142$abc$488374$lo05473.Q[0] (dffe clocked by clk)
Endpoint  : dout[25].D[0] (dffe clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$abc$1520142$abc$488374$lo05473.C[0] (dffe)                             1.455     1.455
$abc$1520142$abc$488374$lo05473.Q[0] (dffe) [clock-to-output]           0.100     1.555
$abc$1520142$new_new_n45129__.in[2] (.names)                            1.455     3.010
$abc$1520142$new_new_n45129__.out[0] (.names)                           0.200     3.210
$abc$1520142$new_new_n45133__.in[2] (.names)                            1.455     4.664
$abc$1520142$new_new_n45133__.out[0] (.names)                           0.200     4.864
$abc$1520142$new_new_n45149__.in[2] (.names)                            1.455     6.319
$abc$1520142$new_new_n45149__.out[0] (.names)                           0.200     6.519
$abc$1520142$new_new_n45173__.in[3] (.names)                            1.455     7.974
$abc$1520142$new_new_n45173__.out[0] (.names)                           0.160     8.134
$abc$1520142$new_new_n45346__.in[2] (.names)                            1.455     9.589
$abc$1520142$new_new_n45346__.out[0] (.names)                           0.200     9.789
$abc$1520142$abc$575515$li25_li25.in[2] (.names)                        1.455    11.244
$abc$1520142$abc$575515$li25_li25.out[0] (.names)                       0.200    11.444
dout[25].D[0] (dffe)                                                    1.455    12.898
data arrival time                                                                12.898

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
dout[25].C[0] (dffe)                                                    1.455     1.455
clock uncertainty                                                       0.000     1.455
cell setup time                                                        -0.142     1.313
data required time                                                                1.313
---------------------------------------------------------------------------------------
data required time                                                                1.313
data arrival time                                                               -12.898
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.585


#Path 33
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo29908.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo29908.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo29908.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 34
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo12999.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo12999.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo12999.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 35
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo18774.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo18774.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo18774.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 36
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo14334.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo14334.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo14334.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 37
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo06185.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo06185.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo06185.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 38
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo07318.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo07318.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo07318.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 39
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo27087.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo27087.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo27087.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 40
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00275.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36964__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36964__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37190__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37190__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1461634$auto$ff.cc:262:slice$622220.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00275.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00275.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 41
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo01537.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1474319$auto$ff.cc:262:slice$625458.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1474319$auto$ff.cc:262:slice$625458.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo01537.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo01537.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 42
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo17673.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo17673.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo17673.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 43
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo17761.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo17761.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo17761.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 44
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo13681.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo13681.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo13681.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 45
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo31491.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo31491.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo31491.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 46
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo09314.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo09314.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo09314.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 47
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo31051.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo31051.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo31051.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 48
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo09682.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo09682.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo09682.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 49
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo23319.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1456883$auto$ff.cc:262:slice$632952.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo23319.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo23319.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 50
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo06704.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo06704.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo06704.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 51
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo07161.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo07161.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo07161.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 52
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo19672.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo19672.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo19672.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 53
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo12131.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo12131.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo12131.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 54
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo28515.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo28515.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo28515.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 55
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo19849.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo19849.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo19849.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 56
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo17457.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo17457.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo17457.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 57
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo07071.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo07071.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo07071.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 58
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00033.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00033.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00033.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 59
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00291.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00291.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00291.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 60
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00000.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1460444$auto$ff.cc:262:slice$614472.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00000.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00000.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 61
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo30758.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo30758.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo30758.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 62
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo29632.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo29632.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo29632.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 63
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo31472.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo31472.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo31472.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 64
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo13920.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo13920.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo13920.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 65
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo23709.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo23709.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo23709.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 66
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo17682.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo17682.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo17682.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 67
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo15827.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo15827.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo15827.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 68
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo10589.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36959__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36959__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37130__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37130__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1455615$auto$ff.cc:262:slice$615930.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo10589.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo10589.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 69
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo25498.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo25498.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo25498.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 70
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo13112.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo13112.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo13112.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 71
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00676.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00676.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00676.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 72
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo24140.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo24140.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo24140.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 73
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo23884.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo23884.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo23884.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 74
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo09233.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo09233.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo09233.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 75
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo05388.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo05388.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo05388.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 76
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo07949.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo07949.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo07949.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 77
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo20285.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo20285.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo20285.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 78
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo00618.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo00618.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo00618.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 79
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo11662.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo11662.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo11662.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 80
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo04453.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo04453.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo04453.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 81
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo21774.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo21774.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo21774.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 82
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22764.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22764.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22764.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 83
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo09630.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo09630.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo09630.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 84
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo12255.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo12255.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo12255.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 85
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo24178.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo24178.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo24178.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 86
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo06076.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1465074$auto$ff.cc:262:slice$638568.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo06076.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo06076.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 87
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo18792.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo18792.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo18792.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 88
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo31537.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo31537.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo31537.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 89
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo28916.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo28916.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo28916.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 90
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo07209.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1458231$auto$ff.cc:262:slice$621095.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo07209.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo07209.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 91
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22466.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22466.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22466.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 92
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo01476.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo01476.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo01476.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 93
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22203.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22203.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22203.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 94
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo01738.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1459565$auto$ff.cc:262:slice$610152.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo01738.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo01738.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 95
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo27538.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n36992__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n36992__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1457213$auto$ff.cc:262:slice$629833.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo27538.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo27538.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 96
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo02063.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36968__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36968__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37100__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37100__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1474319$auto$ff.cc:262:slice$625458.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1474319$auto$ff.cc:262:slice$625458.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo02063.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo02063.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 97
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22900.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22900.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22900.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 98
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22769.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22769.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22769.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 99
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo22559.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo22559.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo22559.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#Path 100
Startpoint: ena.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1520142$abc$488374$lo32542.E[0] (dffe clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                       0.000     0.000
ena.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$new_new_n36955__.in[0] (.names)                                                                                                                                                                                               1.455     1.455
$abc$1520142$new_new_n36955__.out[0] (.names)                                                                                                                                                                                              0.320     1.775
$abc$1520142$new_new_n37011__.in[0] (.names)                                                                                                                                                                                               1.455     3.230
$abc$1520142$new_new_n37011__.out[0] (.names)                                                                                                                                                                                              0.320     3.550
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.in[0] (.names)                        1.455     5.004
$abc$1520142$techmap$techmap1454831$auto$ff.cc:262:slice$640025.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/12_15_2022_12_01_21/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v:96$655906_Y.out[0] (.names)                       0.320     5.324
$abc$1520142$abc$488374$lo32542.E[0] (dffe)                                                                                                                                                                                                1.455     6.779
data arrival time                                                                                                                                                                                                                                    6.779

clock clk (rise edge)                                                                                                                                                                                                                      0.000     0.000
clock source latency                                                                                                                                                                                                                       0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                                                                                      0.000     0.000
$abc$1520142$abc$488374$lo32542.C[0] (dffe)                                                                                                                                                                                                1.455     1.455
clock uncertainty                                                                                                                                                                                                                          0.000     1.455
cell setup time                                                                                                                                                                                                                           -0.142     1.313
data required time                                                                                                                                                                                                                                   1.313
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                   1.313
data arrival time                                                                                                                                                                                                                                   -6.779
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                    -5.466


#End of timing report
