{
  "module_name": "clk-mt8173-img.c",
  "hash_id": "ba4d6ae43ab439624cbce932cb6ad3fbbbf26501eec98c95381b5874ec0e8f18",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8173-img.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mt8173-clk.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\nstatic const struct mtk_gate_regs img_cg_regs = {\n\t.set_ofs = 0x0004,\n\t.clr_ofs = 0x0008,\n\t.sta_ofs = 0x0000,\n};\n\n#define GATE_IMG(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &img_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate img_clks[] = {\n\tGATE_DUMMY(CLK_DUMMY, \"img_dummy\"),\n\tGATE_IMG(CLK_IMG_LARB2_SMI, \"img_larb2_smi\", \"mm_sel\", 0),\n\tGATE_IMG(CLK_IMG_CAM_SMI, \"img_cam_smi\", \"mm_sel\", 5),\n\tGATE_IMG(CLK_IMG_CAM_CAM, \"img_cam_cam\", \"mm_sel\", 6),\n\tGATE_IMG(CLK_IMG_SEN_TG, \"img_sen_tg\", \"camtg_sel\", 7),\n\tGATE_IMG(CLK_IMG_SEN_CAM, \"img_sen_cam\", \"mm_sel\", 8),\n\tGATE_IMG(CLK_IMG_CAM_SV, \"img_cam_sv\", \"mm_sel\", 9),\n\tGATE_IMG(CLK_IMG_FD, \"img_fd\", \"mm_sel\", 11),\n};\n\nstatic const struct mtk_clk_desc img_desc = {\n\t.clks = img_clks,\n\t.num_clks = ARRAY_SIZE(img_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt8173_imgsys[] = {\n\t{ .compatible = \"mediatek,mt8173-imgsys\", .data = &img_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8173_imgsys);\n\nstatic struct platform_driver clk_mt8173_vdecsys_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8173-imgsys\",\n\t\t.of_match_table = of_match_clk_mt8173_imgsys,\n\t},\n};\nmodule_platform_driver(clk_mt8173_vdecsys_drv);\n\nMODULE_DESCRIPTION(\"MediaTek MT8173 vdecsys clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}