/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [2:0] _06_;
  reg [5:0] _07_;
  reg [19:0] _08_;
  reg [10:0] _09_;
  wire [11:0] _10_;
  reg [12:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [31:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [24:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[19] ? in_data[93] : in_data[62]);
  assign celloutsig_0_42z = !(celloutsig_0_9z[2] ? celloutsig_0_36z : celloutsig_0_1z);
  assign celloutsig_1_3z = !(in_data[155] ? celloutsig_1_2z : celloutsig_1_1z[8]);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_13z[1] : celloutsig_1_16z);
  assign celloutsig_0_12z = !(_02_ ? celloutsig_0_3z : _01_);
  assign celloutsig_0_45z = celloutsig_0_17z | ~(celloutsig_0_3z);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(celloutsig_1_1z[5]);
  assign celloutsig_1_16z = celloutsig_1_3z | ~(celloutsig_1_10z);
  assign celloutsig_0_11z = celloutsig_0_0z | ~(_01_);
  assign celloutsig_0_17z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_7z[1];
  assign celloutsig_0_36z = celloutsig_0_17z ^ _03_;
  assign celloutsig_0_27z = _04_ ^ celloutsig_0_25z;
  reg [2:0] _25_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_7z[1:0], celloutsig_0_19z };
  assign { _06_[2], _00_, _06_[0] } = _25_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_0_35z[3:2], celloutsig_0_42z, celloutsig_0_7z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 20'h00000;
    else _08_ <= { in_data[29:14], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  reg [15:0] _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 16'h0000;
    else _28_ <= { celloutsig_0_68z[27:25], celloutsig_0_60z, celloutsig_0_54z, _07_ };
  assign out_data[47:32] = _28_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_1_0z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  reg [11:0] _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _30_ <= 12'h000;
    else _30_ <= { _08_[15:7], celloutsig_0_7z };
  assign { _10_[11:6], _02_, _10_[4:3], _04_, _10_[1:0] } = _30_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 13'h0000;
    else _11_ <= { _10_[7:6], _02_, _10_[4:3], _04_, _10_[1:0], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_16z };
  reg [2:0] _32_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 3'h0;
    else _32_ <= { in_data[2:1], celloutsig_0_1z };
  assign { _01_, _05_[1], _03_ } = _32_;
  assign celloutsig_0_35z = celloutsig_0_24z[7:1] / { 1'h1, celloutsig_0_21z[10:9], celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_41z = { celloutsig_0_40z[1], celloutsig_0_26z } / { 1'h1, celloutsig_0_22z[4:3], celloutsig_0_28z };
  assign celloutsig_0_68z = { celloutsig_0_21z[11:5], _07_, _11_, celloutsig_0_13z } / { 1'h1, celloutsig_0_38z[1:0], celloutsig_0_12z, celloutsig_0_56z, celloutsig_0_43z, celloutsig_0_4z, _01_, _05_[1], _03_, celloutsig_0_55z, _01_, _05_[1], _03_, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_57z, celloutsig_0_1z };
  assign celloutsig_0_22z = { _10_[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, _08_[7:2] };
  assign celloutsig_0_43z = ! { celloutsig_0_24z[4:3], celloutsig_0_24z, celloutsig_0_41z, celloutsig_0_16z };
  assign celloutsig_0_4z = ! in_data[48:43];
  assign celloutsig_0_60z = ! { in_data[4:3], celloutsig_0_1z, celloutsig_0_50z };
  assign celloutsig_0_30z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_8z } || { _10_[3], _04_, _10_[1:0], celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_33z = { celloutsig_0_23z[3:2], celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_24z } || { _11_[11:2], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[114:109] || { celloutsig_1_0z[4:1], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_25z = _08_[11:1] || { in_data[12:7], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_0_57z = { in_data[54:47], celloutsig_0_40z, celloutsig_0_0z } < { celloutsig_0_23z[4:1], celloutsig_0_12z, celloutsig_0_7z, _06_[2], _00_, _06_[0], celloutsig_0_27z };
  assign celloutsig_0_80z = in_data[57:54] < _07_[4:1];
  assign celloutsig_0_18z = in_data[49:44] < { _10_[6], _02_, _10_[4:3], _04_, _10_[1] };
  assign celloutsig_0_40z = in_data[85:83] % { 1'h1, celloutsig_0_35z[5:4] };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, _08_[9], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[125:120] % { 1'h1, in_data[182:178] };
  assign celloutsig_1_12z = { _09_[9:3], _09_, celloutsig_1_8z, celloutsig_1_11z } % { 1'h1, _09_[6:0], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z[5:1], in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_12z[17:11], celloutsig_1_8z } % { 1'h1, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_0_16z = { celloutsig_0_9z[2:1], celloutsig_0_3z } % { 1'h1, celloutsig_0_9z[1:0] };
  assign celloutsig_0_38z = _10_[8] ? { celloutsig_0_21z[5:4], celloutsig_0_32z, celloutsig_0_33z } : { in_data[36:34], celloutsig_0_28z };
  assign celloutsig_1_1z = in_data[153] ? { in_data[170:154], 1'h1 } : in_data[183:166];
  assign celloutsig_1_11z = celloutsig_1_5z ? { celloutsig_1_1z[4:0], celloutsig_1_9z } : { _09_[6:4], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = celloutsig_0_0z ? { celloutsig_0_13z[5:4], celloutsig_0_4z } : { celloutsig_0_9z[2:1], celloutsig_0_3z };
  assign celloutsig_0_28z = & { _04_, _02_, _10_[7:6], _10_[4:3], _10_[1:0] };
  assign celloutsig_0_46z = celloutsig_0_7z[2] & celloutsig_0_45z;
  assign celloutsig_0_31z = | { _04_, celloutsig_0_13z[4:1], _02_, _10_[11:6], _10_[4:3], _10_[1:0] };
  assign celloutsig_0_3z = | in_data[63:50];
  assign celloutsig_0_5z = | { _03_, _01_, _05_[1] };
  assign celloutsig_0_55z = | { celloutsig_0_46z, celloutsig_0_16z, celloutsig_0_14z[3:0] };
  assign celloutsig_1_9z = | { celloutsig_1_2z, in_data[136:127] };
  assign celloutsig_0_56z = { _08_[11:10], celloutsig_0_5z, _06_[2], _00_, _06_[0], celloutsig_0_19z } >> { celloutsig_0_7z[2:1], celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_15z };
  assign celloutsig_0_24z = { _04_, _10_[1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_17z } >> { celloutsig_0_14z[8:5], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_9z = celloutsig_0_7z <<< _08_[19:17];
  assign celloutsig_0_23z = { celloutsig_0_21z[7:4], celloutsig_0_17z, celloutsig_0_4z } <<< { celloutsig_0_14z[8:5], celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_0_37z = { _11_[8:7], _11_ } ^ { in_data[18:16], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_4z };
  assign celloutsig_0_54z = _07_ ^ { celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_13z = { in_data[64:61], celloutsig_0_4z, celloutsig_0_5z } ^ { _08_[17:14], celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_14z = { _10_[9:6], _02_, _10_[4:3], _04_, _10_[1] } ^ { _08_[16:12], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_14z[5:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_12z } ^ { _10_[11:6], _02_, _10_[4:3], _04_, _10_[1:0] };
  assign celloutsig_0_26z = { celloutsig_0_7z[1:0], celloutsig_0_11z } ^ _11_[12:10];
  assign celloutsig_0_32z = ~((celloutsig_0_5z & celloutsig_0_21z[3]) | celloutsig_0_3z);
  assign celloutsig_0_50z = ~((celloutsig_0_37z[7] & celloutsig_0_12z) | celloutsig_0_41z[3]);
  assign celloutsig_1_2z = ~((in_data[164] & celloutsig_1_0z[5]) | celloutsig_1_1z[11]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_5z & celloutsig_1_6z) | celloutsig_1_5z);
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_8z) | celloutsig_1_16z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_19z = ~((celloutsig_0_15z[2] & celloutsig_0_8z) | celloutsig_0_11z);
  assign { _05_[2], _05_[0] } = { _01_, _03_ };
  assign _06_[1] = _00_;
  assign { _10_[5], _10_[2] } = { _02_, _04_ };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z };
endmodule
