/**************************************************************************************************\
 *** 
 ***                            P. C. A.
 *** 
 ***                     Peugeot Citroen Automobile
 *** 
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 *** 
 *** *******************************************************************************
 *** 
 ***  %name: TqSys_Sdl10ms_TqLimFwdRvs_fct.c %
 *** 
 ***  %version: 11.0.build1 %
 *** 
 ***  %date_modified: Wed Jan 25 15:24:28 2012 %
 *** 
 *** 
 ***  %derived_by: e360487 %
 ***  %release: TqStruct/10.0 %
 ***  %full_filespec: TqSys_Sdl10ms_TqLimFwdRvs_fct.c-11.0.build1:csrc:1 %
 *** 
 *** *******************************************************************************
 *** 
 *** Simulink model       : CSMT_CGMT06_2193
 *** TargetLink subsystem : CSMT_CGMT06_2193/F0_Limitation_Couple_Inertiel_MAV_MAR
 *** Codefile             : tqsys_sdl10ms_tqlimfwdrvs_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2012-01-24 15:16:50
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : disabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** SEngLim1                 CSMT_CGMT06_2193/F0_Limitation_Couple_Inertiel_MAV_MAR
 *** SEngLim2                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0
 *** SEngLim3                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01
 ***                          _ACV_Filtrage_MAR
 *** SEngLim4                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02
 ***                          _ACV_Filtrage_EMB
 *** SEngLim5                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_03
 ***                          _CSMT_Filtrage_Vitesse_VEH
 *** SEngLim6                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple
 *** SEngLim7                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_05
 ***                          _Bouclage_Debouclage
 *** SEngLim8                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01
 ***                          _ACV_Filtrage_MAR/TurnOffDelay1
 *** SEngLim9                 F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01
 ***                          _ACV_Filtrage_MAR/TurnOnDelay1
 *** SEngLim10                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02
 ***                          _ACV_Filtrage_EMB/TurnOffDelay1
 *** SEngLim11                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02
 ***                          _ACV_Filtrage_EMB/TurnOnDelay1
 *** SEngLim12                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_01_Traitement_Initiaux
 *** SEngLim13                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_02_Parametrage_Initiaux
 *** SEngLim14                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_03_Demande_Limitation_MAR
 *** SEngLim15                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_04_Demande_Limitation_MAV
 *** SEngLim16                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_05_ACV_Limitation_MAR
 *** SEngLim17                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_06_ACV_Transition_Vitesse_MAR
 *** SEngLim18                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_07_ACV_Transition_Temporelle_MAR
 *** SEngLim19                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_08_ACV_Limitation_MAV
 *** SEngLim20                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_09_ACV_Transition_Temporelle_MAV
 *** SEngLim21                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation
 *** SEngLim22                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR
 *** SEngLim23                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR
 *** SEngLim24                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV
 *** SEngLim25                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_15_Couple_Limitation_Inertiel
 *** SEngLim26                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_01_Traitement_Initiaux/DetectSat
 *** SEngLim27                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_01_Traitement_Initiaux/DetectSat1
 *** SEngLim28                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcNotRvs_
 ***                          T
 *** SEngLim29                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcRvs_T
 *** SEngLim30                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiN
 ***                          otRvs_T
 *** SEngLim31                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiR
 ***                          vs_T
 *** SEngLim32                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoN
 ***                          otRvs_T
 *** SEngLim33                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoR
 ***                          vs_T
 *** SEngLim34                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_03_Demande_Limitation_MAR/TurnOnDelay1
 *** SEngLim35                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_04_Demande_Limitation_MAV/TurnOnDelay1
 *** SEngLim36                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_07_ACV_Transition_Temporelle_MAR/TurnOffDela
 ***                          y
 *** SEngLim37                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_09_ACV_Transition_Temporelle_MAV/TurnOffDela
 ***                          y
 *** SEngLim38                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation/BasculeRS1
 *** SEngLim39                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation/BasculeRS2
 *** SEngLim40                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation/BasculeRS3
 *** SEngLim41                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation/BasculeRS4
 *** SEngLim42                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_10_Etat_Limitation/BasculeRS5
 *** SEngLim43                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre
 *** SEngLim44                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/DetectSat2
 *** SEngLim45                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 ***                          _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi
 *** SEngLim46                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/De
 ***                          tectSat1
 *** SEngLim47                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/De
 ***                          tectSat
 *** SEngLim48                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/Se
 ***                          cureDivi_Part
 *** SEngLim49                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1
 *** SEngLim50                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW
 *** SEngLim51                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW_Sel
 *** SEngLim52                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr
 *** SEngLim53                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/DetectSat
 *** SEngLim54                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem
 *** SEngLim55                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst
 *** SEngLim56                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/UnitDly_ExtIni1
 *** SEngLim57                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/UnitDly_ExtIni2
 *** SEngLim58                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/CalculTr_Part
 *** SEngLim59                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/DetectSat
 *** SEngLim60                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/Subsystem1
 *** SEngLim61                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/UnitDly_ExtIni
 *** SEngLim62                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem/ContMltpSwRmpTran_Part1
 *** SEngLim63                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem/UnitDly_ExtIni
 *** SEngLim64                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/DetectSat
 *** SEngLim65                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/DetectSat1
 *** SEngLim66                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/UnitDly_ExtIni
 *** SEngLim67                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/rising_edge
 *** SEngLim68                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2
 *** SEngLim69                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW_Sel/DetectSat
 *** SEngLim70                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW_Sel/UnitDly_ExtIni
 *** SEngLim71                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSw
 ***                          RmpTran1/MSW_Sel/UnitDly_ExtIni1
 *** SEngLim72                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1
 *** SEngLim73                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW
 *** SEngLim74                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW_Sel
 *** SEngLim75                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr
 *** SEngLim76                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/DetectSat
 *** SEngLim77                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem
 *** SEngLim78                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst
 *** SEngLim79                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/UnitDly_ExtIni1
 *** SEngLim80                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/UnitDly_ExtIni2
 *** SEngLim81                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/CalculTr_Part
 *** SEngLim82                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/DetectSat
 *** SEngLim83                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/Subsystem1
 *** SEngLim84                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/CalculTr/UnitDly_ExtIni
 *** SEngLim85                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem/ContMltpSwRmpTran_Part1
 *** SEngLim86                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/Subsystem/UnitDly_ExtIni
 *** SEngLim87                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/DetectSat
 *** SEngLim88                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/DetectSat1
 *** SEngLim89                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/UnitDly_ExtIni
 *** SEngLim90                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW/TmrRst/rising_edge
 *** SEngLim91                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2
 *** SEngLim92                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW_Sel/DetectSat
 *** SEngLim93                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW_Sel/UnitDly_ExtIni
 *** SEngLim94                F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
 *** _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSw
 ***                          RmpTran1/MSW_Sel/UnitDly_ExtIni1
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** 
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _TQSYS_SDL10MS_TQLIMFWDRVS_FCT_C_
#define _TQSYS_SDL10MS_TQLIMFWDRVS_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "TqSys_Sdl10ms_TqLimFwdRvs_fct.h"
#include "Library_lut.h"
#include "EngLim_calibrations.h"
#include "dsfxp.h"
#include "PSA_TL_LibC.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define ENGLIM_START_SEC_GLOBAL_16BIT
#include "EngLim_MemMap.h"
/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT UInt16 EngLim_Ext_nEng_in /* 
   Unit       : RPM
   Description: Régime Moteur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7500 */;
AR_IF_GLOBAL_16BIT SInt16 EngLim_Ext_tCoMes_in /* 
   Unit       : °C
   Description: Température d'eau mesurée
   LSB: 2^0 OFF:  0 MIN/MAX:  -40 .. 214 */;
AR_IF_GLOBAL_16BIT UInt16 EngLim_TqSys_nTarIdl_in /* 
   Unit       : RPM
   Description: Consigne de ralenti
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT SInt16 EngLim_TqSys_tqCkEfcReq_in /* 
   Unit       : N.m
   Description: Couple moteur effectif avant traitement (couple après IVC, XVV, Easy-Move, Agrément 
   préventif).
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 EngLim_Veh_spdVeh_in /* 
   Unit       : km/h
   Description: Vitesse Véhicule
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 500 */;
AR_IF_GLOBAL_16BIT UInt16 EngLim_tiTranCll_out /* 
   Description: Temporisation max de transition pour le bouclage limitations
   LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 5 */;
AR_IF_GLOBAL_16BIT SInt16 EngLim_tqCkEfcInrtLim_out /* 
   Unit       : N.m
   Description: CME de limitation marche arrière marche avant
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 EngLim_tqIncCll_out /* 
   Unit       : N.m/s
   Description: Incrément de la transition de bouclage demandé par les limitations
   LSB: 2^-4 OFF:  0 MIN/MAX:  0 .. 2000 */;

#define ENGLIM_STOP_SEC_GLOBAL_16BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_GLOBAL_8BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 EngLim_CoPTSt_stEng_in /* 
   Description: Etat moteur thermique
   LSB: 2^0 OFF:  0 MIN/MAX:  1 .. 15 */;
AR_IF_GLOBAL_8BIT UInt8 EngLim_stLim_out /* 
   Description: Etat de la fonction de limitation 
   LSB: 2^0 OFF:  0 MIN/MAX:  1 .. 6 */;

#define ENGLIM_STOP_SEC_GLOBAL_8BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_GLOBAL_BOOLEAN
#include "EngLim_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_Ext_bCluPedPrss_in /* 
   Description: Booléen indiquant l'état d'embrayage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_Ext_bRvs_in /* 
   Description: Flag indiquant si la marche arrière est engagée ou non(Si Information Marche Arrière
    disponible sur le CAN)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_FRM_bInhInrtLim_tCoMes_in /* 
   Description: FID d'inhibition de la variable Ext_tCoMes
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_FRM_bInhRvInrtLim_bCluP_in /* 
   Description: FID d'inhibition de l'information Ext_bRevSt
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_FRM_bInhRvInrtLim_bRvs_in /* 
   Description: FID d'inhibition de l'information Ext_bRevSt
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_FRM_bInhRvInrtLim_spdVeh_in /* 
   Description: FID d'inhibition de la variable Veh_vVeh
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_TqSys_bTypFu_in /* 
   Description: Type de carburant
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean EngLim_bAcvCll_out /* 
   Description: Booléen de demande de bouclage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define ENGLIM_STOP_SEC_GLOBAL_BOOLEAN
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 SEngLim23_Switch1 /* LSB: 0.1 OFF:  0 MIN/MAX:  0 .. 6553.5 */;
static SInt16 SEngLim24_Switch1 /* LSB: 2^-11 OFF:  0 MIN/MAX:  -16 .. 15.99951171875 */;
static SInt16 SEngLim28_Inte__Using_Prelookup /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 SEngLim29_Inte__Using_Prelookup /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 SEngLim49_MS /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 SEngLim49_MS1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 SEngLim72_MS /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
static SInt16 SEngLim72_MS1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

#define ENGLIM_STOP_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 IF_SEngLim7_Constant1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  0 .. 4095.9375 */;
static UInt16 IF_SEngLim7_Constant2 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 655.35 */;
static SInt16 SEngLim86_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
static SInt16 X_SEngLim57_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -0.32768 .. 0.32767 */;
static SInt16 X_SEngLim80_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -0.32768 .. 0.32767 */;

#define ENGLIM_STOP_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 SEngLim28_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;
static UInt16 SEngLim29_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;
static UInt16 SEngLim30_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;
static UInt16 SEngLim31_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;
static UInt16 SEngLim32_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;
static UInt16 SEngLim33_Prelookup_f /* LSB: 2^-16 OFF:  0 MIN/MAX:  0 .. 0.9999847412109 */;

#define ENGLIM_STOP_SEC_VAR_16BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_32BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static SInt32 SEngLim60_Switch3 /* LSB: 2^-12 OFF:  0 MIN/MAX:  -524288 .. 524287.999755859 */;
static SInt32 SEngLim63_Switch /* LSB: 2^-16 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
static SInt32 SEngLim83_Switch3 /* LSB: 2^-12 OFF:  0 MIN/MAX:  -524288 .. 524287.999755859 */;
static UInt32 SEngLim10_TurnOffDelay_fct_time;
static UInt32 SEngLim11_TurnOnDelay_fct_time;
static UInt32 SEngLim34_TurnOnDelay_fct_time;
static UInt32 SEngLim35_TurnOnDelay_fct_time;
static UInt32 SEngLim36_TurnOffDelay_fct_time;
static UInt32 SEngLim37_TurnOffDelay_fct_time;
static UInt32 SEngLim8_TurnOffDelay_fct_time;
static UInt32 SEngLim9_TurnOnDelay_fct_time;
static SInt32 X_SEngLim56_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim61_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim63_Unit_Delay /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
static SInt32 X_SEngLim66_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim79_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim84_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim86_Unit_Delay /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */
    ;
static SInt32 X_SEngLim89_Unit_Delay /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */
    ;
static SInt32 X_SEngLim93_Unit_Delay /* LSB: 2^-14 OFF:  0 MIN/MAX:  -131072 .. 131071.999938965 */;
static SInt32 X_SEngLim94_Unit_Delay /* LSB: 2^-13 OFF:  0 MIN/MAX:  -262144 .. 262143.99987793 */;

#define ENGLIM_STOP_SEC_VAR_32BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_BOOLEAN
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobal: SLStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean SEngLim51_Relational_Operator;
static Boolean SEngLim74_Relational_Operator;
static Boolean SEngLim54_RSWE;
static Boolean SEngLim77_RSWE;
static Boolean SEngLim7_Relational_Operator4;
static Boolean SEngLim38_BasculeRS_fct_first;
static Boolean SEngLim38_BasculeRS_fct_qpred;
static Boolean SEngLim39_BasculeRS_fct_first;
static Boolean SEngLim39_BasculeRS_fct_qpred;
static Boolean SEngLim40_BasculeRS_fct_first;
static Boolean SEngLim40_BasculeRS_fct_qpred;
static Boolean SEngLim41_BasculeRS_fct_first;
static Boolean SEngLim41_BasculeRS_fct_qpred;
static Boolean SEngLim42_BasculeRS_fct_first;
static Boolean SEngLim42_BasculeRS_fct_qpred;
static Boolean UnitDelay0;
static Boolean UnitDelay1;
static Boolean UnitDelay2;
static Boolean UnitDelay3;
static Boolean UnitDelay4;
static Boolean UnitDelay5;
static Boolean UnitDelay6;
static Boolean X_SEngLim56_Unit_Delay1;
static Boolean X_SEngLim57_Unit_Delay1;
static Boolean X_SEngLim61_Unit_Delay1;
static Boolean X_SEngLim63_Unit_Delay1;
static Boolean X_SEngLim66_Unit_Delay1;
static Boolean X_SEngLim67_UnitDelay;
static Boolean X_SEngLim71_Unit_Delay1;
static Boolean X_SEngLim79_Unit_Delay1;
static Boolean X_SEngLim80_Unit_Delay1;
static Boolean X_SEngLim84_Unit_Delay1;
static Boolean X_SEngLim86_Unit_Delay1;
static Boolean X_SEngLim89_Unit_Delay1;
static Boolean X_SEngLim90_UnitDelay;
static Boolean X_SEngLim93_Unit_Delay1;
static Boolean X_SEngLim94_Unit_Delay1;
static Boolean X_SEngLim70_Unit_Delay1;

#define ENGLIM_STOP_SEC_VAR_BOOLEAN
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_8BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 X_SEngLim70_Unit_Delay;
static UInt8 X_SEngLim71_Unit_Delay;

#define ENGLIM_STOP_SEC_VAR_8BIT
#include "EngLim_MemMap.h"

#define ENGLIM_START_SEC_VAR_8BIT
#include "EngLim_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 SEngLim28_Prelookup_k;
static UInt8 SEngLim29_Prelookup_k;
static UInt8 SEngLim30_Prelookup_k;
static UInt8 SEngLim31_Prelookup_k;
static UInt8 SEngLim32_Prelookup_k;
static UInt8 SEngLim33_Prelookup_k;

#define ENGLIM_STOP_SEC_VAR_8BIT
#include "EngLim_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TqSys_Sdl10ms_TqLimFwdRvs_fct
 *** 
 ***  DESCRIPTION:
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ENGLIM_START_SEC_CODE
#include "EngLim_MemMap.h"
Void TqSys_Sdl10ms_TqLimFwdRvs_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 DD_SEngLim12_Sum /* LSB: 2^-4 OFF:  0 MIN/MAX:  -4000 .. 4000 */;
   SInt32 DD_SEngLim12_Sum1 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -4000 .. 4000 */;
   SInt32 SEngLim22_Sum1 /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
   SInt32 SEngLim44_MinMax1 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
   SInt32 SEngLim44_MinMax2 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
   SInt32 SEngLim45_Abs /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
   SInt32 SEngLim45_MinMax /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
   SInt32 SEngLim47_MinMax1 /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
   SInt32 SEngLim48_Divide /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
   SInt32 SEngLim49_OutPort /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
   SInt32 SEngLim53_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim55_Sum3 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim55_Switch2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim56_Switch /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim58_Sum /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim59_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim59_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim64_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim64_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim65_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim65_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim76_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim78_Sum3 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim78_Switch2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim79_Switch /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim81_Sum /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim82_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim82_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim87_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim87_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim88_MinMax1 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
   SInt32 SEngLim88_MinMax2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 DD_SEngLim25_M__port_Switch_out /* 
      Unit       : N.m
      LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
   SInt16 SEngLim12_Switch /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;
   SInt16 SEngLim21_Switch1 /* LSB: 2^-12 OFF:  0 MIN/MAX:  -8 .. 7.999755859375 */;
   SInt16 SEngLim24_Switch /* LSB: 2^-13 OFF:  0 MIN/MAX:  -4 .. 3.9998779296875 */;
   SInt16 SEngLim57_Switch /* LSB: 1e-005 OFF:  0 MIN/MAX:  -0.32768 .. 0.32767 */;
   SInt16 SEngLim80_Switch /* LSB: 1e-005 OFF:  0 MIN/MAX:  -0.32768 .. 0.32767 */;
   SInt16 SEngLim91_Switch /* LSB: 2^-13 OFF:  0 MIN/MAX:  -4 .. 3.9998779296875 */;
   UInt16 SEngLim92_MinMax1 /* LSB: 2^-14 OFF:  0 MIN/MAX:  0 .. 3.9999389648438 */;
   SInt16 SEngLim93_Switch /* LSB: 2^-14 OFF:  0 MIN/MAX:  -2 .. 1.9999389648438 */;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   Boolean SEngLim10_TurnOffDelay_fct_out;
   Boolean SEngLim11_TurnOnDelay_fct_out;
   Boolean SEngLim14_Relational_Operator;
   Boolean SEngLim15_Relational_Operator;
   Boolean SEngLim18_Relational_Operator1;
   Boolean SEngLim20_Relational_Operator4;
   Boolean SEngLim21_Logical_Operator11;
   UInt8 SEngLim23_Switch;
   Boolean SEngLim34_TurnOnDelay_fct_out;
   Boolean SEngLim35_TurnOnDelay_fct_out;
   Boolean SEngLim36_TurnOffDelay_fct_out;
   Boolean SEngLim37_TurnOffDelay_fct_out;
   Boolean SEngLim39_BasculeRS_fct_q;
   Boolean SEngLim50_Logical_Operator3;
   Boolean SEngLim55_Relational_Operator1;
   UInt8 SEngLim68_Switch;
   UInt8 SEngLim69_MinMax1;
   UInt8 SEngLim70_Switch;
   Boolean SEngLim73_Logical_Operator3;
   Boolean SEngLim78_Relational_Operator1;
   Boolean SEngLim8_TurnOffDelay_fct_out;
   Boolean SEngLim9_TurnOnDelay_fct_out;

   /* SLLocal: Default storage class for local variables | Width: 32 */
   SInt32 Aux_I32;
   SInt32 Aux_I32_a;
   UInt32 Aux_U32;
   UInt32 Aux_U32_a;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   UInt16 Aux_U16;

   SEngLim20_Relational_Operator4 = EngLim_stTranNotRvs_C == 3 /* 3. */;

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtrage_EMB/TurnOnDelay1/TurnOnDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtra
      ge_EMB/TurnOnDelay1/TurnOnDelay_fct << output code >> */
   {
      PSALib_TurnOnDelay(EngLim_Ext_bCluPedPrss_in, ((UInt32) EngLim_tiCluOn_C),
       &SEngLim11_TurnOnDelay_fct_time, &SEngLim11_TurnOnDelay_fct_out);
   }

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtra
      ge_EMB/TurnOnDelay1/Rescaler
      
      # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtrage_EMB/TurnOffDelay1/TurnOffDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtra
      ge_EMB/TurnOffDelay1/TurnOffDelay_fct << output code >> */
   {
      PSALib_TurnOffDelay(SEngLim11_TurnOnDelay_fct_out, ((UInt32) EngLim_tiCluOff_C),
       &SEngLim10_TurnOffDelay_fct_time, &SEngLim10_TurnOffDelay_fct_out);
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtrage_EM
      B/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Filtrage_EMB/Switch
      1: Omitted comparison with constant. */
   if (EngLim_FRM_bInhRvInrtLim_bCluP_in || (EngLim_CoPTSt_stEng_in != 5)) {
      EngLim_bCluFil = EngLim_bCluStDft_C;
   }
   else {
      /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_02_ACV_Fil
         trage_EMB/TurnOffDelay1/Rescaler */
      EngLim_bCluFil = SEngLim10_TurnOffDelay_fct_out;
   }

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_04_09_ACV_Transition_Temporelle_MAV/Tur
      nOffDelay/TurnOffDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_09_ACV_Transition_Temporelle_MAV/TurnOffDelay/TurnOffDelay_fct << output code >
      > */
   {
      PSALib_TurnOffDelay(EngLim_bCluFil, ((UInt32) EngLim_tiCluOffNotRvs_C),
       &SEngLim37_TurnOffDelay_fct_time, &SEngLim37_TurnOffDelay_fct_out);
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_03_CSMT_Filtrage_V
      itesse_VEH/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_03_CSMT_Filtrage_Vitesse_V
      EH/Switch1: Omitted comparison with constant. */
   if (EngLim_FRM_bInhRvInrtLim_spdVeh_in) {
      EngLim_spdVehFil = EngLim_spdVehDft_C;
   }
   else {
      EngLim_spdVehFil = EngLim_Veh_spdVeh_in;
   }

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtrage_MAR/TurnOnDelay1/TurnOnDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtra
      ge_MAR/TurnOnDelay1/TurnOnDelay_fct << output code >> */
   {
      PSALib_TurnOnDelay(EngLim_Ext_bRvs_in, ((UInt32) EngLim_tiRvsStOn_C),
       &SEngLim9_TurnOnDelay_fct_time, &SEngLim9_TurnOnDelay_fct_out);
   }

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtra
      ge_MAR/TurnOnDelay1/Rescaler
      
      # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtrage_MAR/TurnOffDelay1/TurnOffDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtra
      ge_MAR/TurnOffDelay1/TurnOffDelay_fct << output code >> */
   {
      PSALib_TurnOffDelay(SEngLim9_TurnOnDelay_fct_out, ((UInt32) EngLim_tiRvsStOff_C),
       &SEngLim8_TurnOffDelay_fct_time, &SEngLim8_TurnOffDelay_fct_out);
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtrage_MA
      R/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Filtrage_MAR/Switch
      1: Omitted comparison with constant. */
   if (EngLim_FRM_bInhRvInrtLim_bRvs_in || (EngLim_CoPTSt_stEng_in != 5)) {
      EngLim_bRvsFil = EngLim_bRvsStDft_C;
   }
   else {
      /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_01_ACV_Fil
         trage_MAR/TurnOffDelay1/Rescaler */
      EngLim_bRvsFil = SEngLim8_TurnOffDelay_fct_out;
   }
   EngLim_bLimRvs = (EngLim_spdVehFil < EngLim_spdVehLoRvs_C) && EngLim_bRvsFil && EngLim_bManEna_C;
   SEngLim21_Logical_Operator11 = !(EngLim_bRvsFil);
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS5/BasculeRS_fct << output code >> */
   {
      PSALib_BasculeRS(EngLim_bLimRvs,(SEngLim21_Logical_Operator11 || UnitDelay2 ||
       UnitDelay1),&EngLim_bRvsLim,&SEngLim42_BasculeRS_fct_first,&SEngLim42_BasculeRS_fct_qpred);
   }

   EngLim_bLimNotRvs = (EngLim_bManEna_C && (EngLim_spdVehFil < EngLim_spdVehLoNotRvs_C) &&
    EngLim_bCluFil && EngLim_bNotRvsLim_C) || (EngLim_bNotRvsLim_C && (!(EngLim_bRvsFil)) &&
    UnitDelay0);

   /* # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_01_Traitement_Initiaux/Sum3
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_01_Traitement_Initiaux/Sum3: Omitted upper saturation
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_01_Traitement_Initiaux/Sum3: Omitted lower saturation */
   EngLim_bIdl = EngLim_Ext_nEng_in <= ((UInt16) (SInt16) (((SInt32) (((UInt32) (UInt16)
    (EngLim_TqSys_nTarIdl_in + EngLim_nIdlHys_C)) << 2)) >> 4));
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS1/BasculeRS_fct << output code >> */
   {
      PSALib_BasculeRS(EngLim_bLimNotRvs,(EngLim_bRvsFil || UnitDelay5 || ((!(EngLim_bCluFil)) &&
       EngLim_bIdl)),&EngLim_bNotRvsLim,&SEngLim38_BasculeRS_fct_first,&SEngLim38_BasculeRS_fct_qpred);
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_01_Traitement_Initiaux/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_01_Traitement_Initiaux/Switch: Omitted comparison with constant. */
   if (EngLim_FRM_bInhInrtLim_tCoMes_in) {
      /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_01_Traitement_Initiaux/Switch: Omitted upper saturation
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_01_Traitement_Initiaux/Switch: Omitted lower saturation */
      SEngLim12_Switch = EngLim_tqCkEfcDft_C;
   }
   else {
      SEngLim12_Switch = 0 /* 0. */;
   }

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcNotRvs_T/Prelookup */
   TabIdxS50T516((const SInt16 *) EngLim_tCoMesTqLim_A, 5, (SInt16) (EngLim_Ext_tCoMes_in << 2),
    &(SEngLim28_Prelookup_k), &(SEngLim28_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcNotRvs_T/Interpolation Using Prelookup
    */
   SEngLim28_Inte__Using_Prelookup = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcNotRvs_T,
    SEngLim28_Prelookup_k, SEngLim28_Prelookup_f);

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_01_Traitement_Initiaux/Sum1 */
   DD_SEngLim12_Sum1 = ((SInt32) SEngLim12_Switch) + ((SInt32) SEngLim28_Inte__Using_Prelookup);

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_01_Traitement_Initiaux/DetectSat1/MinMax1 */
   if (DD_SEngLim12_Sum1 > -32000 /* -2000. */) {
      Aux_I32 = DD_SEngLim12_Sum1;
   }
   else {
      Aux_I32 = -32000 /* -2000. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_01_Traitement_Initiaux/DetectSat1/MinMax2 */
   if (32000 /* 2000. */ < Aux_I32) {
      EngLim_tqCkEfcNotRvs = 32000 /* 2000. */;
   }
   else {
      EngLim_tqCkEfcNotRvs = (SInt16) Aux_I32;
   }
   SEngLim15_Relational_Operator = EngLim_TqSys_tqCkEfcReq_in >= EngLim_tqCkEfcNotRvs;

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_04_04_Demande_Limitation_MAV/TurnOnDela
      y1/TurnOnDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_04_Demande_Limitation_MAV/TurnOnDelay1/TurnOnDelay_fct << output code >> */
   {
      PSALib_TurnOnDelay((EngLim_bNotRvsLim && SEngLim15_Relational_Operator), ((UInt32)
       EngLim_tiTqCkEfcNotRvsCfm_C), &SEngLim35_TurnOnDelay_fct_time,
       &SEngLim35_TurnOnDelay_fct_out);
   }

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_04_Demande_Limitation_MAV/TurnOnDelay1/Rescaler */
   EngLim_bTqCkNotRvs = EngLim_bNotRvsLim && SEngLim35_TurnOnDelay_fct_out &&
    SEngLim15_Relational_Operator;

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_09_ACV_Transition_Temporelle_MAV/TurnOffDelay/Rescaler
      
      # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_09_ACV_Transition_Temporelle_MAV/Sum1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_09_ACV_Transition_Temporelle_MAV/Sum1: Omitted upper saturation
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_09_ACV_Transition_Temporelle_MAV/Sum1: Omitted lower saturation */
   EngLim_bNotRvsTTran = EngLim_bNotRvsLim && ((EngLim_stTranNotRvs_C == 2 /* 2. */) ||
    SEngLim20_Relational_Operator4) && ((SEngLim20_Relational_Operator4 &&
    (!(SEngLim37_TurnOffDelay_fct_out))) || EngLim_bTqCkNotRvs || (((UInt32) EngLim_spdVehFil) >=
    ((UInt32) (SInt32) (((UInt32) EngLim_spdVehLoNotRvs_C) + ((UInt32)
    EngLim_spdVehHysLoNotRvs_C)))));

   /* # combined # Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_0
      4_Limitation_Couple/F01_04_10_Etat_Limitation/UnitDelay5 */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS4/BasculeRS_fct << output code >> */
   {
      
       PSALib_BasculeRS(EngLim_bNotRvsTTran,UnitDelay6,&EngLim_bNotRvsTiTran,&SEngLim41_BasculeRS_fct_first,&SEngLim41_BasculeRS_fct_qpred);
   }

   SEngLim18_Relational_Operator1 = EngLim_stTranRvs_C == 3 /* 3. */;

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_04_07_ACV_Transition_Temporelle_MAR/Tur
      nOffDelay/TurnOffDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_07_ACV_Transition_Temporelle_MAR/TurnOffDelay/TurnOffDelay_fct << output code >
      > */
   {
      PSALib_TurnOffDelay(EngLim_bCluFil, ((UInt32) EngLim_tiCluOffRvs_C),
       &SEngLim36_TurnOffDelay_fct_time, &SEngLim36_TurnOffDelay_fct_out);
   }

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcRvs_T/Prelookup */
   TabIdxS50T516((const SInt16 *) EngLim_tCoMesTqLim_A, 5, (SInt16) (EngLim_Ext_tCoMes_in << 2),
    &(SEngLim29_Prelookup_k), &(SEngLim29_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_01_Traitement_Initiaux/EngLim_tqCkEfcRvs_T/Interpolation Using Prelookup */
   SEngLim29_Inte__Using_Prelookup = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcRvs_T,
    SEngLim29_Prelookup_k, SEngLim29_Prelookup_f);

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_01_Traitement_Initiaux/Sum */
   DD_SEngLim12_Sum = ((SInt32) SEngLim29_Inte__Using_Prelookup) + ((SInt32) SEngLim12_Switch);

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_01_Traitement_Initiaux/DetectSat/MinMax1 */
   if (DD_SEngLim12_Sum > -32000 /* -2000. */) {
      Aux_I32 = DD_SEngLim12_Sum;
   }
   else {
      Aux_I32 = -32000 /* -2000. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_01_Traitement_Initiaux/DetectSat/MinMax2 */
   if (32000 /* 2000. */ < Aux_I32) {
      EngLim_tqCkEfcRvs = 32000 /* 2000. */;
   }
   else {
      EngLim_tqCkEfcRvs = (SInt16) Aux_I32;
   }
   SEngLim14_Relational_Operator = EngLim_TqSys_tqCkEfcReq_in >= EngLim_tqCkEfcRvs;

   /* # combined # Update of input(s) for custom code block : F0_Limitation_Couple_Inertiel_MAV_MAR/
      F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_04_03_Demande_Limitation_MAR/TurnOnDela
      y1/TurnOnDelay_fct */
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_03_Demande_Limitation_MAR/TurnOnDelay1/TurnOnDelay_fct << output code >> */
   {
      PSALib_TurnOnDelay((EngLim_bRvsLim && SEngLim14_Relational_Operator), ((UInt32)
       EngLim_tiTqCkEfcRvsCfm_C), &SEngLim34_TurnOnDelay_fct_time, &SEngLim34_TurnOnDelay_fct_out);
   }

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_03_Demande_Limitation_MAR/TurnOnDelay1/Rescaler */
   EngLim_bTqCkRvs = EngLim_bRvsLim && SEngLim34_TurnOnDelay_fct_out &&
    SEngLim14_Relational_Operator;

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_07_ACV_Transition_Temporelle_MAR/TurnOffDelay/Rescaler
      
      # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_07_ACV_Transition_Temporelle_MAR/Sum1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_07_ACV_Transition_Temporelle_MAR/Sum1: Omitted upper saturation
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_07_ACV_Transition_Temporelle_MAR/Sum1: Omitted lower saturation */
   EngLim_bRvsTTran = EngLim_bRvsLim && EngLim_bRvsFil && ((EngLim_stTranRvs_C == 2 /* 2. */) ||
    SEngLim18_Relational_Operator1) && ((SEngLim18_Relational_Operator1 &&
    (!(SEngLim36_TurnOffDelay_fct_out))) || EngLim_bTqCkRvs || (((UInt32) EngLim_spdVehFil) >=
    ((UInt32) (SInt32) (((UInt32) EngLim_spdVehLoRvs_C) + ((UInt32) EngLim_spdVehHysLoRvs_C)))));
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS3/BasculeRS_fct << output code >> */
   {
      PSALib_BasculeRS(EngLim_bRvsTTran,(SEngLim21_Logical_Operator11 ||
       UnitDelay4),&EngLim_bRvsTiTran,&SEngLim40_BasculeRS_fct_first,&SEngLim40_BasculeRS_fct_qpred);
   }

   EngLim_bRvsVehSpdTran = EngLim_bRvsLim && (EngLim_bTqCkRvs || (EngLim_spdVehFil >=
    EngLim_spdVehLoRvs_C)) && (EngLim_stTranRvs_C == 1 /* 1. */) && EngLim_bRvsFil;

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_12_DEAC_Transition_Vitesse_MAR/Sum1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_12_DEAC_Transition_Vitesse_MAR/Sum1: Omitted upper saturation
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_12_DEAC_Transition_Vitesse_MAR/Sum1: Omitted lower saturation */
   SEngLim22_Sum1 = (SInt32) (((SInt32) (((UInt32) EngLim_spdVehFil) - ((UInt32)
    EngLim_spdVehLoRvs_C))) << 9);

   /* Abs: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/Abs */
   SEngLim45_Abs = (SInt32) (((UInt32) EngLim_spdVehHysLoRvs_C) << 3);

   /* # combined # Abs: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/Abs1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_12_DEAC_Transition_Vitesse_MAR/SecureDivi/Abs1: folded operation abs to constant value 0.000
      9765625 */
   Aux_U32 = (UInt32) 1 /* 0.0009765625 */;

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/MinMax */
   if (Aux_U32 > ((UInt32) SEngLim45_Abs)) {
      SEngLim45_MinMax = (SInt32) Aux_U32;
   }
   else {
      SEngLim45_MinMax = SEngLim45_Abs;
   }

   /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Cou
      ple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/SecureDivi_Part/Divide */
   if (SEngLim45_MinMax != 0) {
      C__I64SHLI32C6_LT32(SEngLim22_Sum1, 10, 22, Aux_I32, Aux_U32);
      C__I32DIVI64I32(Aux_I32, Aux_U32, SEngLim45_MinMax, SEngLim48_Divide);
   }
   else {
      if (SEngLim22_Sum1 < 0) {
         SEngLim48_Divide = (-2147483647L -1L) /* INT32MIN */;
      }
      else {
         SEngLim48_Divide = 2147483647;
      }
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/DetectSat/MinMax1 */
   if (SEngLim48_Divide > 0) {
      SEngLim47_MinMax1 = SEngLim48_Divide;
   }
   else {
      SEngLim47_MinMax1 = 0 /* 0. */;
   }

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/DetectSat/MinMax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_12_DEAC_Transition_Vitesse_MAR/SecureDivi/DetectSat/MinMax2: Signal of the second input is a
      lways smaller than the first input signal. Only using the second input signal. */
   EngLim_bEndVehSpdTranRvs = 65536 /* 1. */ <= SEngLim47_MinMax1;
   
   /* Custom code: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS2/BasculeRS_fct << output code >> */
   {
      PSALib_BasculeRS(EngLim_bRvsVehSpdTran,(SEngLim21_Logical_Operator11 ||
       UnitDelay3),&SEngLim39_BasculeRS_fct_q,&SEngLim39_BasculeRS_fct_first,&SEngLim39_BasculeRS_fct_qpred);
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/Switch: Omitted comparison with constant. */
   if (EngLim_bNotRvsTiTran) {
      SEngLim24_Switch = 16384 /* 2. */;
   }
   else {
      SEngLim24_Switch = 8192 /* 1. */;
   }
   Aux_U16 = (UInt16) (SEngLim24_Switch << 1);

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/DetectSat/MinMax1 */
   if (Aux_U16 > 16384 /* 1. */) {
      SEngLim92_MinMax1 = Aux_U16;
   }
   else {
      SEngLim92_MinMax1 = 16384 /* 1. */;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/Switch: Omitted comparison with constant. */
   if (EngLim_bRvsTiTran) {
      SEngLim23_Switch = 2 /* 2. */;
   }
   else {
      SEngLim23_Switch = 1 /* 1. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/DetectSat/MinMax1 */
   if (SEngLim23_Switch > 1) {
      SEngLim69_MinMax1 = SEngLim23_Switch;
   }
   else {
      SEngLim69_MinMax1 = 1 /* 1. */;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Switch: Omitted 
      comparison with constant. */
   if (X_SEngLim93_Unit_Delay1) {
      SEngLim93_Switch = (SInt16) X_SEngLim93_Unit_Delay;
   }
   else {
      SEngLim93_Switch = (SInt16) SEngLim92_MinMax1;
   }
   SEngLim74_Relational_Operator = ((SInt32) SEngLim93_Switch) != ((SInt32) SEngLim92_MinMax1);

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2
      /Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2/Switch:
       Omitted comparison with constant. */
   if (SEngLim74_Relational_Operator) {
      SEngLim91_Switch = (SInt16) (SEngLim93_Switch >> 1);
   }
   else {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/S
         witch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Switch: O
         mitted comparison with constant. */
      if (X_SEngLim94_Unit_Delay1) {
         SEngLim91_Switch = (SInt16) X_SEngLim94_Unit_Delay;
      }
      else {
         SEngLim91_Switch = (SInt16) (SEngLim92_MinMax1 >> 1);
      }
   }

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoNotRvs_T/Prelookup */
   TabIdxS50T513((const UInt16 *) EngLim_nEngTqLim_A, 16, (UInt16) (EngLim_Ext_nEng_in << 2),
    &(SEngLim32_Prelookup_k), &(SEngLim32_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoNotRvs_T/Interpolation Using Prelo
      okup */
   EngLim_tqCkEfcMaxLoNotRvs = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcMaxLoNotRvs_T,
    SEngLim32_Prelookup_k, SEngLim32_Prelookup_f);

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiNotRvs_T/Prelookup */
   TabIdxS50T513((const UInt16 *) EngLim_nEngTqLim_A, 16, (UInt16) (EngLim_Ext_nEng_in << 2),
    &(SEngLim30_Prelookup_k), &(SEngLim30_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiNotRvs_T/Interpolation Using Prelo
      okup */
   EngLim_tqCkEfcMaxHiNotRvs = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcMaxHiNotRvs_T,
    SEngLim30_Prelookup_k, SEngLim30_Prelookup_f);

   /* Multiport switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MS */
   switch ((UInt8) (SEngLim92_MinMax1 >> 14)) {
      case 1: {
         SEngLim72_MS = EngLim_tqCkEfcMaxLoNotRvs;
         break;
      }
      case 2: {
         SEngLim72_MS = EngLim_tqCkEfcMaxHiNotRvs;
         break;
      }
      default: {
         /* Default case could be executed! In case, the output value of the block 'Multiport switch
            : F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
            le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MS' will be undefined */
      }
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/Switch1: Omitted comparison with constant. */
   if (EngLim_bNotRvsTiTran) {
      /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/Switch1: Omitted upper saturation
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/Switch1: Omitted lower saturation */
      SEngLim24_Switch1 = (SInt16) (((UInt32) (((UInt32) EngLim_tiTranNotRvs_C) << 10)) / 5);
   }
   else {
      SEngLim24_Switch1 = 0 /* 0. */;
   }
   Aux_I32 = (SInt32) ((((SInt32) SEngLim24_Switch1) * 3125) >> 6);
   Aux_I32_a = (SInt32) (((UInt32) EngLim_tiSdl_tqLimJ_SC) * 1000);

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinMax1 */
   if (Aux_I32 > Aux_I32_a) {
      SEngLim76_MinMax1 = Aux_I32;
   }
   else {
      SEngLim76_MinMax1 = Aux_I32_a;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Switch: Omitted com
      parison with constant. */
   if (X_SEngLim79_Unit_Delay1) {
      SEngLim79_Switch = X_SEngLim79_Unit_Delay;
   }
   else {
      /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
         _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSa
         t/MinMax2
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of 
         the second input is always smaller than the first input signal. Only using the second input
          signal. */
      SEngLim79_Switch = SEngLim76_MinMax1;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Switch: Omitted com
      parison with constant. */
   if (X_SEngLim80_Unit_Delay1) {
      SEngLim80_Switch = X_SEngLim80_Unit_Delay;
   }
   else {
      SEngLim80_Switch = 0 /* 0. */;
   }

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   SEngLim73_Logical_Operator3 = SEngLim74_Relational_Operator || (SEngLim80_Switch &&
    (SEngLim76_MinMax1 != SEngLim79_Switch));

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Enable: Enable 
      condition
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Enable: Omitted
       comparison with constant. */
   if (SEngLim73_Logical_Operator3) {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/S
         witch3
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Switch3: 
         Omitted comparison with constant. */
      if (SEngLim74_Relational_Operator) {
         SEngLim83_Switch3 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SEngLim75_Subtract2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
         SInt32 SEngLim84_Switch /* LSB: 2^-12 OFF:  0 MIN/MAX:  -524288 .. 524287.999755859 */;

         /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitatio
            n_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/UnitDl
            y_ExtIni/Switch
            
            F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
            /Switch: Omitted comparison with constant. */
         if (X_SEngLim84_Unit_Delay1) {
            C__I64SHLI32C6_LT32(X_SEngLim84_Unit_Delay, 7, 25, Aux_I32, Aux_U32);
            C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 3125, SEngLim84_Switch);
         }
         else {
            SEngLim84_Switch = 0 /* 0. */;
         }

         /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
            ouple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subtract2
          */
         Aux_I32 = ((SInt32) EngLim_tiSdl_tqLimJ_SC) * 1000;

         /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/Subtract2: ANS
            I_F_64MUL_LE32LE32_WOPGT32 */
         F__I64MULI32U32(SEngLim84_Switch, (UInt32) 3125, &(Aux_I32_a), &(Aux_U32));
         Aux_I32 -= C__I32SHRI64C6_LT32(Aux_I32_a, Aux_U32, 7, 25);
         SEngLim75_Subtract2 = (SInt32) (((UInt32) Aux_I32) + ((UInt32) SEngLim79_Switch));
         C__I64SHLI32C6_LT32(SEngLim75_Subtract2, 7, 25, Aux_I32, Aux_U32);
         C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 3125, SEngLim83_Switch3);
      }
   }

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/CalculTr_Part/Sum
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/CalculTr_Part/Sum: ANSI_F_
      64MUL_LE32LE32_WOPGT32 */
   F__I64MULI32U32(SEngLim83_Switch3, (UInt32) 3125, &(Aux_I32), &(Aux_U32));

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   SEngLim81_Sum = (SInt32) (((UInt32) SEngLim76_MinMax1) - ((UInt32) C__I32SHRI64C6_LT32(Aux_I32,
    Aux_U32, 7, 25)));

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/DetectSat/MinMax1
    */
   if (SEngLim81_Sum > 0) {
      SEngLim82_MinMax1 = SEngLim81_Sum;
   }
   else {
      SEngLim82_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/DetectSat/MinMax2
    */
   if (1000000000 /* 10000. */ < SEngLim82_MinMax1) {
      SEngLim82_MinMax2 = 1000000000 /* 10000. */;
   }
   else {
      SEngLim82_MinMax2 = SEngLim82_MinMax1;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat/MinMax1 */
   if (SEngLim82_MinMax2 > 0) {
      SEngLim87_MinMax1 = SEngLim82_MinMax2;
   }
   else {
      SEngLim87_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat/MinMax2 */
   if (1000000000 /* 10000. */ < SEngLim87_MinMax1) {
      SEngLim87_MinMax2 = 1000000000 /* 10000. */;
   }
   else {
      SEngLim87_MinMax2 = SEngLim87_MinMax1;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/Switch: Omitted comparison w
      ith constant. */
   if (SEngLim73_Logical_Operator3 && (!(X_SEngLim90_UnitDelay))) {
      /* # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
         mitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/Sum1
       */
      SEngLim78_Switch2 = (SInt32) (((UInt32) (((SInt32) EngLim_tiSdl_tqLimJ_SC) * 1000)) +
       ((UInt32) SEngLim87_MinMax2));
   }
   else {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni
         /Switch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/Switch:
          Omitted comparison with constant. */
      if (X_SEngLim89_Unit_Delay1) {
         SEngLim78_Switch2 = X_SEngLim89_Unit_Delay;
      }
      else {
         SEngLim78_Switch2 = 0 /* 0. */;
      }
   }

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/Sum3 */
   SEngLim78_Sum3 = (SInt32) (((UInt32) SEngLim78_Switch2) - ((UInt32) (((SInt32)
    EngLim_tiSdl_tqLimJ_SC) * 1000)));

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat1/MinMax1
    */
   if (SEngLim78_Sum3 > 0) {
      SEngLim88_MinMax1 = SEngLim78_Sum3;
   }
   else {
      SEngLim88_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat1/MinMax2
    */
   if (SEngLim87_MinMax2 < SEngLim88_MinMax1) {
      SEngLim88_MinMax2 = SEngLim87_MinMax2;
   }
   else {
      SEngLim88_MinMax2 = SEngLim88_MinMax1;
   }
   SEngLim78_Relational_Operator1 = SEngLim78_Sum3 > 0 /* 0. */;

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Enable: Enable condition
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Enable: Omitted compariso
      n with constant. */
   if (SEngLim78_Relational_Operator1) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 SEngLim77_Product /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
      SInt32 SEngLim77_Product1 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
      SInt32 SEngLim77_Subtract2 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;

      if (!(SEngLim77_RSWE)) {
         /* initialization for block: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_
            0/F01_04_Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/M
            SW/Subsystem/UnitDly_ExtIni/Unit Delay */
         X_SEngLim86_Unit_Delay = 0 /* 0. */;

         /* initialization for block: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_
            0/F01_04_Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/M
            SW/Subsystem/UnitDly_ExtIni/Unit Delay1 */
         X_SEngLim86_Unit_Delay1 = 0 /* 0. */;

         /* set system state to 'enabled' */
         SEngLim77_RSWE = 1;
      }

      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly_Ext
         Ini/Switch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly_ExtIni/Swit
         ch: Omitted comparison with constant. */
      if (X_SEngLim86_Unit_Delay1) {
         SEngLim86_Switch = (SInt16) (X_SEngLim86_Unit_Delay >> 6);
      }
      else {
         /* Multiport switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
            _Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MS1 */
         switch ((SInt8) (SEngLim91_Switch >> 13)) {
            case 1: {
               SEngLim72_MS1 = EngLim_tqCkEfcMaxLoNotRvs;
               break;
            }
            case 2: {
               SEngLim72_MS1 = EngLim_tqCkEfcMaxHiNotRvs;
               break;
            }
            default: {
               /* Default case could be executed! In case, the output value of the block 'Multiport 
                  switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Lim
                  itation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MS1' wi
                  ll be undefined */
            }
         }
         SEngLim86_Switch = SEngLim72_MS1;
      }

      /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
         le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Subtract2 */
      SEngLim77_Subtract2 = (SInt32) (((SInt32) (((UInt32) SEngLim72_MS) - ((UInt32)
       SEngLim86_Switch))) << 6);

      /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
         Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Product
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Product: ANSI_F_64M
         UL_LE32LE32_WOPGT32 */
      F__I64MULU32I32((UInt32) EngLim_tiSdl_tqLimJ_SC, SEngLim77_Subtract2, &(Aux_I32), &(Aux_U32));
      C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 100, SEngLim77_Product);

      /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
         Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Product1
       */
      if (SEngLim88_MinMax2 != 0) {
         /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/Product1: ANS
            I_F_64MUL_LE32LE32_WOPGT32 */
         F__I64MULI32U32(SEngLim77_Product, (UInt32) 100000, &(Aux_I32), &(Aux_U32));
         C__I32DIVI64I32(Aux_I32, Aux_U32, SEngLim88_MinMax2, SEngLim77_Product1);
      }
      else {
         if (SEngLim77_Product < 0) {
            SEngLim77_Product1 = (-2147483647L -1L) /* INT32MIN */;
         }
         else {
            SEngLim77_Product1 = 2147483647;
         }
      }

      /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
         on_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly
         _ExtIni/Unit Delay1 */
      X_SEngLim86_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
         on_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly
         _ExtIni/Unit Delay 
         
         # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
         mitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Subsystem/C
         ontMltpSwRmpTran_Part1/Subtract */
      X_SEngLim86_Unit_Delay = (SInt32) (((UInt32) (SInt32) (((SInt32) SEngLim86_Switch) << 6)) +
       ((UInt32) SEngLim77_Product1));
   }
   else {
      /* set system state to 'disabled': F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_
         v3_0/F01_04_Limitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/M
         SW/Subsystem */
      SEngLim77_RSWE = 0;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Switch3
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/Switch3: Omitted comparison with co
      nstant. */
   if (SEngLim78_Relational_Operator1) {
      EngLim_tqCkMaxNotRvsTTran = SEngLim86_Switch;
   }
   else {
      EngLim_tqCkMaxNotRvsTTran = SEngLim72_MS;
   }

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Unit De
      lay1 */
   X_SEngLim79_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Unit De
      lay 
      
      # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   X_SEngLim79_Unit_Delay = SEngLim76_MinMax1;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Unit De
      lay1 */
   X_SEngLim80_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Unit De
      lay */
   X_SEngLim80_Unit_Delay = ((SInt16) SEngLim78_Relational_Operator1) * 100000;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
      /Unit Delay1 */
   X_SEngLim84_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
      /Unit Delay */
   X_SEngLim84_Unit_Delay = SEngLim88_MinMax2;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/rising_edge/Unit
      Delay */
   X_SEngLim90_UnitDelay = SEngLim73_Logical_Operator3;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/U
      nit Delay1 */
   X_SEngLim89_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/U
      nit Delay */
   X_SEngLim89_Unit_Delay = SEngLim88_MinMax2;

   /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/OutPort */
   EngLim_bEndTTranNotRvs = (EngLim_tqCkMaxNotRvsTTran == EngLim_tqCkEfcMaxHiNotRvs) &&
    EngLim_bNotRvsTiTran;

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Switch: Omitted 
      comparison with constant. */
   if (X_SEngLim70_Unit_Delay1) {
      SEngLim70_Switch = X_SEngLim70_Unit_Delay;
   }
   else {
      SEngLim70_Switch = SEngLim69_MinMax1;
   }
   SEngLim51_Relational_Operator = SEngLim70_Switch != SEngLim69_MinMax1;

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2
      /Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/ContMltpSwRmpTran_Part2/Switch:
       Omitted comparison with constant. */
   if (SEngLim51_Relational_Operator) {
      SEngLim68_Switch = SEngLim70_Switch;
   }
   else {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/S
         witch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Switch: O
         mitted comparison with constant. */
      if (X_SEngLim71_Unit_Delay1) {
         SEngLim68_Switch = X_SEngLim71_Unit_Delay;
      }
      else {
         SEngLim68_Switch = SEngLim69_MinMax1;
      }
   }

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoRvs_T/Prelookup */
   TabIdxS50T513((const UInt16 *) EngLim_nEngTqLim_A, 16, (UInt16) (EngLim_Ext_nEng_in << 2),
    &(SEngLim33_Prelookup_k), &(SEngLim33_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxLoRvs_T/Interpolation Using Prelooku
      p */
   EngLim_tqCkEfcMaxLoRvs = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcMaxLoRvs_T,
    SEngLim33_Prelookup_k, SEngLim33_Prelookup_f);

   /* IndexSearch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiRvs_T/Prelookup */
   TabIdxS50T513((const UInt16 *) EngLim_nEngTqLim_A, 16, (UInt16) (EngLim_Ext_nEng_in << 2),
    &(SEngLim31_Prelookup_k), &(SEngLim31_Prelookup_f));

   /* Interpolation: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
      on_Couple/F01_04_02_Parametrage_Initiaux/EngLim_tqCkEfcMaxHiRvs_T/Interpolation Using Prelooku
      p */
   EngLim_tqCkEfcMaxHiRvs = Tab1DIntp2I1T68((const SInt16 *) EngLim_tqCkEfcMaxHiRvs_T,
    SEngLim31_Prelookup_k, SEngLim31_Prelookup_f);

   /* Multiport switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MS */
   switch (SEngLim69_MinMax1) {
      case 1: {
         SEngLim49_MS = EngLim_tqCkEfcMaxLoRvs;
         break;
      }
      case 2: {
         SEngLim49_MS = EngLim_tqCkEfcMaxHiRvs;
         break;
      }
      default: {
         /* Default case could be executed! In case, the output value of the block 'Multiport switch
            : F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
            le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MS' will be undefined */
      }
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/Switch1: Omitted comparison with constant. */
   if (EngLim_bRvsTiTran) {
      /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/Switch1: Omitted upper saturation
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/Switch1: Omitted lower saturation */
      SEngLim23_Switch1 = EngLim_tiTranRvs_C;
   }
   else {
      SEngLim23_Switch1 = 0 /* 0. */;
   }
   Aux_U32 = ((UInt32) SEngLim23_Switch1) * 10000;
   Aux_U32_a = ((UInt32) EngLim_tiSdl_tqLimJ_SC) * 1000;

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinMax1 */
   if (Aux_U32 > Aux_U32_a) {
      SEngLim53_MinMax1 = (SInt32) Aux_U32;
   }
   else {
      SEngLim53_MinMax1 = (SInt32) Aux_U32_a;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Switch: Omitted com
      parison with constant. */
   if (X_SEngLim56_Unit_Delay1) {
      SEngLim56_Switch = X_SEngLim56_Unit_Delay;
   }
   else {
      /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
         _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSa
         t/MinMax2
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of 
         the second input is always smaller than the first input signal. Only using the second input
          signal. */
      SEngLim56_Switch = SEngLim53_MinMax1;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Switch: Omitted com
      parison with constant. */
   if (X_SEngLim57_Unit_Delay1) {
      SEngLim57_Switch = X_SEngLim57_Unit_Delay;
   }
   else {
      SEngLim57_Switch = 0 /* 0. */;
   }

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   SEngLim50_Logical_Operator3 = SEngLim51_Relational_Operator || (SEngLim57_Switch &&
    (SEngLim53_MinMax1 != SEngLim56_Switch));

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Enable: Enable 
      condition
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Enable: Omitted
       comparison with constant. */
   if (SEngLim50_Logical_Operator3) {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/S
         witch3
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subsystem1/Switch3: 
         Omitted comparison with constant. */
      if (SEngLim51_Relational_Operator) {
         SEngLim60_Switch3 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SEngLim52_Subtract2 /* LSB: 1e-005 OFF:  0 MIN/MAX:  -21474.83648 .. 21474.83647 */;
         SInt32 SEngLim61_Switch /* LSB: 2^-12 OFF:  0 MIN/MAX:  -524288 .. 524287.999755859 */;

         /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitatio
            n_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/UnitDl
            y_ExtIni/Switch
            
            F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
            /Switch: Omitted comparison with constant. */
         if (X_SEngLim61_Unit_Delay1) {
            C__I64SHLI32C6_LT32(X_SEngLim61_Unit_Delay, 7, 25, Aux_I32, Aux_U32);
            C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 3125, SEngLim61_Switch);
         }
         else {
            SEngLim61_Switch = 0 /* 0. */;
         }

         /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
            ouple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subtract2
          */
         Aux_I32 = ((SInt32) EngLim_tiSdl_tqLimJ_SC) * 1000;

         /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/Subtract2: ANS
            I_F_64MUL_LE32LE32_WOPGT32 */
         F__I64MULI32U32(SEngLim61_Switch, (UInt32) 3125, &(Aux_I32_a), &(Aux_U32));
         Aux_I32 -= C__I32SHRI64C6_LT32(Aux_I32_a, Aux_U32, 7, 25);
         SEngLim52_Subtract2 = (SInt32) (((UInt32) Aux_I32) + ((UInt32) SEngLim56_Switch));
         C__I64SHLI32C6_LT32(SEngLim52_Subtract2, 7, 25, Aux_I32, Aux_U32);
         C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 3125, SEngLim60_Switch3);
      }
   }

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/CalculTr_Part/Sum
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/CalculTr_Part/Sum: ANSI_F_
      64MUL_LE32LE32_WOPGT32 */
   F__I64MULI32U32(SEngLim60_Switch3, (UInt32) 3125, &(Aux_I32), &(Aux_U32));

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   SEngLim58_Sum = (SInt32) (((UInt32) SEngLim53_MinMax1) - ((UInt32) C__I32SHRI64C6_LT32(Aux_I32,
    Aux_U32, 7, 25)));

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/DetectSat/MinMax1
    */
   if (SEngLim58_Sum > 0) {
      SEngLim59_MinMax1 = SEngLim58_Sum;
   }
   else {
      SEngLim59_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/DetectSat/MinMax2
    */
   if (1000000000 /* 10000. */ < SEngLim59_MinMax1) {
      SEngLim59_MinMax2 = 1000000000 /* 10000. */;
   }
   else {
      SEngLim59_MinMax2 = SEngLim59_MinMax1;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat/MinMax1 */
   if (SEngLim59_MinMax2 > 0) {
      SEngLim64_MinMax1 = SEngLim59_MinMax2;
   }
   else {
      SEngLim64_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat/MinMax2 */
   if (1000000000 /* 10000. */ < SEngLim64_MinMax1) {
      SEngLim64_MinMax2 = 1000000000 /* 10000. */;
   }
   else {
      SEngLim64_MinMax2 = SEngLim64_MinMax1;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/Switch
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/Switch: Omitted comparison w
      ith constant. */
   if (SEngLim50_Logical_Operator3 && (!(X_SEngLim67_UnitDelay))) {
      /* # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
         mitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/Sum1
       */
      SEngLim55_Switch2 = (SInt32) (((UInt32) (((SInt32) EngLim_tiSdl_tqLimJ_SC) * 1000)) +
       ((UInt32) SEngLim64_MinMax2));
   }
   else {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni
         /Switch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/Switch:
          Omitted comparison with constant. */
      if (X_SEngLim66_Unit_Delay1) {
         SEngLim55_Switch2 = X_SEngLim66_Unit_Delay;
      }
      else {
         SEngLim55_Switch2 = 0 /* 0. */;
      }
   }

   /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/
      F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/Sum3 */
   SEngLim55_Sum3 = (SInt32) (((UInt32) SEngLim55_Switch2) - ((UInt32) (((SInt32)
    EngLim_tiSdl_tqLimJ_SC) * 1000)));

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat1/MinMax1
    */
   if (SEngLim55_Sum3 > 0) {
      SEngLim65_MinMax1 = SEngLim55_Sum3;
   }
   else {
      SEngLim65_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/DetectSat1/MinMax2
    */
   if (SEngLim64_MinMax2 < SEngLim65_MinMax1) {
      SEngLim65_MinMax2 = SEngLim64_MinMax2;
   }
   else {
      SEngLim65_MinMax2 = SEngLim65_MinMax1;
   }
   SEngLim55_Relational_Operator1 = SEngLim55_Sum3 > 0 /* 0. */;

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Enable: Enable condition
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Enable: Omitted compariso
      n with constant. */
   if (SEngLim55_Relational_Operator1) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 SEngLim54_Product /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
      SInt32 SEngLim54_Product1 /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;
      SInt32 SEngLim54_Subtract2 /* LSB: 2^-16 OFF:  0 MIN/MAX:  -32768 .. 32767.9999847412 */;

      if (!(SEngLim54_RSWE)) {
         /* initialization for block: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_
            0/F01_04_Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/M
            SW/Subsystem/UnitDly_ExtIni/Unit Delay */
         X_SEngLim63_Unit_Delay = 0 /* 0. */;

         /* initialization for block: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_
            0/F01_04_Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/M
            SW/Subsystem/UnitDly_ExtIni/Unit Delay1 */
         X_SEngLim63_Unit_Delay1 = 0 /* 0. */;

         /* set system state to 'enabled' */
         SEngLim54_RSWE = 1;
      }

      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly_Ext
         Ini/Switch
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly_ExtIni/Swit
         ch: Omitted comparison with constant. */
      if (X_SEngLim63_Unit_Delay1) {
         SEngLim63_Switch = X_SEngLim63_Unit_Delay;
      }
      else {
         /* Multiport switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04
            _Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MS1 */
         switch (SEngLim68_Switch) {
            case 1: {
               SEngLim49_MS1 = EngLim_tqCkEfcMaxLoRvs;
               break;
            }
            case 2: {
               SEngLim49_MS1 = EngLim_tqCkEfcMaxHiRvs;
               break;
            }
            default: {
               /* Default case could be executed! In case, the output value of the block 'Multiport 
                  switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Lim
                  itation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MS1' wi
                  ll be undefined */
            }
         }
         SEngLim63_Switch = (SInt32) (((SInt32) SEngLim49_MS1) << 12);
      }

      /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
         le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Subtract2 */
      SEngLim54_Subtract2 = (SInt32) (((UInt32) (SInt32) (((SInt32) SEngLim49_MS) << 12)) -
       ((UInt32) SEngLim63_Switch));

      /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
         Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Product
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Product: ANSI_F_64M
         UL_LE32LE32_WOPGT32 */
      F__I64MULU32I32((UInt32) EngLim_tiSdl_tqLimJ_SC, SEngLim54_Subtract2, &(Aux_I32), &(Aux_U32));
      C__I32DIVI64U32(Aux_I32, Aux_U32, (UInt32) 100, SEngLim54_Product);

      /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
         Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Product1
       */
      if (SEngLim65_MinMax2 != 0) {
         /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/Product1: ANS
            I_F_64MUL_LE32LE32_WOPGT32 */
         F__I64MULI32U32(SEngLim54_Product, (UInt32) 100000, &(Aux_I32), &(Aux_U32));
         C__I32DIVI64I32(Aux_I32, Aux_U32, SEngLim65_MinMax2, SEngLim54_Product1);
      }
      else {
         if (SEngLim54_Product < 0) {
            SEngLim54_Product1 = (-2147483647L -1L) /* INT32MIN */;
         }
         else {
            SEngLim54_Product1 = 2147483647;
         }
      }

      /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
         on_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly
         _ExtIni/Unit Delay1 */
      X_SEngLim63_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
         on_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/UnitDly
         _ExtIni/Unit Delay 
         
         # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
         mitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Subsystem/C
         ontMltpSwRmpTran_Part1/Subtract */
      X_SEngLim63_Unit_Delay = (SInt32) (((UInt32) SEngLim63_Switch) + ((UInt32)
       SEngLim54_Product1));
   }
   else {
      /* set system state to 'disabled': F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_
         v3_0/F01_04_Limitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/M
         SW/Subsystem */
      SEngLim54_RSWE = 0;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Switch3
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/Switch3: Omitted comparison with co
      nstant. */
   if (SEngLim55_Relational_Operator1) {
      EngLim_tqCkMaxRvsTTran = (SInt16) (SEngLim63_Switch >> 12);
   }
   else {
      EngLim_tqCkMaxRvsTTran = SEngLim49_MS;
   }

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Unit De
      lay1 */
   X_SEngLim56_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni1/Unit De
      lay 
      
      # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinM
      ax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/DetectSat/MinMax2: Signal of the se
      cond input is always smaller than the first input signal. Only using the second input signal.
    */
   X_SEngLim56_Unit_Delay = SEngLim53_MinMax1;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Unit De
      lay1 */
   X_SEngLim57_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/UnitDly_ExtIni2/Unit De
      lay */
   X_SEngLim57_Unit_Delay = ((SInt16) SEngLim55_Relational_Operator1) * 100000;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
      /Unit Delay1 */
   X_SEngLim61_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/CalculTr/UnitDly_ExtIni
      /Unit Delay */
   X_SEngLim61_Unit_Delay = SEngLim65_MinMax2;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/rising_edge/Unit
      Delay */
   X_SEngLim67_UnitDelay = SEngLim50_Logical_Operator3;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/U
      nit Delay1 */
   X_SEngLim66_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW/TmrRst/UnitDly_ExtIni/U
      nit Delay */
   X_SEngLim66_Unit_Delay = SEngLim65_MinMax2;

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/OutPort */
   SEngLim49_OutPort = (SInt32) (((SInt32) EngLim_tqCkMaxRvsTTran) << 12);
   EngLim_bEndTTranRvs = (SEngLim49_OutPort == ((SInt32) (((SInt32) EngLim_tqCkEfcMaxHiRvs) << 12)))
     && EngLim_bRvsTiTran;

   /* # combined # MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Li
      mitation_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/SecureDivi/DetectSat/MinMax2
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_12_DEAC_Transition_Vitesse_MAR/SecureDivi/DetectSat/MinMax2: Signal of the second input is a
      lways smaller than the first input signal. Only using the second input signal. */
   Aux_I32 = (SInt32) (SEngLim47_MinMax1 >> 6);

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_12_DEAC_Transition_Vitesse_MAR/DetectSat2/MinMax1 */
   if (Aux_I32 > 0) {
      SEngLim44_MinMax1 = Aux_I32;
   }
   else {
      SEngLim44_MinMax1 = 0 /* 0. */;
   }

   /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_12_DEAC_Transition_Vitesse_MAR/DetectSat2/MinMax2 */
   if (1024 /* 1. */ < SEngLim44_MinMax1) {
      SEngLim44_MinMax2 = 1024 /* 1. */;
   }
   else {
      SEngLim44_MinMax2 = SEngLim44_MinMax1;
   }

   /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
      le/F01_04_10_Etat_Limitation/Switch1
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_10_Etat_Limitation/Switch1: Omitted comparison with constant. */
   if (EngLim_bRvsLim) {
      SEngLim21_Switch1 = 8192 /* 2. */;
   }
   else {
      /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
         ouple/F01_04_10_Etat_Limitation/Switch4
         
         F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F0
         1_04_10_Etat_Limitation/Switch4: Omitted comparison with constant.
         
         # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitat
         ion_Couple/F01_04_10_Etat_Limitation/BasculeRS2/Rescaler */
      if (SEngLim39_BasculeRS_fct_q) {
         /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limi
            tation_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted upper saturation
            
            F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_10_Etat_Limitation/Switch1: Omitted lower saturation */
         SEngLim21_Switch1 = 12288 /* 3. */;
      }
      else {
         /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitatio
            n_Couple/F01_04_10_Etat_Limitation/Switch3
            
            F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_10_Etat_Limitation/Switch3: Omitted comparison with constant. */
         if (EngLim_bRvsTiTran) {
            /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_L
               imitation_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted upper saturation
               
               F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Cou
               ple/F01_04_10_Etat_Limitation/Switch4: Omitted lower saturation
               
               # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_L
               imitation_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted upper saturation
               
               F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Cou
               ple/F01_04_10_Etat_Limitation/Switch1: Omitted lower saturation */
            SEngLim21_Switch1 = 16384 /* 4. */;
         }
         else {
            /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limita
               tion_Couple/F01_04_10_Etat_Limitation/Switch2
               
               F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Cou
               ple/F01_04_10_Etat_Limitation/Switch2: Omitted comparison with constant. */
            if (EngLim_bNotRvsLim) {
               /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_0
                  4_Limitation_Couple/F01_04_10_Etat_Limitation/Switch3: Omitted upper saturation
                  
                  F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
                  Couple/F01_04_10_Etat_Limitation/Switch3: Omitted lower saturation
                  
                  # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_0
                  4_Limitation_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted upper saturation
                  
                  F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
                  Couple/F01_04_10_Etat_Limitation/Switch4: Omitted lower saturation
                  
                  # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_0
                  4_Limitation_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted upper saturation
                  
                  F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
                  Couple/F01_04_10_Etat_Limitation/Switch1: Omitted lower saturation */
               SEngLim21_Switch1 = 20480 /* 5. */;
            }
            else {
               /* Switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Lim
                  itation_Couple/F01_04_10_Etat_Limitation/Switch6
                  
                  F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
                  Couple/F01_04_10_Etat_Limitation/Switch6: Omitted comparison with constant. */
               if (EngLim_bNotRvsTiTran) {
                  /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch2: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch2: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch3: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch3: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted lower saturation */
                  SEngLim21_Switch1 = 24576 /* 6. */;
               }
               else {
                  /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch2: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch2: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch3: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch3: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch4: Omitted lower saturation
                     
                     # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F0
                     1_04_Limitation_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted upper saturat
                     ion
                     
                     F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
                     on_Couple/F01_04_10_Etat_Limitation/Switch1: Omitted lower saturation */
                  SEngLim21_Switch1 = 4096 /* 1. */;
               }
            }
         }
      }
   }

   /* F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_05_Bouclage_Debouclage/Ena
      ble: Enable condition
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_05_Bouclage_Debouclage/Ena
      ble: Omitted comparison with constant. */
   if (EngLim_TqSys_bTypFu_in) {
      /* update of variable(s) associated with F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06
         _2193_v3_0/F01_05_Bouclage_Debouclage/Constant2 */
      IF_SEngLim7_Constant2 = 0 /* 0. */;

      /* update of variable(s) associated with F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06
         _2193_v3_0/F01_05_Bouclage_Debouclage/Constant1 */
      IF_SEngLim7_Constant1 = 32000 /* 2000. */;
      SEngLim7_Relational_Operator4 = SEngLim21_Switch1 != 4096 /* 1. */;
   }

   /* TargetLink outport: F0_Limitation_Couple_Inertiel_MAV_MAR/EngLim_tiTranCll */
   EngLim_tiTranCll_out = IF_SEngLim7_Constant2;

   /* TargetLink outport: F0_Limitation_Couple_Inertiel_MAV_MAR/EngLim_tqIncCll */
   EngLim_tqIncCll_out = IF_SEngLim7_Constant1;

   /* TargetLink outport: F0_Limitation_Couple_Inertiel_MAV_MAR/EngLim_bAcvCll */
   EngLim_bAcvCll_out = SEngLim7_Relational_Operator4;

   /* Multiport switch: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_15_Couple_Limitation_Inertiel/Multiport Switch 
      
      # combined # Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limit
      ation_Couple/F01_04_15_Couple_Limitation_Inertiel/Sum3
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_15_Couple_Limitation_Inertiel/Sum3: Omitted upper saturation
      
      F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple/F01_0
      4_15_Couple_Limitation_Inertiel/Sum3: Omitted lower saturation */
   switch ((SInt32) (UInt8) (((SInt8) (SInt32) (SEngLim21_Switch1 >> 12)) - 1)) {
      case 0: {
         DD_SEngLim25_M__port_Switch_out = EngLim_tqCkEfcInRtMax_C;
         break;
      }
      case 1: {
         DD_SEngLim25_M__port_Switch_out = EngLim_tqCkEfcMaxLoRvs;
         break;
      }
      case 2: {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SEngLim43_Sum /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
         SInt32 SEngLim46_MinMax1 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;
         SInt32 SEngLim46_MinMax2 /* LSB: 2^-10 OFF:  0 MIN/MAX:  -2097152 .. 2097151.99902344 */;

         /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitatio
            n_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/DetectSat1/MinMax1 */
         if (SEngLim44_MinMax2 > 0) {
            SEngLim46_MinMax1 = SEngLim44_MinMax2;
         }
         else {
            SEngLim46_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitatio
            n_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/DetectSat1/MinMax2 */
         if (1024 /* 1. */ < SEngLim46_MinMax1) {
            SEngLim46_MinMax2 = 1024 /* 1. */;
         }
         else {
            SEngLim46_MinMax2 = SEngLim46_MinMax1;
         }

         /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
            ouple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/Sum */
         SEngLim43_Sum = (SInt32) (((SInt32) (((UInt32) EngLim_tqCkEfcMaxHiRvs) - ((UInt32)
          EngLim_tqCkEfcMaxLoRvs))) << 6);

         /* Product: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitati
            on_Couple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/Product
            
            F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Couple
            /F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/Product: ANSI_F_64MUL_LE32LE32_WOPGT32
          */
         F__I64MULI32I32(SEngLim46_MinMax2, SEngLim43_Sum, &(Aux_I32), &(Aux_U32));

         /* Sum: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_C
            ouple/F01_04_12_DEAC_Transition_Vitesse_MAR/BaryCentre/Sum1 */
         EngLim_tqCkMaxRvsVehTran = (SInt16) (((UInt16) (SInt16) (C__I32SHRI64C6_LT32(Aux_I32,
          Aux_U32, 10, 22) >> 6)) + ((UInt16) EngLim_tqCkEfcMaxLoRvs));
         DD_SEngLim25_M__port_Switch_out = EngLim_tqCkMaxRvsVehTran;
         break;
      }
      case 3: {
         DD_SEngLim25_M__port_Switch_out = (SInt16) (SEngLim49_OutPort >> 12);
         break;
      }
      case 4: {
         DD_SEngLim25_M__port_Switch_out = EngLim_tqCkEfcMaxLoNotRvs;
         break;
      }
      case 5: {
         /* # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limi
            tation_Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/OutPort */
         DD_SEngLim25_M__port_Switch_out = EngLim_tqCkMaxNotRvsTTran;
         break;
      }
      default: {
         /* Default case could be executed! In case, the output value of the block 'Multiport switch
            : F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_Coup
            le/F01_04_15_Couple_Limitation_Inertiel/Multiport Switch' will be undefined */
      }
   }

   /* TargetLink outport: F0_Limitation_Couple_Inertiel_MAV_MAR/EngLim_tqCkEfcInrtLim */
   EngLim_tqCkEfcInrtLim_out = DD_SEngLim25_M__port_Switch_out;

   /* TargetLink outport: F0_Limitation_Couple_Inertiel_MAV_MAR/EngLim_stLim */
   EngLim_stLim_out = (UInt8) (SInt8) (SEngLim21_Switch1 >> 12);

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay1 */
   UnitDelay2 = EngLim_bRvsTiTran;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay 
      
      # combined # F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation
      _Couple/F01_04_10_Etat_Limitation/BasculeRS2/Rescaler */
   UnitDelay1 = SEngLim39_BasculeRS_fct_q;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_08_ACV_Limitation_MAV/UnitDelay */
   UnitDelay0 = EngLim_bRvsLim;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay4 */
   UnitDelay5 = EngLim_bNotRvsTiTran;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay5 */
   UnitDelay6 = EngLim_bEndTTranNotRvs;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay3 */
   UnitDelay4 = EngLim_bEndTTranRvs;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_10_Etat_Limitation/UnitDelay2 */
   UnitDelay3 = EngLim_bEndVehSpdTranRvs;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Unit
       Delay1 */
   X_SEngLim93_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Unit
       Delay */
   X_SEngLim93_Unit_Delay = (SInt32) SEngLim92_MinMax1;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Uni
      t Delay1 */
   X_SEngLim94_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_14_DEAC_Transition_Temporelle_MAV/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Uni
      t Delay */
   X_SEngLim94_Unit_Delay = (SInt32) SEngLim91_Switch;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Unit
       Delay1 */
   X_SEngLim70_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni/Unit
       Delay */
   X_SEngLim70_Unit_Delay = SEngLim69_MinMax1;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Uni
      t Delay1 */
   X_SEngLim71_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: F0_Limitation_Couple_Inertiel_MAV_MAR/F01_CSMT_CGMT06_2193_v3_0/F01_04_Limitation_
      Couple/F01_04_13_DEAC_Transition_Temporelle_MAR/ContMltpSwRmpTran1/MSW_Sel/UnitDly_ExtIni1/Uni
      t Delay */
   X_SEngLim71_Unit_Delay = SEngLim68_Switch;
}

#define ENGLIM_STOP_SEC_CODE
#include "EngLim_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TqSys_Sdl10ms_TqLimFwdRvs_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ENGLIM_START_SEC_CODE
#include "EngLim_MemMap.h"
Void TqSys_Sdl10ms_TqLimFwdRvs_ini(Void)
{
   EngLim_2193_FctVarInit();
}

#define ENGLIM_STOP_SEC_CODE
#include "EngLim_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      EngLim_2193_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_16BIT
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ENGLIM_START_SEC_CODE
#include "EngLim_MemMap.h"
Void EngLim_2193_FctVarInit(Void)
{
   IF_SEngLim7_Constant1 = 32000 /* 2000. */;
   IF_SEngLim7_Constant2 = 0 /* 0. */;
   SEngLim10_TurnOffDelay_fct_time = 4294967295U /* 4294967295.U */;
   SEngLim11_TurnOnDelay_fct_time = 0 /* 0. */;
   SEngLim28_Prelookup_f = 0 /* 0. */;
   SEngLim28_Prelookup_k = 0 /* 0. */;
   SEngLim29_Prelookup_f = 0 /* 0. */;
   SEngLim29_Prelookup_k = 0 /* 0. */;
   SEngLim30_Prelookup_f = 0 /* 0. */;
   SEngLim30_Prelookup_k = 0 /* 0. */;
   SEngLim31_Prelookup_f = 0 /* 0. */;
   SEngLim31_Prelookup_k = 0 /* 0. */;
   SEngLim32_Prelookup_f = 0 /* 0. */;
   SEngLim32_Prelookup_k = 0 /* 0. */;
   SEngLim33_Prelookup_f = 0 /* 0. */;
   SEngLim33_Prelookup_k = 0 /* 0. */;
   SEngLim34_TurnOnDelay_fct_time = 0 /* 0. */;
   SEngLim35_TurnOnDelay_fct_time = 0 /* 0. */;
   SEngLim36_TurnOffDelay_fct_time = 4294967295U /* 4294967295.U */;
   SEngLim37_TurnOffDelay_fct_time = 4294967295U /* 4294967295.U */;
   SEngLim38_BasculeRS_fct_first = 1 /* 1. */;
   SEngLim38_BasculeRS_fct_qpred = 0 /* 0. */;
   SEngLim39_BasculeRS_fct_first = 1 /* 1. */;
   SEngLim39_BasculeRS_fct_qpred = 0 /* 0. */;
   SEngLim40_BasculeRS_fct_first = 1 /* 1. */;
   SEngLim40_BasculeRS_fct_qpred = 0 /* 0. */;
   SEngLim41_BasculeRS_fct_first = 1 /* 1. */;
   SEngLim41_BasculeRS_fct_qpred = 0 /* 0. */;
   SEngLim42_BasculeRS_fct_first = 1 /* 1. */;
   SEngLim42_BasculeRS_fct_qpred = 0 /* 0. */;
   SEngLim54_RSWE = 0 /* 0. */;
   SEngLim60_Switch3 = 0 /* 0. */;
   SEngLim63_Switch = 0 /* 0. */;
   SEngLim77_RSWE = 0 /* 0. */;
   SEngLim7_Relational_Operator4 = 1 /* 1. */;
   SEngLim83_Switch3 = 0 /* 0. */;
   SEngLim86_Switch = 0 /* 0. */;
   SEngLim8_TurnOffDelay_fct_time = 4294967295U /* 4294967295.U */;
   SEngLim9_TurnOnDelay_fct_time = 0 /* 0. */;
   UnitDelay0 = 0 /* 0. */;
   UnitDelay1 = 0 /* 0. */;
   UnitDelay2 = 0 /* 0. */;
   UnitDelay3 = 0 /* 0. */;
   UnitDelay4 = 0 /* 0. */;
   UnitDelay5 = 0 /* 0. */;
   UnitDelay6 = 0 /* 0. */;
   X_SEngLim56_Unit_Delay = 0 /* 0. */;
   X_SEngLim56_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim57_Unit_Delay = 0 /* 0. */;
   X_SEngLim57_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim61_Unit_Delay = 0 /* 0. */;
   X_SEngLim61_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim63_Unit_Delay = 0 /* 0. */;
   X_SEngLim63_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim66_Unit_Delay = 0 /* 0. */;
   X_SEngLim66_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim67_UnitDelay = 0 /* 0. */;
   X_SEngLim70_Unit_Delay = 0 /* 0. */;
   X_SEngLim70_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim71_Unit_Delay = 0 /* 0. */;
   X_SEngLim71_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim79_Unit_Delay = 0 /* 0. */;
   X_SEngLim79_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim80_Unit_Delay = 0 /* 0. */;
   X_SEngLim80_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim84_Unit_Delay = 0 /* 0. */;
   X_SEngLim84_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim86_Unit_Delay = 0 /* 0. */;
   X_SEngLim86_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim89_Unit_Delay = 0 /* 0. */;
   X_SEngLim89_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim90_UnitDelay = 0 /* 0. */;
   X_SEngLim93_Unit_Delay = 0 /* 0. */;
   X_SEngLim93_Unit_Delay1 = 0 /* 0. */;
   X_SEngLim94_Unit_Delay = 0 /* 0. */;
   X_SEngLim94_Unit_Delay1 = 0 /* 0. */;
}

#define ENGLIM_STOP_SEC_CODE
#include "EngLim_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_TQSYS_SDL10MS_TQLIMFWDRVS_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
