0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v,1540542708,verilog,,,,lab2_2_1_partA_tb,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/circuitA.v,1540544113,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comp4bit.v,,circuitA,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comp4bit.v,1540541109,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v,,comp4bit,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v,1540542569,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux2to1.v,,lab2_2_1_partA,,,,,,,,
/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/mux2to1.v,1540542453,verilog,,/home/alicemare/Documents/HDL/lab2/lab2_2_1/lab2_2_1.srcs/sim_1/imports/lab2_2_1/lab2_2_1_partA_tb.v,,mux2to1,,,,,,,,
