
---------- Begin Simulation Statistics ----------
final_tick                               707503915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207476                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664352                       # Number of bytes of host memory used
host_op_rate                                   382209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   481.98                       # Real time elapsed on the host
host_tick_rate                             1467898098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.707504                       # Number of seconds simulated
sim_ticks                                707503915000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.075039                       # CPI: cycles per instruction
system.cpu.discardedOps                          4310                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       485724462                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141342                       # IPC: instructions per cycle
system.cpu.numCycles                        707503915                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       221779453                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5311119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10623772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658153                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649934                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650198                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648858                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987418                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2706                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75807966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75807966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75808000                       # number of overall hits
system.cpu.dcache.overall_hits::total        75808000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10572481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10572481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10572518                       # number of overall misses
system.cpu.dcache.overall_misses::total      10572518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1111430449998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1111430449998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1111430449998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1111430449998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380447                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380518                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380518                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122394                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105124.847233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105124.847233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105124.479334                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105124.479334                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5286554                       # number of writebacks
system.cpu.dcache.writebacks::total           5286554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5311969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5311969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5312002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5312002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 543660017000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 543660017000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 543663267000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 543663267000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102346.233007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102346.233007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102346.209019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102346.209019                       # average overall mshr miss latency
system.cpu.dcache.replacements                5310978                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1996219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1996219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        47781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         47781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2074645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2074645000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044000                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43419.874008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43419.874008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        47754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1976843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1976843000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41396.385643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41396.385643                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73811747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73811747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10524700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109355804998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109355804998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105404.981139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105404.981139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5264215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5264215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541683174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541683174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102899.135769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102899.135769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3250000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3250000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98484.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98484.848485                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.903927                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5312002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.271092                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.903927                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91692588                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91692588                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070775                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086392                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169100                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32133348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32133348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32133348                       # number of overall hits
system.cpu.icache.overall_hits::total        32133348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          651                       # number of overall misses
system.cpu.icache.overall_misses::total           651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63899000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63899000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63899000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63899000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32133999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32133999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32133999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32133999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98155.145929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98155.145929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98155.145929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98155.145929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62597000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96155.145929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96155.145929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96155.145929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96155.145929                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32133348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32133348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63899000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63899000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32133999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32133999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98155.145929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98155.145929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96155.145929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96155.145929                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.946471                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32133999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49360.981567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.946471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.425729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.425729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32134650                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32134650                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 707503915000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   61                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48695                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48756                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  61                       # number of overall hits
system.l2.overall_hits::.cpu.data               48695                       # number of overall hits
system.l2.overall_hits::total                   48756                       # number of overall hits
system.l2.demand_misses::.cpu.inst                590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263307                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263897                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               590                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263307                       # number of overall misses
system.l2.overall_misses::total               5263897                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525889850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525949163000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59313000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525889850000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525949163000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5312002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5312653                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5312002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5312653                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.906298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990833                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.906298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990833                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100530.508475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99916.240873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99916.309723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100530.508475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99916.240873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99916.309723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254853                       # number of writebacks
system.l2.writebacks::total                   5254853                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420623405000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420670776000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420623405000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420670776000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990821                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80562.925170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79916.258843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79916.331078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80562.925170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79916.258843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79916.331078                       # average overall mshr miss latency
system.l2.replacements                        5255756                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5286554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5286554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5286554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5286554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1198                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263017                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525858952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525858952000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5264215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5264215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99915.875628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99915.875628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420598612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420598612000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999772                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79915.875628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79915.875628                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59313000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59313000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.906298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100530.508475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100530.508475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47371000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47371000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80562.925170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80562.925170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         47497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30898000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30898000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        47787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106544.827586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106544.827586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24793000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24793000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86992.982456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86992.982456                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8122.531329                       # Cycle average of tags in use
system.l2.tags.total_refs                    10623512                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263948                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.018164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.064286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.345988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8118.121055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991520                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          656                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26510986                       # Number of tag accesses
system.l2.tags.data_accesses                 26510986                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015383724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327947                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15633903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254853                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254853                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254853                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       327947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.051039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.367318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        327942    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327947                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.021978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324343     98.90%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3108      0.95%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              483      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336888960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336310592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    476.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  707503872000                       # Total gap between requests
system.mem_ctrls.avgGap                      67261.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336308736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 53189.811677579200                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 476112316.636438667774                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 475345406.392556846142                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          588                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263302                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254853                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17175250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150817870250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17286521415750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29209.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28654.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3289629.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336888960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336310592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336310592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          588                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254853                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254853                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        53190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    476112317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        476165506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        53190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        53190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    475348030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       475348030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    475348030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        53190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    476112317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       951513536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263890                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254824                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328265                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52137108000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319450000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150835045500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9904.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28654.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4807119                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4887046                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       824547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   816.444346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   697.043338                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   314.956885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        33236      4.03%      4.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        32063      3.89%      7.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        56347      6.83%     14.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        42796      5.19%     19.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        24104      2.92%     22.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        54160      6.57%     29.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        38660      4.69%     34.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        34740      4.21%     38.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       508441     61.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       824547                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336888960                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336308736                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              476.165506                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              475.345406                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2943979080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1564754400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18795000420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717298700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55849263600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 166233525480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131695376640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  390799198320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.363302                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 337855402250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23624900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 346023612750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2943300780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1564401465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789174180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13712861700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55849263600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 166259536860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131673472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  390792010905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.353143                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 337799990250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23624900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 346079024750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254853                       # Transaction distribution
system.membus.trans_dist::CleanEvict              322                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263017                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263017                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           873                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15782955                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15782955                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673199552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673199552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263890                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31538477000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27696722500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             48438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10541407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5264215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5264215                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15934982                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15936425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678307584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678358272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5255756                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336310592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10568409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000079                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10567575     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    834      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10568409                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 707503915000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21197162000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1954998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15936011994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
