
UCCBEmbedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ce8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006050  08006050  00016050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006054  08006054  00016054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000160  20000000  08006058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000d58  20000160  080061b8  00020160  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000eb8  080061b8  00020eb8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
  9 .debug_info   00026f6b  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004fc8  00000000  00000000  000470f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000a962  00000000  00000000  0004c0bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ff8  00000000  00000000  00056a20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001220  00000000  00000000  00057a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009c44  00000000  00000000  00058c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004e1a  00000000  00000000  0006287c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00067696  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000286c  00000000  00000000  00067714  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000160 	.word	0x20000160
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005d90 	.word	0x08005d90

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000164 	.word	0x20000164
 8000104:	08005d90 	.word	0x08005d90

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f806 	bl	8000254 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__aeabi_idiv0>:
 8000254:	4770      	bx	lr
 8000256:	46c0      	nop			; (mov r8, r8)

08000258 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000258:	b510      	push	{r4, lr}
 800025a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800025c:	f002 fc1e 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8000260:	21fa      	movs	r1, #250	; 0xfa
 8000262:	0089      	lsls	r1, r1, #2
 8000264:	f7ff ff6c 	bl	8000140 <__udivsi3>
 8000268:	f000 fcf0 	bl	8000c4c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800026c:	2200      	movs	r2, #0
 800026e:	0021      	movs	r1, r4
 8000270:	2001      	movs	r0, #1
 8000272:	4240      	negs	r0, r0
 8000274:	f000 fca4 	bl	8000bc0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000278:	2000      	movs	r0, #0
 800027a:	bd10      	pop	{r4, pc}

0800027c <HAL_Init>:
{
 800027c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800027e:	4a06      	ldr	r2, [pc, #24]	; (8000298 <HAL_Init+0x1c>)
 8000280:	6813      	ldr	r3, [r2, #0]
 8000282:	2110      	movs	r1, #16
 8000284:	430b      	orrs	r3, r1
 8000286:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000288:	2000      	movs	r0, #0
 800028a:	f7ff ffe5 	bl	8000258 <HAL_InitTick>
  HAL_MspInit();
 800028e:	f005 f923 	bl	80054d8 <HAL_MspInit>
}
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800029c:	4a02      	ldr	r2, [pc, #8]	; (80002a8 <HAL_IncTick+0xc>)
 800029e:	6813      	ldr	r3, [r2, #0]
 80002a0:	3301      	adds	r3, #1
 80002a2:	6013      	str	r3, [r2, #0]
}
 80002a4:	4770      	bx	lr
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	200004b4 	.word	0x200004b4

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	200004b4 	.word	0x200004b4

080002b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002b8:	b530      	push	{r4, r5, lr}
 80002ba:	b083      	sub	sp, #12
 80002bc:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 80002be:	f7ff fff5 	bl	80002ac <HAL_GetTick>
 80002c2:	0005      	movs	r5, r0
  uint32_t wait = Delay;
 80002c4:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c6:	1c63      	adds	r3, r4, #1
 80002c8:	d000      	beq.n	80002cc <HAL_Delay+0x14>
  {
     wait++;
 80002ca:	3401      	adds	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	f7ff ffee 	bl	80002ac <HAL_GetTick>
 80002d0:	1b40      	subs	r0, r0, r5
 80002d2:	42a0      	cmp	r0, r4
 80002d4:	d3fa      	bcc.n	80002cc <HAL_Delay+0x14>
  {
  }
}
 80002d6:	b003      	add	sp, #12
 80002d8:	bd30      	pop	{r4, r5, pc}
	...

080002dc <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 80002dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));
  
  filternbrbitpos = (1U) << sFilterConfig->FilterNumber;
 80002de:	2701      	movs	r7, #1
 80002e0:	003a      	movs	r2, r7
 80002e2:	694b      	ldr	r3, [r1, #20]
 80002e4:	409a      	lsls	r2, r3

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 80002e6:	6804      	ldr	r4, [r0, #0]
 80002e8:	2680      	movs	r6, #128	; 0x80
 80002ea:	00b6      	lsls	r6, r6, #2
 80002ec:	59a3      	ldr	r3, [r4, r6]
 80002ee:	4d41      	ldr	r5, [pc, #260]	; (80003f4 <HAL_CAN_ConfigFilter+0x118>)
 80002f0:	402b      	ands	r3, r5
 80002f2:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 80002f4:	022d      	lsls	r5, r5, #8
 80002f6:	432b      	orrs	r3, r5
 80002f8:	433b      	orrs	r3, r7
 80002fa:	51a3      	str	r3, [r4, r6]
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8U)   );  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80002fc:	6806      	ldr	r6, [r0, #0]
 80002fe:	2587      	movs	r5, #135	; 0x87
 8000300:	00ad      	lsls	r5, r5, #2
 8000302:	5973      	ldr	r3, [r6, r5]
 8000304:	43d4      	mvns	r4, r2
 8000306:	4023      	ands	r3, r4
 8000308:	5173      	str	r3, [r6, r5]

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800030a:	69cb      	ldr	r3, [r1, #28]
 800030c:	2b00      	cmp	r3, #0
 800030e:	d11c      	bne.n	800034a <HAL_CAN_ConfigFilter+0x6e>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8000310:	6806      	ldr	r6, [r0, #0]
 8000312:	3d10      	subs	r5, #16
 8000314:	5973      	ldr	r3, [r6, r5]
 8000316:	4023      	ands	r3, r4
 8000318:	5173      	str	r3, [r6, r5]

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800031a:	68cb      	ldr	r3, [r1, #12]
 800031c:	041d      	lsls	r5, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800031e:	684b      	ldr	r3, [r1, #4]
 8000320:	041b      	lsls	r3, r3, #16
 8000322:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000324:	431d      	orrs	r5, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8000326:	694b      	ldr	r3, [r1, #20]
 8000328:	3348      	adds	r3, #72	; 0x48
 800032a:	00db      	lsls	r3, r3, #3
 800032c:	6806      	ldr	r6, [r0, #0]
 800032e:	519d      	str	r5, [r3, r6]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000330:	688b      	ldr	r3, [r1, #8]
 8000332:	041b      	lsls	r3, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000334:	680d      	ldr	r5, [r1, #0]
 8000336:	042d      	lsls	r5, r5, #16
 8000338:	0c2d      	lsrs	r5, r5, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800033a:	432b      	orrs	r3, r5
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 800033c:	694d      	ldr	r5, [r1, #20]
 800033e:	3548      	adds	r5, #72	; 0x48
 8000340:	00ed      	lsls	r5, r5, #3
 8000342:	6806      	ldr	r6, [r0, #0]
 8000344:	46b4      	mov	ip, r6
 8000346:	4465      	add	r5, ip
 8000348:	606b      	str	r3, [r5, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800034a:	69cb      	ldr	r3, [r1, #28]
 800034c:	2b01      	cmp	r3, #1
 800034e:	d01d      	beq.n	800038c <HAL_CAN_ConfigFilter+0xb0>
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000350:	698b      	ldr	r3, [r1, #24]
 8000352:	2b00      	cmp	r3, #0
 8000354:	d139      	bne.n	80003ca <HAL_CAN_ConfigFilter+0xee>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8000356:	6806      	ldr	r6, [r0, #0]
 8000358:	2581      	movs	r5, #129	; 0x81
 800035a:	00ad      	lsls	r5, r5, #2
 800035c:	5973      	ldr	r3, [r6, r5]
 800035e:	4023      	ands	r3, r4
 8000360:	5173      	str	r3, [r6, r5]
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000362:	690b      	ldr	r3, [r1, #16]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d137      	bne.n	80003d8 <HAL_CAN_ConfigFilter+0xfc>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 8000368:	6806      	ldr	r6, [r0, #0]
 800036a:	2585      	movs	r5, #133	; 0x85
 800036c:	00ad      	lsls	r5, r5, #2
 800036e:	5973      	ldr	r3, [r6, r5]
 8000370:	401c      	ands	r4, r3
 8000372:	5174      	str	r4, [r6, r5]
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 8000374:	6a0b      	ldr	r3, [r1, #32]
 8000376:	2b01      	cmp	r3, #1
 8000378:	d035      	beq.n	80003e6 <HAL_CAN_ConfigFilter+0x10a>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 800037a:	6801      	ldr	r1, [r0, #0]
 800037c:	2280      	movs	r2, #128	; 0x80
 800037e:	0092      	lsls	r2, r2, #2
 8000380:	588b      	ldr	r3, [r1, r2]
 8000382:	2001      	movs	r0, #1
 8000384:	4383      	bics	r3, r0
 8000386:	508b      	str	r3, [r1, r2]
  
  /* Return function status */
  return HAL_OK;
}
 8000388:	2000      	movs	r0, #0
 800038a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 800038c:	6806      	ldr	r6, [r0, #0]
 800038e:	2583      	movs	r5, #131	; 0x83
 8000390:	00ad      	lsls	r5, r5, #2
 8000392:	5973      	ldr	r3, [r6, r5]
 8000394:	4313      	orrs	r3, r2
 8000396:	5173      	str	r3, [r6, r5]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000398:	680b      	ldr	r3, [r1, #0]
 800039a:	041d      	lsls	r5, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800039c:	684b      	ldr	r3, [r1, #4]
 800039e:	041b      	lsls	r3, r3, #16
 80003a0:	0c1b      	lsrs	r3, r3, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80003a2:	431d      	orrs	r5, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80003a4:	694b      	ldr	r3, [r1, #20]
 80003a6:	3348      	adds	r3, #72	; 0x48
 80003a8:	00db      	lsls	r3, r3, #3
 80003aa:	6806      	ldr	r6, [r0, #0]
 80003ac:	519d      	str	r5, [r3, r6]
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80003ae:	688b      	ldr	r3, [r1, #8]
 80003b0:	041b      	lsls	r3, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80003b2:	68cd      	ldr	r5, [r1, #12]
 80003b4:	042d      	lsls	r5, r5, #16
 80003b6:	0c2d      	lsrs	r5, r5, #16
       ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80003b8:	432b      	orrs	r3, r5
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80003ba:	694d      	ldr	r5, [r1, #20]
 80003bc:	3548      	adds	r5, #72	; 0x48
 80003be:	00ed      	lsls	r5, r5, #3
 80003c0:	6806      	ldr	r6, [r0, #0]
 80003c2:	46b4      	mov	ip, r6
 80003c4:	4465      	add	r5, ip
 80003c6:	606b      	str	r3, [r5, #4]
 80003c8:	e7c2      	b.n	8000350 <HAL_CAN_ConfigFilter+0x74>
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 80003ca:	6806      	ldr	r6, [r0, #0]
 80003cc:	2581      	movs	r5, #129	; 0x81
 80003ce:	00ad      	lsls	r5, r5, #2
 80003d0:	5973      	ldr	r3, [r6, r5]
 80003d2:	4313      	orrs	r3, r2
 80003d4:	5173      	str	r3, [r6, r5]
 80003d6:	e7c4      	b.n	8000362 <HAL_CAN_ConfigFilter+0x86>
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80003d8:	6805      	ldr	r5, [r0, #0]
 80003da:	2485      	movs	r4, #133	; 0x85
 80003dc:	00a4      	lsls	r4, r4, #2
 80003de:	592b      	ldr	r3, [r5, r4]
 80003e0:	4313      	orrs	r3, r2
 80003e2:	512b      	str	r3, [r5, r4]
 80003e4:	e7c6      	b.n	8000374 <HAL_CAN_ConfigFilter+0x98>
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80003e6:	6801      	ldr	r1, [r0, #0]
 80003e8:	2387      	movs	r3, #135	; 0x87
 80003ea:	009b      	lsls	r3, r3, #2
 80003ec:	58cc      	ldr	r4, [r1, r3]
 80003ee:	4322      	orrs	r2, r4
 80003f0:	50ca      	str	r2, [r1, r3]
 80003f2:	e7c2      	b.n	800037a <HAL_CAN_ConfigFilter+0x9e>
 80003f4:	ffffc0ff 	.word	0xffffc0ff

080003f8 <HAL_CAN_Init>:
{
 80003f8:	b570      	push	{r4, r5, r6, lr}
 80003fa:	1e04      	subs	r4, r0, #0
  if(hcan == NULL)
 80003fc:	d100      	bne.n	8000400 <HAL_CAN_Init+0x8>
 80003fe:	e0b9      	b.n	8000574 <HAL_CAN_Init+0x17c>
  if(hcan->State == HAL_CAN_STATE_RESET)
 8000400:	233d      	movs	r3, #61	; 0x3d
 8000402:	5cc3      	ldrb	r3, [r0, r3]
 8000404:	2b00      	cmp	r3, #0
 8000406:	d01f      	beq.n	8000448 <HAL_CAN_Init+0x50>
  hcan->State = HAL_CAN_STATE_BUSY;
 8000408:	2102      	movs	r1, #2
 800040a:	233d      	movs	r3, #61	; 0x3d
 800040c:	54e1      	strb	r1, [r4, r3]
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800040e:	6822      	ldr	r2, [r4, #0]
 8000410:	6813      	ldr	r3, [r2, #0]
 8000412:	438b      	bics	r3, r1
 8000414:	6013      	str	r3, [r2, #0]
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000416:	6822      	ldr	r2, [r4, #0]
 8000418:	6813      	ldr	r3, [r2, #0]
 800041a:	3901      	subs	r1, #1
 800041c:	430b      	orrs	r3, r1
 800041e:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();   
 8000420:	f7ff ff44 	bl	80002ac <HAL_GetTick>
 8000424:	0005      	movs	r5, r0
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000426:	6823      	ldr	r3, [r4, #0]
 8000428:	685a      	ldr	r2, [r3, #4]
 800042a:	07d2      	lsls	r2, r2, #31
 800042c:	d412      	bmi.n	8000454 <HAL_CAN_Init+0x5c>
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800042e:	f7ff ff3d 	bl	80002ac <HAL_GetTick>
 8000432:	1b40      	subs	r0, r0, r5
 8000434:	280a      	cmp	r0, #10
 8000436:	d9f6      	bls.n	8000426 <HAL_CAN_Init+0x2e>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8000438:	2203      	movs	r2, #3
 800043a:	233d      	movs	r3, #61	; 0x3d
 800043c:	54e2      	strb	r2, [r4, r3]
      __HAL_UNLOCK(hcan);
 800043e:	2200      	movs	r2, #0
 8000440:	3b01      	subs	r3, #1
 8000442:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8000444:	2003      	movs	r0, #3
}
 8000446:	bd70      	pop	{r4, r5, r6, pc}
    hcan->Lock = HAL_UNLOCKED;
 8000448:	2200      	movs	r2, #0
 800044a:	333c      	adds	r3, #60	; 0x3c
 800044c:	54c2      	strb	r2, [r0, r3]
    HAL_CAN_MspInit(hcan);
 800044e:	f005 f86d 	bl	800552c <HAL_CAN_MspInit>
 8000452:	e7d9      	b.n	8000408 <HAL_CAN_Init+0x10>
  if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8000454:	685a      	ldr	r2, [r3, #4]
 8000456:	07d2      	lsls	r2, r2, #31
 8000458:	d57b      	bpl.n	8000552 <HAL_CAN_Init+0x15a>
    if (hcan->Init.TTCM == ENABLE)
 800045a:	69a2      	ldr	r2, [r4, #24]
 800045c:	2a01      	cmp	r2, #1
 800045e:	d050      	beq.n	8000502 <HAL_CAN_Init+0x10a>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000460:	681a      	ldr	r2, [r3, #0]
 8000462:	2180      	movs	r1, #128	; 0x80
 8000464:	438a      	bics	r2, r1
 8000466:	601a      	str	r2, [r3, #0]
    if (hcan->Init.ABOM == ENABLE)
 8000468:	69e3      	ldr	r3, [r4, #28]
 800046a:	2b01      	cmp	r3, #1
 800046c:	d04e      	beq.n	800050c <HAL_CAN_Init+0x114>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800046e:	6822      	ldr	r2, [r4, #0]
 8000470:	6813      	ldr	r3, [r2, #0]
 8000472:	2140      	movs	r1, #64	; 0x40
 8000474:	438b      	bics	r3, r1
 8000476:	6013      	str	r3, [r2, #0]
    if (hcan->Init.AWUM == ENABLE)
 8000478:	6a23      	ldr	r3, [r4, #32]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d04c      	beq.n	8000518 <HAL_CAN_Init+0x120>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800047e:	6822      	ldr	r2, [r4, #0]
 8000480:	6813      	ldr	r3, [r2, #0]
 8000482:	2120      	movs	r1, #32
 8000484:	438b      	bics	r3, r1
 8000486:	6013      	str	r3, [r2, #0]
    if (hcan->Init.NART == ENABLE)
 8000488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800048a:	2b01      	cmp	r3, #1
 800048c:	d04a      	beq.n	8000524 <HAL_CAN_Init+0x12c>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800048e:	6822      	ldr	r2, [r4, #0]
 8000490:	6813      	ldr	r3, [r2, #0]
 8000492:	2110      	movs	r1, #16
 8000494:	438b      	bics	r3, r1
 8000496:	6013      	str	r3, [r2, #0]
    if (hcan->Init.RFLM == ENABLE)
 8000498:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800049a:	2b01      	cmp	r3, #1
 800049c:	d048      	beq.n	8000530 <HAL_CAN_Init+0x138>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800049e:	6822      	ldr	r2, [r4, #0]
 80004a0:	6813      	ldr	r3, [r2, #0]
 80004a2:	2108      	movs	r1, #8
 80004a4:	438b      	bics	r3, r1
 80004a6:	6013      	str	r3, [r2, #0]
    if (hcan->Init.TXFP == ENABLE)
 80004a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	d046      	beq.n	800053c <HAL_CAN_Init+0x144>
      CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80004ae:	6822      	ldr	r2, [r4, #0]
 80004b0:	6813      	ldr	r3, [r2, #0]
 80004b2:	2104      	movs	r1, #4
 80004b4:	438b      	bics	r3, r1
 80004b6:	6013      	str	r3, [r2, #0]
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80004b8:	6821      	ldr	r1, [r4, #0]
 80004ba:	68a3      	ldr	r3, [r4, #8]
 80004bc:	68e2      	ldr	r2, [r4, #12]
 80004be:	4313      	orrs	r3, r2
 80004c0:	6922      	ldr	r2, [r4, #16]
 80004c2:	4313      	orrs	r3, r2
 80004c4:	6962      	ldr	r2, [r4, #20]
 80004c6:	4313      	orrs	r3, r2
 80004c8:	6862      	ldr	r2, [r4, #4]
 80004ca:	3a01      	subs	r2, #1
 80004cc:	4313      	orrs	r3, r2
 80004ce:	61cb      	str	r3, [r1, #28]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80004d0:	6822      	ldr	r2, [r4, #0]
 80004d2:	6813      	ldr	r3, [r2, #0]
 80004d4:	2101      	movs	r1, #1
 80004d6:	438b      	bics	r3, r1
 80004d8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();   
 80004da:	f7ff fee7 	bl	80002ac <HAL_GetTick>
 80004de:	0005      	movs	r5, r0
    while(HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 80004e0:	6823      	ldr	r3, [r4, #0]
 80004e2:	685a      	ldr	r2, [r3, #4]
 80004e4:	07d2      	lsls	r2, r2, #31
 80004e6:	d52f      	bpl.n	8000548 <HAL_CAN_Init+0x150>
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80004e8:	f7ff fee0 	bl	80002ac <HAL_GetTick>
 80004ec:	1b40      	subs	r0, r0, r5
 80004ee:	280a      	cmp	r0, #10
 80004f0:	d9f6      	bls.n	80004e0 <HAL_CAN_Init+0xe8>
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 80004f2:	2203      	movs	r2, #3
 80004f4:	233d      	movs	r3, #61	; 0x3d
 80004f6:	54e2      	strb	r2, [r4, r3]
       __HAL_UNLOCK(hcan);
 80004f8:	2200      	movs	r2, #0
 80004fa:	3b01      	subs	r3, #1
 80004fc:	54e2      	strb	r2, [r4, r3]
       return HAL_TIMEOUT;
 80004fe:	2003      	movs	r0, #3
 8000500:	e7a1      	b.n	8000446 <HAL_CAN_Init+0x4e>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	2180      	movs	r1, #128	; 0x80
 8000506:	430a      	orrs	r2, r1
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	e7ad      	b.n	8000468 <HAL_CAN_Init+0x70>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800050c:	6822      	ldr	r2, [r4, #0]
 800050e:	6813      	ldr	r3, [r2, #0]
 8000510:	2140      	movs	r1, #64	; 0x40
 8000512:	430b      	orrs	r3, r1
 8000514:	6013      	str	r3, [r2, #0]
 8000516:	e7af      	b.n	8000478 <HAL_CAN_Init+0x80>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000518:	6822      	ldr	r2, [r4, #0]
 800051a:	6813      	ldr	r3, [r2, #0]
 800051c:	2120      	movs	r1, #32
 800051e:	430b      	orrs	r3, r1
 8000520:	6013      	str	r3, [r2, #0]
 8000522:	e7b1      	b.n	8000488 <HAL_CAN_Init+0x90>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000524:	6822      	ldr	r2, [r4, #0]
 8000526:	6813      	ldr	r3, [r2, #0]
 8000528:	2110      	movs	r1, #16
 800052a:	430b      	orrs	r3, r1
 800052c:	6013      	str	r3, [r2, #0]
 800052e:	e7b3      	b.n	8000498 <HAL_CAN_Init+0xa0>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000530:	6822      	ldr	r2, [r4, #0]
 8000532:	6813      	ldr	r3, [r2, #0]
 8000534:	2108      	movs	r1, #8
 8000536:	430b      	orrs	r3, r1
 8000538:	6013      	str	r3, [r2, #0]
 800053a:	e7b5      	b.n	80004a8 <HAL_CAN_Init+0xb0>
      SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800053c:	6822      	ldr	r2, [r4, #0]
 800053e:	6813      	ldr	r3, [r2, #0]
 8000540:	2104      	movs	r1, #4
 8000542:	430b      	orrs	r3, r1
 8000544:	6013      	str	r3, [r2, #0]
 8000546:	e7b7      	b.n	80004b8 <HAL_CAN_Init+0xc0>
    if(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8000548:	685b      	ldr	r3, [r3, #4]
 800054a:	07db      	lsls	r3, r3, #31
 800054c:	d509      	bpl.n	8000562 <HAL_CAN_Init+0x16a>
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 800054e:	2300      	movs	r3, #0
 8000550:	e000      	b.n	8000554 <HAL_CAN_Init+0x15c>
 8000552:	2300      	movs	r3, #0
  if(status == CAN_INITSTATUS_SUCCESS)
 8000554:	2b01      	cmp	r3, #1
 8000556:	d006      	beq.n	8000566 <HAL_CAN_Init+0x16e>
    hcan->State = HAL_CAN_STATE_ERROR;
 8000558:	2204      	movs	r2, #4
 800055a:	233d      	movs	r3, #61	; 0x3d
 800055c:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 800055e:	2001      	movs	r0, #1
 8000560:	e771      	b.n	8000446 <HAL_CAN_Init+0x4e>
      status = CAN_INITSTATUS_SUCCESS;
 8000562:	2301      	movs	r3, #1
 8000564:	e7f6      	b.n	8000554 <HAL_CAN_Init+0x15c>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000566:	2300      	movs	r3, #0
 8000568:	6423      	str	r3, [r4, #64]	; 0x40
    hcan->State = HAL_CAN_STATE_READY;
 800056a:	2201      	movs	r2, #1
 800056c:	333d      	adds	r3, #61	; 0x3d
 800056e:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 8000570:	2000      	movs	r0, #0
 8000572:	e768      	b.n	8000446 <HAL_CAN_Init+0x4e>
     return HAL_ERROR;
 8000574:	2001      	movs	r0, #1
 8000576:	e766      	b.n	8000446 <HAL_CAN_Init+0x4e>

08000578 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8000578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057a:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 800057c:	6803      	ldr	r3, [r0, #0]
 800057e:	689a      	ldr	r2, [r3, #8]
 8000580:	0152      	lsls	r2, r2, #5
 8000582:	d406      	bmi.n	8000592 <HAL_CAN_Transmit+0x1a>
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 8000584:	689a      	ldr	r2, [r3, #8]
  if(((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0) || \
 8000586:	0112      	lsls	r2, r2, #4
 8000588:	d403      	bmi.n	8000592 <HAL_CAN_Transmit+0x1a>
     ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2))
 800058a:	689a      	ldr	r2, [r3, #8]
     ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1) || \
 800058c:	00d2      	lsls	r2, r2, #3
 800058e:	d400      	bmi.n	8000592 <HAL_CAN_Transmit+0x1a>
 8000590:	e0a7      	b.n	80006e2 <HAL_CAN_Transmit+0x16a>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8000592:	223c      	movs	r2, #60	; 0x3c
 8000594:	5ca2      	ldrb	r2, [r4, r2]
 8000596:	2a01      	cmp	r2, #1
 8000598:	d100      	bne.n	800059c <HAL_CAN_Transmit+0x24>
 800059a:	e0a7      	b.n	80006ec <HAL_CAN_Transmit+0x174>
 800059c:	2101      	movs	r1, #1
 800059e:	223c      	movs	r2, #60	; 0x3c
 80005a0:	54a1      	strb	r1, [r4, r2]

    /* Change CAN state */
    switch(hcan->State)
 80005a2:	3201      	adds	r2, #1
 80005a4:	5ca2      	ldrb	r2, [r4, r2]
 80005a6:	b2d2      	uxtb	r2, r2
 80005a8:	2a32      	cmp	r2, #50	; 0x32
 80005aa:	d012      	beq.n	80005d2 <HAL_CAN_Transmit+0x5a>
 80005ac:	2a62      	cmp	r2, #98	; 0x62
 80005ae:	d014      	beq.n	80005da <HAL_CAN_Transmit+0x62>
 80005b0:	2a22      	cmp	r2, #34	; 0x22
 80005b2:	d003      	beq.n	80005bc <HAL_CAN_Transmit+0x44>
          break;
      case(HAL_CAN_STATE_BUSY_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
          break;
      default: /* HAL_CAN_STATE_READY */
          hcan->State = HAL_CAN_STATE_BUSY_TX;
 80005b4:	2112      	movs	r1, #18
 80005b6:	223d      	movs	r2, #61	; 0x3d
 80005b8:	54a1      	strb	r1, [r4, r2]
          break;
 80005ba:	e002      	b.n	80005c2 <HAL_CAN_Transmit+0x4a>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80005bc:	3141      	adds	r1, #65	; 0x41
 80005be:	321b      	adds	r2, #27
 80005c0:	54a1      	strb	r1, [r4, r2]
    }

    /* Select one empty transmit mailbox */
    if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 80005c2:	689a      	ldr	r2, [r3, #8]
 80005c4:	0152      	lsls	r2, r2, #5
 80005c6:	d40c      	bmi.n	80005e2 <HAL_CAN_Transmit+0x6a>
    {
      transmitmailbox = CAN_TXMAILBOX_0;
    }
    else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 80005c8:	689a      	ldr	r2, [r3, #8]
 80005ca:	0112      	lsls	r2, r2, #4
 80005cc:	d56a      	bpl.n	80006a4 <HAL_CAN_Transmit+0x12c>
    {
      transmitmailbox = CAN_TXMAILBOX_1;
 80005ce:	2201      	movs	r2, #1
 80005d0:	e008      	b.n	80005e4 <HAL_CAN_Transmit+0x6c>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80005d2:	2152      	movs	r1, #82	; 0x52
 80005d4:	223d      	movs	r2, #61	; 0x3d
 80005d6:	54a1      	strb	r1, [r4, r2]
          break;
 80005d8:	e7f3      	b.n	80005c2 <HAL_CAN_Transmit+0x4a>
          hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80005da:	2172      	movs	r1, #114	; 0x72
 80005dc:	223d      	movs	r2, #61	; 0x3d
 80005de:	54a1      	strb	r1, [r4, r2]
          break;
 80005e0:	e7ef      	b.n	80005c2 <HAL_CAN_Transmit+0x4a>
      transmitmailbox = CAN_TXMAILBOX_0;
 80005e2:	2200      	movs	r2, #0
    {
      transmitmailbox = CAN_TXMAILBOX_2;
    }

    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80005e4:	0011      	movs	r1, r2
 80005e6:	3118      	adds	r1, #24
 80005e8:	0109      	lsls	r1, r1, #4
 80005ea:	58cd      	ldr	r5, [r1, r3]
 80005ec:	2001      	movs	r0, #1
 80005ee:	4028      	ands	r0, r5
 80005f0:	50c8      	str	r0, [r1, r3]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80005f2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80005f4:	688b      	ldr	r3, [r1, #8]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d156      	bne.n	80006a8 <HAL_CAN_Transmit+0x130>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 80005fa:	6825      	ldr	r5, [r4, #0]
 80005fc:	0010      	movs	r0, r2
 80005fe:	3018      	adds	r0, #24
 8000600:	0100      	lsls	r0, r0, #4
 8000602:	5946      	ldr	r6, [r0, r5]
 8000604:	680b      	ldr	r3, [r1, #0]
 8000606:	055b      	lsls	r3, r3, #21
                                                           hcan->pTxMsg->RTR);
 8000608:	68c9      	ldr	r1, [r1, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_Pos) | \
 800060a:	430b      	orrs	r3, r1
 800060c:	4333      	orrs	r3, r6
 800060e:	5143      	str	r3, [r0, r5]
                                                           hcan->pTxMsg->IDE | \
                                                           hcan->pTxMsg->RTR);
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000FU;
 8000610:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000612:	250f      	movs	r5, #15
 8000614:	690b      	ldr	r3, [r1, #16]
 8000616:	402b      	ands	r3, r5
 8000618:	610b      	str	r3, [r1, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= 0xFFFFFFF0U;
 800061a:	0011      	movs	r1, r2
 800061c:	3118      	adds	r1, #24
 800061e:	0109      	lsls	r1, r1, #4
 8000620:	6823      	ldr	r3, [r4, #0]
 8000622:	185b      	adds	r3, r3, r1
 8000624:	6858      	ldr	r0, [r3, #4]
 8000626:	43a8      	bics	r0, r5
 8000628:	6058      	str	r0, [r3, #4]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 800062a:	6823      	ldr	r3, [r4, #0]
 800062c:	185b      	adds	r3, r3, r1
 800062e:	6858      	ldr	r0, [r3, #4]
 8000630:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8000632:	692d      	ldr	r5, [r5, #16]
 8000634:	4328      	orrs	r0, r5
 8000636:	6058      	str	r0, [r3, #4]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_Pos) |
 8000638:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800063a:	7dc3      	ldrb	r3, [r0, #23]
 800063c:	061b      	lsls	r3, r3, #24
 800063e:	7d85      	ldrb	r5, [r0, #22]
 8000640:	042d      	lsls	r5, r5, #16
 8000642:	432b      	orrs	r3, r5
 8000644:	7d45      	ldrb	r5, [r0, #21]
 8000646:	022d      	lsls	r5, r5, #8
 8000648:	432b      	orrs	r3, r5
 800064a:	7d00      	ldrb	r0, [r0, #20]
 800064c:	4303      	orrs	r3, r0
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	6820      	ldr	r0, [r4, #0]
 8000652:	1880      	adds	r0, r0, r2
 8000654:	3089      	adds	r0, #137	; 0x89
 8000656:	30ff      	adds	r0, #255	; 0xff
 8000658:	6003      	str	r3, [r0, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_Pos));
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_Pos) |
 800065a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800065c:	7ec3      	ldrb	r3, [r0, #27]
 800065e:	061b      	lsls	r3, r3, #24
 8000660:	7e85      	ldrb	r5, [r0, #26]
 8000662:	042d      	lsls	r5, r5, #16
 8000664:	432b      	orrs	r3, r5
 8000666:	7e45      	ldrb	r5, [r0, #25]
 8000668:	022d      	lsls	r5, r5, #8
 800066a:	432b      	orrs	r3, r5
 800066c:	7e00      	ldrb	r0, [r0, #24]
 800066e:	4303      	orrs	r3, r0
 8000670:	6820      	ldr	r0, [r4, #0]
 8000672:	4684      	mov	ip, r0
 8000674:	4462      	add	r2, ip
 8000676:	328d      	adds	r2, #141	; 0x8d
 8000678:	32ff      	adds	r2, #255	; 0xff
 800067a:	6013      	str	r3, [r2, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_Pos) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_Pos));

    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800067c:	6822      	ldr	r2, [r4, #0]
 800067e:	588b      	ldr	r3, [r1, r2]
 8000680:	2001      	movs	r0, #1
 8000682:	4303      	orrs	r3, r0
 8000684:	508b      	str	r3, [r1, r2]
  
    /* Get tick */
    tickstart = HAL_GetTick();   
 8000686:	f7ff fe11 	bl	80002ac <HAL_GetTick>
//        }
//      }
//    }

    /* Change CAN state */
    switch(hcan->State)
 800068a:	233d      	movs	r3, #61	; 0x3d
 800068c:	5ce3      	ldrb	r3, [r4, r3]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	2b52      	cmp	r3, #82	; 0x52
 8000692:	d01e      	beq.n	80006d2 <HAL_CAN_Transmit+0x15a>
 8000694:	2b72      	cmp	r3, #114	; 0x72
 8000696:	d020      	beq.n	80006da <HAL_CAN_Transmit+0x162>
 8000698:	2b42      	cmp	r3, #66	; 0x42
 800069a:	d012      	beq.n	80006c2 <HAL_CAN_Transmit+0x14a>
          break;
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
          break;
      default: /* HAL_CAN_STATE_BUSY_TX */
          hcan->State = HAL_CAN_STATE_READY;
 800069c:	2201      	movs	r2, #1
 800069e:	233d      	movs	r3, #61	; 0x3d
 80006a0:	54e2      	strb	r2, [r4, r3]
          break;
 80006a2:	e011      	b.n	80006c8 <HAL_CAN_Transmit+0x150>
      transmitmailbox = CAN_TXMAILBOX_2;
 80006a4:	2202      	movs	r2, #2
 80006a6:	e79d      	b.n	80005e4 <HAL_CAN_Transmit+0x6c>
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 80006a8:	6825      	ldr	r5, [r4, #0]
 80006aa:	0010      	movs	r0, r2
 80006ac:	3018      	adds	r0, #24
 80006ae:	0100      	lsls	r0, r0, #4
 80006b0:	5946      	ldr	r6, [r0, r5]
 80006b2:	684f      	ldr	r7, [r1, #4]
 80006b4:	00ff      	lsls	r7, r7, #3
 80006b6:	433b      	orrs	r3, r7
                                                           hcan->pTxMsg->RTR);
 80006b8:	68c9      	ldr	r1, [r1, #12]
                                                           hcan->pTxMsg->IDE | \
 80006ba:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_Pos) | \
 80006bc:	4333      	orrs	r3, r6
 80006be:	5143      	str	r3, [r0, r5]
 80006c0:	e7a6      	b.n	8000610 <HAL_CAN_Transmit+0x98>
          hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80006c2:	2222      	movs	r2, #34	; 0x22
 80006c4:	3b05      	subs	r3, #5
 80006c6:	54e2      	strb	r2, [r4, r3]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80006c8:	2200      	movs	r2, #0
 80006ca:	233c      	movs	r3, #60	; 0x3c
 80006cc:	54e2      	strb	r2, [r4, r3]
    
    /* Return function status */
    return HAL_OK;
 80006ce:	2000      	movs	r0, #0
    hcan->State = HAL_CAN_STATE_ERROR; 

    /* Return function status */
    return HAL_ERROR;
  }
}
 80006d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80006d2:	2232      	movs	r2, #50	; 0x32
 80006d4:	233d      	movs	r3, #61	; 0x3d
 80006d6:	54e2      	strb	r2, [r4, r3]
          break;
 80006d8:	e7f6      	b.n	80006c8 <HAL_CAN_Transmit+0x150>
          hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80006da:	2262      	movs	r2, #98	; 0x62
 80006dc:	233d      	movs	r3, #61	; 0x3d
 80006de:	54e2      	strb	r2, [r4, r3]
          break;
 80006e0:	e7f2      	b.n	80006c8 <HAL_CAN_Transmit+0x150>
    hcan->State = HAL_CAN_STATE_ERROR; 
 80006e2:	2204      	movs	r2, #4
 80006e4:	233d      	movs	r3, #61	; 0x3d
 80006e6:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 80006e8:	2001      	movs	r0, #1
 80006ea:	e7f1      	b.n	80006d0 <HAL_CAN_Transmit+0x158>
    __HAL_LOCK(hcan);
 80006ec:	2002      	movs	r0, #2
 80006ee:	e7ef      	b.n	80006d0 <HAL_CAN_Transmit+0x158>

080006f0 <HAL_CAN_Receive_IT>:
  *         the configuration information for the specified CAN.  
  * @param  FIFONumber    FIFO number.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 80006f0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  /* Process locked */
  __HAL_LOCK(hcan);
 80006f2:	233c      	movs	r3, #60	; 0x3c
 80006f4:	5cc3      	ldrb	r3, [r0, r3]
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d07d      	beq.n	80007f6 <HAL_CAN_Receive_IT+0x106>
 80006fa:	2201      	movs	r2, #1
 80006fc:	233c      	movs	r3, #60	; 0x3c
 80006fe:	54c2      	strb	r2, [r0, r3]

  /* Check if CAN state is not busy for RX FIFO0 */
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||        \
 8000700:	2900      	cmp	r1, #0
 8000702:	d10f      	bne.n	8000724 <HAL_CAN_Receive_IT+0x34>
 8000704:	3301      	adds	r3, #1
 8000706:	5cc3      	ldrb	r3, [r0, r3]
 8000708:	2b22      	cmp	r3, #34	; 0x22
 800070a:	d01c      	beq.n	8000746 <HAL_CAN_Receive_IT+0x56>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 800070c:	233d      	movs	r3, #61	; 0x3d
 800070e:	5cc3      	ldrb	r3, [r0, r3]
  if ((FIFONumber == CAN_FIFO0) && ((hcan->State == HAL_CAN_STATE_BUSY_RX0) ||        \
 8000710:	2b42      	cmp	r3, #66	; 0x42
 8000712:	d018      	beq.n	8000746 <HAL_CAN_Receive_IT+0x56>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000714:	233d      	movs	r3, #61	; 0x3d
 8000716:	5cc3      	ldrb	r3, [r0, r3]
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0) ||      \
 8000718:	2b62      	cmp	r3, #98	; 0x62
 800071a:	d014      	beq.n	8000746 <HAL_CAN_Receive_IT+0x56>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 800071c:	233d      	movs	r3, #61	; 0x3d
 800071e:	5cc3      	ldrb	r3, [r0, r3]
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000720:	2b72      	cmp	r3, #114	; 0x72
 8000722:	d010      	beq.n	8000746 <HAL_CAN_Receive_IT+0x56>

    return HAL_BUSY;
  }

  /* Check if CAN state is not busy for RX FIFO1 */
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||        \
 8000724:	2901      	cmp	r1, #1
 8000726:	d013      	beq.n	8000750 <HAL_CAN_Receive_IT+0x60>

    return HAL_BUSY;
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 8000728:	2900      	cmp	r1, #0
 800072a:	d144      	bne.n	80007b6 <HAL_CAN_Receive_IT+0xc6>
  {
    switch(hcan->State)
 800072c:	233d      	movs	r3, #61	; 0x3d
 800072e:	5cc3      	ldrb	r3, [r0, r3]
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b32      	cmp	r3, #50	; 0x32
 8000734:	d037      	beq.n	80007a6 <HAL_CAN_Receive_IT+0xb6>
 8000736:	2b52      	cmp	r3, #82	; 0x52
 8000738:	d039      	beq.n	80007ae <HAL_CAN_Receive_IT+0xbe>
 800073a:	2b12      	cmp	r3, #18
 800073c:	d01d      	beq.n	800077a <HAL_CAN_Receive_IT+0x8a>
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
        break;
      default: /* HAL_CAN_STATE_READY */
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 800073e:	2222      	movs	r2, #34	; 0x22
 8000740:	233d      	movs	r3, #61	; 0x3d
 8000742:	54c2      	strb	r2, [r0, r3]
        break;
 8000744:	e01c      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
    __HAL_UNLOCK(hcan);
 8000746:	2200      	movs	r2, #0
 8000748:	233c      	movs	r3, #60	; 0x3c
 800074a:	54c2      	strb	r2, [r0, r3]
    return HAL_BUSY;
 800074c:	2002      	movs	r0, #2
 800074e:	e053      	b.n	80007f8 <HAL_CAN_Receive_IT+0x108>
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||        \
 8000750:	233d      	movs	r3, #61	; 0x3d
 8000752:	5cc3      	ldrb	r3, [r0, r3]
 8000754:	2b32      	cmp	r3, #50	; 0x32
 8000756:	d00b      	beq.n	8000770 <HAL_CAN_Receive_IT+0x80>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8000758:	233d      	movs	r3, #61	; 0x3d
 800075a:	5cc3      	ldrb	r3, [r0, r3]
  if ((FIFONumber == CAN_FIFO1) && ((hcan->State == HAL_CAN_STATE_BUSY_RX1) ||        \
 800075c:	2b52      	cmp	r3, #82	; 0x52
 800075e:	d007      	beq.n	8000770 <HAL_CAN_Receive_IT+0x80>
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 8000760:	233d      	movs	r3, #61	; 0x3d
 8000762:	5cc3      	ldrb	r3, [r0, r3]
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX1) ||      \
 8000764:	2b62      	cmp	r3, #98	; 0x62
 8000766:	d003      	beq.n	8000770 <HAL_CAN_Receive_IT+0x80>
                                    (hcan->State == HAL_CAN_STATE_BUSY_TX_RX0_RX1)))
 8000768:	233d      	movs	r3, #61	; 0x3d
 800076a:	5cc3      	ldrb	r3, [r0, r3]
                                    (hcan->State == HAL_CAN_STATE_BUSY_RX0_RX1) ||     \
 800076c:	2b72      	cmp	r3, #114	; 0x72
 800076e:	d1db      	bne.n	8000728 <HAL_CAN_Receive_IT+0x38>
    __HAL_UNLOCK(hcan);
 8000770:	2200      	movs	r2, #0
 8000772:	233c      	movs	r3, #60	; 0x3c
 8000774:	54c2      	strb	r2, [r0, r3]
    return HAL_BUSY;
 8000776:	2002      	movs	r0, #2
 8000778:	e03e      	b.n	80007f8 <HAL_CAN_Receive_IT+0x108>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 800077a:	2242      	movs	r2, #66	; 0x42
 800077c:	332b      	adds	r3, #43	; 0x2b
 800077e:	54c2      	strb	r2, [r0, r3]
        break;
    }
  }

  /* Set CAN error code to none */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000780:	2200      	movs	r2, #0
 8000782:	6402      	str	r2, [r0, #64]	; 0x40
  /*  - Enable Error warning Interrupt */
  /*  - Enable Error passive Interrupt */
  /*  - Enable Bus-off Interrupt */
  /*  - Enable Last error code Interrupt */
  /*  - Enable Error Interrupt */
  __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8000784:	6804      	ldr	r4, [r0, #0]
 8000786:	6965      	ldr	r5, [r4, #20]
 8000788:	238f      	movs	r3, #143	; 0x8f
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	432b      	orrs	r3, r5
 800078e:	6163      	str	r3, [r4, #20]
                            CAN_IT_BOF |
                            CAN_IT_LEC |
                            CAN_IT_ERR);

  /* Process unlocked */
  __HAL_UNLOCK(hcan);
 8000790:	233c      	movs	r3, #60	; 0x3c
 8000792:	54c2      	strb	r2, [r0, r3]

  if(FIFONumber == CAN_FIFO0)
 8000794:	2900      	cmp	r1, #0
 8000796:	d027      	beq.n	80007e8 <HAL_CAN_Receive_IT+0xf8>
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
  }
  else
  {
    /* Enable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8000798:	6802      	ldr	r2, [r0, #0]
 800079a:	6953      	ldr	r3, [r2, #20]
 800079c:	2150      	movs	r1, #80	; 0x50
 800079e:	430b      	orrs	r3, r1
 80007a0:	6153      	str	r3, [r2, #20]
  }
  
  /* Return function status */
  return HAL_OK;
 80007a2:	2000      	movs	r0, #0
 80007a4:	e028      	b.n	80007f8 <HAL_CAN_Receive_IT+0x108>
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80007a6:	2262      	movs	r2, #98	; 0x62
 80007a8:	233d      	movs	r3, #61	; 0x3d
 80007aa:	54c2      	strb	r2, [r0, r3]
        break;
 80007ac:	e7e8      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80007ae:	2272      	movs	r2, #114	; 0x72
 80007b0:	233d      	movs	r3, #61	; 0x3d
 80007b2:	54c2      	strb	r2, [r0, r3]
        break;
 80007b4:	e7e4      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
    switch(hcan->State)
 80007b6:	233d      	movs	r3, #61	; 0x3d
 80007b8:	5cc3      	ldrb	r3, [r0, r3]
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	2b22      	cmp	r3, #34	; 0x22
 80007be:	d00b      	beq.n	80007d8 <HAL_CAN_Receive_IT+0xe8>
 80007c0:	2b42      	cmp	r3, #66	; 0x42
 80007c2:	d00d      	beq.n	80007e0 <HAL_CAN_Receive_IT+0xf0>
 80007c4:	2b12      	cmp	r3, #18
 80007c6:	d003      	beq.n	80007d0 <HAL_CAN_Receive_IT+0xe0>
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80007c8:	2232      	movs	r2, #50	; 0x32
 80007ca:	233d      	movs	r3, #61	; 0x3d
 80007cc:	54c2      	strb	r2, [r0, r3]
        break;
 80007ce:	e7d7      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80007d0:	2252      	movs	r2, #82	; 0x52
 80007d2:	332b      	adds	r3, #43	; 0x2b
 80007d4:	54c2      	strb	r2, [r0, r3]
        break;
 80007d6:	e7d3      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
        hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 80007d8:	2262      	movs	r2, #98	; 0x62
 80007da:	233d      	movs	r3, #61	; 0x3d
 80007dc:	54c2      	strb	r2, [r0, r3]
        break;
 80007de:	e7cf      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0_RX1;
 80007e0:	2272      	movs	r2, #114	; 0x72
 80007e2:	233d      	movs	r3, #61	; 0x3d
 80007e4:	54c2      	strb	r2, [r0, r3]
        break;
 80007e6:	e7cb      	b.n	8000780 <HAL_CAN_Receive_IT+0x90>
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 80007e8:	6802      	ldr	r2, [r0, #0]
 80007ea:	6953      	ldr	r3, [r2, #20]
 80007ec:	310a      	adds	r1, #10
 80007ee:	430b      	orrs	r3, r1
 80007f0:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80007f2:	2000      	movs	r0, #0
 80007f4:	e000      	b.n	80007f8 <HAL_CAN_Receive_IT+0x108>
  __HAL_LOCK(hcan);
 80007f6:	2002      	movs	r0, #2
}
 80007f8:	bd30      	pop	{r4, r5, pc}

080007fa <HAL_CAN_TxCpltCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback could be implemented in the user file
   */
}
 80007fa:	4770      	bx	lr

080007fc <CAN_Transmit_IT>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 80007fc:	b510      	push	{r4, lr}
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 80007fe:	6802      	ldr	r2, [r0, #0]
 8000800:	6953      	ldr	r3, [r2, #20]
 8000802:	2101      	movs	r1, #1
 8000804:	438b      	bics	r3, r1
 8000806:	6153      	str	r3, [r2, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8000808:	233d      	movs	r3, #61	; 0x3d
 800080a:	5cc3      	ldrb	r3, [r0, r3]
 800080c:	2b12      	cmp	r3, #18
 800080e:	d00c      	beq.n	800082a <CAN_Transmit_IT+0x2e>
                               CAN_IT_LEC |
                               CAN_IT_ERR );
  }

  /* Change CAN state */
  switch(hcan->State)
 8000810:	233d      	movs	r3, #61	; 0x3d
 8000812:	5cc3      	ldrb	r3, [r0, r3]
 8000814:	b2db      	uxtb	r3, r3
 8000816:	2b52      	cmp	r3, #82	; 0x52
 8000818:	d014      	beq.n	8000844 <CAN_Transmit_IT+0x48>
 800081a:	2b72      	cmp	r3, #114	; 0x72
 800081c:	d016      	beq.n	800084c <CAN_Transmit_IT+0x50>
 800081e:	2b42      	cmp	r3, #66	; 0x42
 8000820:	d009      	beq.n	8000836 <CAN_Transmit_IT+0x3a>
      break;
    case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
      break;
    default: /* HAL_CAN_STATE_BUSY_TX */
      hcan->State = HAL_CAN_STATE_READY;
 8000822:	2201      	movs	r2, #1
 8000824:	233d      	movs	r3, #61	; 0x3d
 8000826:	54c2      	strb	r2, [r0, r3]
      break;
 8000828:	e008      	b.n	800083c <CAN_Transmit_IT+0x40>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 800082a:	6802      	ldr	r2, [r0, #0]
 800082c:	6953      	ldr	r3, [r2, #20]
 800082e:	4909      	ldr	r1, [pc, #36]	; (8000854 <CAN_Transmit_IT+0x58>)
 8000830:	400b      	ands	r3, r1
 8000832:	6153      	str	r3, [r2, #20]
 8000834:	e7ec      	b.n	8000810 <CAN_Transmit_IT+0x14>
      hcan->State = HAL_CAN_STATE_BUSY_RX0;
 8000836:	2222      	movs	r2, #34	; 0x22
 8000838:	3b05      	subs	r3, #5
 800083a:	54c2      	strb	r2, [r0, r3]
  }

  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 800083c:	f7ff ffdd 	bl	80007fa <HAL_CAN_TxCpltCallback>
  
  return HAL_OK;
}
 8000840:	2000      	movs	r0, #0
 8000842:	bd10      	pop	{r4, pc}
      hcan->State = HAL_CAN_STATE_BUSY_RX1;
 8000844:	2232      	movs	r2, #50	; 0x32
 8000846:	233d      	movs	r3, #61	; 0x3d
 8000848:	54c2      	strb	r2, [r0, r3]
      break;
 800084a:	e7f7      	b.n	800083c <CAN_Transmit_IT+0x40>
      hcan->State = HAL_CAN_STATE_BUSY_RX0_RX1;
 800084c:	2262      	movs	r2, #98	; 0x62
 800084e:	233d      	movs	r3, #61	; 0x3d
 8000850:	54c2      	strb	r2, [r0, r3]
      break;
 8000852:	e7f3      	b.n	800083c <CAN_Transmit_IT+0x40>
 8000854:	ffff70ff 	.word	0xffff70ff

08000858 <CAN_Receive_IT>:
  * @param  FIFONumber Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8000858:	b570      	push	{r4, r5, r6, lr}
  CanRxMsgTypeDef* pRxMsg = NULL;

  /* Set RxMsg pointer */
  if(FIFONumber == CAN_FIFO0)
 800085a:	2900      	cmp	r1, #0
 800085c:	d000      	beq.n	8000860 <CAN_Receive_IT+0x8>
 800085e:	e083      	b.n	8000968 <CAN_Receive_IT+0x110>
  {
    pRxMsg = hcan->pRxMsg;
 8000860:	6b43      	ldr	r3, [r0, #52]	; 0x34
  {
    pRxMsg = hcan->pRx1Msg;
  }

  /* Get the Id */
  pRxMsg->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8000862:	000a      	movs	r2, r1
 8000864:	321b      	adds	r2, #27
 8000866:	0112      	lsls	r2, r2, #4
 8000868:	6804      	ldr	r4, [r0, #0]
 800086a:	5914      	ldr	r4, [r2, r4]
 800086c:	2204      	movs	r2, #4
 800086e:	4022      	ands	r2, r4
 8000870:	609a      	str	r2, [r3, #8]
  if (pRxMsg->IDE == CAN_ID_STD)
 8000872:	d17b      	bne.n	800096c <CAN_Receive_IT+0x114>
  {
    pRxMsg->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_TI0R_STID_Pos;
 8000874:	000a      	movs	r2, r1
 8000876:	321b      	adds	r2, #27
 8000878:	0112      	lsls	r2, r2, #4
 800087a:	6804      	ldr	r4, [r0, #0]
 800087c:	5912      	ldr	r2, [r2, r4]
 800087e:	0d52      	lsrs	r2, r2, #21
 8000880:	601a      	str	r2, [r3, #0]
  }
  else
  {
    pRxMsg->ExtId = (0xFFFFFFF8U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_EXID_Pos;
  }
  pRxMsg->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_RTR_Pos;
 8000882:	000a      	movs	r2, r1
 8000884:	321b      	adds	r2, #27
 8000886:	0112      	lsls	r2, r2, #4
 8000888:	6804      	ldr	r4, [r0, #0]
 800088a:	5915      	ldr	r5, [r2, r4]
 800088c:	086d      	lsrs	r5, r5, #1
 800088e:	2401      	movs	r4, #1
 8000890:	402c      	ands	r4, r5
 8000892:	60dc      	str	r4, [r3, #12]
  /* Get the DLC */
  pRxMsg->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000894:	6804      	ldr	r4, [r0, #0]
 8000896:	18a4      	adds	r4, r4, r2
 8000898:	6865      	ldr	r5, [r4, #4]
 800089a:	240f      	movs	r4, #15
 800089c:	402c      	ands	r4, r5
 800089e:	611c      	str	r4, [r3, #16]
  /* Get the FMI */
  pRxMsg->FMI = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR) >> CAN_RDT0R_FMI_Pos;
 80008a0:	6804      	ldr	r4, [r0, #0]
 80008a2:	46a4      	mov	ip, r4
 80008a4:	4462      	add	r2, ip
 80008a6:	6854      	ldr	r4, [r2, #4]
 80008a8:	0a24      	lsrs	r4, r4, #8
 80008aa:	22ff      	movs	r2, #255	; 0xff
 80008ac:	4022      	ands	r2, r4
 80008ae:	61da      	str	r2, [r3, #28]
  /* Get the FIFONumber */
  pRxMsg->FIFONumber = FIFONumber;
 80008b0:	6219      	str	r1, [r3, #32]
  /* Get the data field */
  pRxMsg->Data[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80008b2:	010a      	lsls	r2, r1, #4
 80008b4:	6804      	ldr	r4, [r0, #0]
 80008b6:	18a4      	adds	r4, r4, r2
 80008b8:	34b9      	adds	r4, #185	; 0xb9
 80008ba:	34ff      	adds	r4, #255	; 0xff
 80008bc:	6824      	ldr	r4, [r4, #0]
 80008be:	751c      	strb	r4, [r3, #20]
  pRxMsg->Data[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80008c0:	6804      	ldr	r4, [r0, #0]
 80008c2:	18a4      	adds	r4, r4, r2
 80008c4:	34b9      	adds	r4, #185	; 0xb9
 80008c6:	34ff      	adds	r4, #255	; 0xff
 80008c8:	6824      	ldr	r4, [r4, #0]
 80008ca:	0a24      	lsrs	r4, r4, #8
 80008cc:	755c      	strb	r4, [r3, #21]
  pRxMsg->Data[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80008ce:	6804      	ldr	r4, [r0, #0]
 80008d0:	18a4      	adds	r4, r4, r2
 80008d2:	34b9      	adds	r4, #185	; 0xb9
 80008d4:	34ff      	adds	r4, #255	; 0xff
 80008d6:	6824      	ldr	r4, [r4, #0]
 80008d8:	0c24      	lsrs	r4, r4, #16
 80008da:	759c      	strb	r4, [r3, #22]
  pRxMsg->Data[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80008dc:	6804      	ldr	r4, [r0, #0]
 80008de:	18a4      	adds	r4, r4, r2
 80008e0:	34b9      	adds	r4, #185	; 0xb9
 80008e2:	34ff      	adds	r4, #255	; 0xff
 80008e4:	6824      	ldr	r4, [r4, #0]
 80008e6:	0e24      	lsrs	r4, r4, #24
 80008e8:	75dc      	strb	r4, [r3, #23]
  pRxMsg->Data[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80008ea:	6804      	ldr	r4, [r0, #0]
 80008ec:	18a4      	adds	r4, r4, r2
 80008ee:	34bd      	adds	r4, #189	; 0xbd
 80008f0:	34ff      	adds	r4, #255	; 0xff
 80008f2:	6824      	ldr	r4, [r4, #0]
 80008f4:	761c      	strb	r4, [r3, #24]
  pRxMsg->Data[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA5_Pos;
 80008f6:	6804      	ldr	r4, [r0, #0]
 80008f8:	18a4      	adds	r4, r4, r2
 80008fa:	34bd      	adds	r4, #189	; 0xbd
 80008fc:	34ff      	adds	r4, #255	; 0xff
 80008fe:	6824      	ldr	r4, [r4, #0]
 8000900:	0a24      	lsrs	r4, r4, #8
 8000902:	765c      	strb	r4, [r3, #25]
  pRxMsg->Data[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA6_Pos;
 8000904:	6804      	ldr	r4, [r0, #0]
 8000906:	18a4      	adds	r4, r4, r2
 8000908:	34bd      	adds	r4, #189	; 0xbd
 800090a:	34ff      	adds	r4, #255	; 0xff
 800090c:	6824      	ldr	r4, [r4, #0]
 800090e:	0c24      	lsrs	r4, r4, #16
 8000910:	769c      	strb	r4, [r3, #26]
  pRxMsg->Data[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR) >> CAN_RDH0R_DATA7_Pos;
 8000912:	6804      	ldr	r4, [r0, #0]
 8000914:	46a4      	mov	ip, r4
 8000916:	4462      	add	r2, ip
 8000918:	32bd      	adds	r2, #189	; 0xbd
 800091a:	32ff      	adds	r2, #255	; 0xff
 800091c:	6812      	ldr	r2, [r2, #0]
 800091e:	0e12      	lsrs	r2, r2, #24
 8000920:	76da      	strb	r2, [r3, #27]

  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000922:	2900      	cmp	r1, #0
 8000924:	d12a      	bne.n	800097c <CAN_Receive_IT+0x124>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8000926:	6802      	ldr	r2, [r0, #0]
 8000928:	68d3      	ldr	r3, [r2, #12]
 800092a:	2420      	movs	r4, #32
 800092c:	4323      	orrs	r3, r4
 800092e:	60d3      	str	r3, [r2, #12]
    
    /* Disable FIFO 0 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV0 | CAN_IT_FMP0);
 8000930:	6802      	ldr	r2, [r0, #0]
 8000932:	6953      	ldr	r3, [r2, #20]
 8000934:	3c16      	subs	r4, #22
 8000936:	43a3      	bics	r3, r4
 8000938:	6153      	str	r3, [r2, #20]
    
    /* Disable FIFO 1 overrun and message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
  }
  
  if((hcan->State == HAL_CAN_STATE_BUSY_RX0) || (hcan->State == HAL_CAN_STATE_BUSY_RX1))
 800093a:	233d      	movs	r3, #61	; 0x3d
 800093c:	5cc3      	ldrb	r3, [r0, r3]
 800093e:	2b22      	cmp	r3, #34	; 0x22
 8000940:	d027      	beq.n	8000992 <CAN_Receive_IT+0x13a>
 8000942:	233d      	movs	r3, #61	; 0x3d
 8000944:	5cc3      	ldrb	r3, [r0, r3]
 8000946:	2b32      	cmp	r3, #50	; 0x32
 8000948:	d023      	beq.n	8000992 <CAN_Receive_IT+0x13a>
                               CAN_IT_LEC |
                               CAN_IT_ERR );
  }

  /* Change CAN state */
  if (FIFONumber == CAN_FIFO0)
 800094a:	2900      	cmp	r1, #0
 800094c:	d136      	bne.n	80009bc <CAN_Receive_IT+0x164>
  {
    switch(hcan->State)
 800094e:	233d      	movs	r3, #61	; 0x3d
 8000950:	5cc3      	ldrb	r3, [r0, r3]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b62      	cmp	r3, #98	; 0x62
 8000956:	d029      	beq.n	80009ac <CAN_Receive_IT+0x154>
 8000958:	2b72      	cmp	r3, #114	; 0x72
 800095a:	d02b      	beq.n	80009b4 <CAN_Receive_IT+0x15c>
 800095c:	2b42      	cmp	r3, #66	; 0x42
 800095e:	d01e      	beq.n	800099e <CAN_Receive_IT+0x146>
        break;
      case(HAL_CAN_STATE_BUSY_TX_RX0_RX1):
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
        break;
      default: /* HAL_CAN_STATE_BUSY_RX0 */
        hcan->State = HAL_CAN_STATE_READY;
 8000960:	2201      	movs	r2, #1
 8000962:	233d      	movs	r3, #61	; 0x3d
 8000964:	54c2      	strb	r2, [r0, r3]
        break;
 8000966:	e01d      	b.n	80009a4 <CAN_Receive_IT+0x14c>
    pRxMsg = hcan->pRx1Msg;
 8000968:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800096a:	e77a      	b.n	8000862 <CAN_Receive_IT+0xa>
    pRxMsg->ExtId = (0xFFFFFFF8U & hcan->Instance->sFIFOMailBox[FIFONumber].RIR) >> CAN_RI0R_EXID_Pos;
 800096c:	000a      	movs	r2, r1
 800096e:	321b      	adds	r2, #27
 8000970:	0112      	lsls	r2, r2, #4
 8000972:	6804      	ldr	r4, [r0, #0]
 8000974:	5912      	ldr	r2, [r2, r4]
 8000976:	08d2      	lsrs	r2, r2, #3
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	e782      	b.n	8000882 <CAN_Receive_IT+0x2a>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 800097c:	6802      	ldr	r2, [r0, #0]
 800097e:	6913      	ldr	r3, [r2, #16]
 8000980:	2420      	movs	r4, #32
 8000982:	4323      	orrs	r3, r4
 8000984:	6113      	str	r3, [r2, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FOV1 | CAN_IT_FMP1);
 8000986:	6802      	ldr	r2, [r0, #0]
 8000988:	6953      	ldr	r3, [r2, #20]
 800098a:	3430      	adds	r4, #48	; 0x30
 800098c:	43a3      	bics	r3, r4
 800098e:	6153      	str	r3, [r2, #20]
 8000990:	e7d3      	b.n	800093a <CAN_Receive_IT+0xe2>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8000992:	6802      	ldr	r2, [r0, #0]
 8000994:	6953      	ldr	r3, [r2, #20]
 8000996:	4c16      	ldr	r4, [pc, #88]	; (80009f0 <CAN_Receive_IT+0x198>)
 8000998:	4023      	ands	r3, r4
 800099a:	6153      	str	r3, [r2, #20]
 800099c:	e7d5      	b.n	800094a <CAN_Receive_IT+0xf2>
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 800099e:	2212      	movs	r2, #18
 80009a0:	3b05      	subs	r3, #5
 80009a2:	54c2      	strb	r2, [r0, r3]
        break;
    }
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 80009a4:	f004 f8c6 	bl	8004b34 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 80009a8:	2000      	movs	r0, #0
 80009aa:	bd70      	pop	{r4, r5, r6, pc}
        hcan->State = HAL_CAN_STATE_BUSY_RX1;
 80009ac:	2232      	movs	r2, #50	; 0x32
 80009ae:	233d      	movs	r3, #61	; 0x3d
 80009b0:	54c2      	strb	r2, [r0, r3]
        break;
 80009b2:	e7f7      	b.n	80009a4 <CAN_Receive_IT+0x14c>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX1;
 80009b4:	2252      	movs	r2, #82	; 0x52
 80009b6:	233d      	movs	r3, #61	; 0x3d
 80009b8:	54c2      	strb	r2, [r0, r3]
        break;
 80009ba:	e7f3      	b.n	80009a4 <CAN_Receive_IT+0x14c>
    switch(hcan->State)
 80009bc:	233d      	movs	r3, #61	; 0x3d
 80009be:	5cc3      	ldrb	r3, [r0, r3]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	2b62      	cmp	r3, #98	; 0x62
 80009c4:	d00b      	beq.n	80009de <CAN_Receive_IT+0x186>
 80009c6:	2b72      	cmp	r3, #114	; 0x72
 80009c8:	d00d      	beq.n	80009e6 <CAN_Receive_IT+0x18e>
 80009ca:	2b52      	cmp	r3, #82	; 0x52
 80009cc:	d003      	beq.n	80009d6 <CAN_Receive_IT+0x17e>
        hcan->State = HAL_CAN_STATE_READY;
 80009ce:	2201      	movs	r2, #1
 80009d0:	233d      	movs	r3, #61	; 0x3d
 80009d2:	54c2      	strb	r2, [r0, r3]
        break;
 80009d4:	e7e6      	b.n	80009a4 <CAN_Receive_IT+0x14c>
        hcan->State = HAL_CAN_STATE_BUSY_TX;
 80009d6:	2212      	movs	r2, #18
 80009d8:	3b15      	subs	r3, #21
 80009da:	54c2      	strb	r2, [r0, r3]
        break;
 80009dc:	e7e2      	b.n	80009a4 <CAN_Receive_IT+0x14c>
        hcan->State = HAL_CAN_STATE_BUSY_RX0;
 80009de:	2222      	movs	r2, #34	; 0x22
 80009e0:	233d      	movs	r3, #61	; 0x3d
 80009e2:	54c2      	strb	r2, [r0, r3]
        break;
 80009e4:	e7de      	b.n	80009a4 <CAN_Receive_IT+0x14c>
        hcan->State = HAL_CAN_STATE_BUSY_TX_RX0;
 80009e6:	2242      	movs	r2, #66	; 0x42
 80009e8:	233d      	movs	r3, #61	; 0x3d
 80009ea:	54c2      	strb	r2, [r0, r3]
        break;
 80009ec:	e7da      	b.n	80009a4 <CAN_Receive_IT+0x14c>
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	ffff70ff 	.word	0xffff70ff

080009f4 <HAL_CAN_IRQHandler>:
{
 80009f4:	b570      	push	{r4, r5, r6, lr}
 80009f6:	0004      	movs	r4, r0
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 80009f8:	6803      	ldr	r3, [r0, #0]
 80009fa:	68da      	ldr	r2, [r3, #12]
 80009fc:	06d2      	lsls	r2, r2, #27
 80009fe:	d508      	bpl.n	8000a12 <HAL_CAN_IRQHandler+0x1e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV0)))
 8000a00:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV0))    &&
 8000a02:	0712      	lsls	r2, r2, #28
 8000a04:	d400      	bmi.n	8000a08 <HAL_CAN_IRQHandler+0x14>
 8000a06:	e089      	b.n	8000b1c <HAL_CAN_IRQHandler+0x128>
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000a08:	2210      	movs	r2, #16
 8000a0a:	60da      	str	r2, [r3, #12]
    errorcode |= HAL_CAN_ERROR_FOV0;
 8000a0c:	2580      	movs	r5, #128	; 0x80
 8000a0e:	00ad      	lsls	r5, r5, #2
 8000a10:	e000      	b.n	8000a14 <HAL_CAN_IRQHandler+0x20>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000a12:	2500      	movs	r5, #0
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1))    &&
 8000a14:	6823      	ldr	r3, [r4, #0]
 8000a16:	691a      	ldr	r2, [r3, #16]
 8000a18:	06d2      	lsls	r2, r2, #27
 8000a1a:	d507      	bpl.n	8000a2c <HAL_CAN_IRQHandler+0x38>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FOV1)))
 8000a1c:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_FOV1))    &&
 8000a1e:	0652      	lsls	r2, r2, #25
 8000a20:	d504      	bpl.n	8000a2c <HAL_CAN_IRQHandler+0x38>
    errorcode |= HAL_CAN_ERROR_FOV1;
 8000a22:	2280      	movs	r2, #128	; 0x80
 8000a24:	00d2      	lsls	r2, r2, #3
 8000a26:	4315      	orrs	r5, r2
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000a28:	2210      	movs	r2, #16
 8000a2a:	611a      	str	r2, [r3, #16]
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	695a      	ldr	r2, [r3, #20]
 8000a30:	07d2      	lsls	r2, r2, #31
 8000a32:	d51f      	bpl.n	8000a74 <HAL_CAN_IRQHandler+0x80>
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 8000a34:	689a      	ldr	r2, [r3, #8]
 8000a36:	495c      	ldr	r1, [pc, #368]	; (8000ba8 <HAL_CAN_IRQHandler+0x1b4>)
 8000a38:	400a      	ands	r2, r1
 8000a3a:	428a      	cmp	r2, r1
 8000a3c:	d009      	beq.n	8000a52 <HAL_CAN_IRQHandler+0x5e>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 8000a3e:	689a      	ldr	r2, [r3, #8]
 8000a40:	495a      	ldr	r1, [pc, #360]	; (8000bac <HAL_CAN_IRQHandler+0x1b8>)
 8000a42:	400a      	ands	r2, r1
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 8000a44:	428a      	cmp	r2, r1
 8000a46:	d004      	beq.n	8000a52 <HAL_CAN_IRQHandler+0x5e>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 8000a48:	689a      	ldr	r2, [r3, #8]
 8000a4a:	4959      	ldr	r1, [pc, #356]	; (8000bb0 <HAL_CAN_IRQHandler+0x1bc>)
 8000a4c:	400a      	ands	r2, r1
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 8000a4e:	428a      	cmp	r2, r1
 8000a50:	d110      	bne.n	8000a74 <HAL_CAN_IRQHandler+0x80>
      if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0)) ||
 8000a52:	689a      	ldr	r2, [r3, #8]
 8000a54:	0792      	lsls	r2, r2, #30
 8000a56:	d405      	bmi.n	8000a64 <HAL_CAN_IRQHandler+0x70>
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1)) ||
 8000a58:	689a      	ldr	r2, [r3, #8]
      if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK0)) ||
 8000a5a:	0592      	lsls	r2, r2, #22
 8000a5c:	d402      	bmi.n	8000a64 <HAL_CAN_IRQHandler+0x70>
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK2)))
 8000a5e:	689b      	ldr	r3, [r3, #8]
         (__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_TXOK1)) ||
 8000a60:	039b      	lsls	r3, r3, #14
 8000a62:	d55d      	bpl.n	8000b20 <HAL_CAN_IRQHandler+0x12c>
        CAN_Transmit_IT(hcan);
 8000a64:	0020      	movs	r0, r4
 8000a66:	f7ff fec9 	bl	80007fc <CAN_Transmit_IT>
      SET_BIT(hcan->Instance->TSR, CAN_TSR_RQCP0  | CAN_TSR_RQCP1  | CAN_TSR_RQCP2 | \
 8000a6a:	6822      	ldr	r2, [r4, #0]
 8000a6c:	6891      	ldr	r1, [r2, #8]
 8000a6e:	4b51      	ldr	r3, [pc, #324]	; (8000bb4 <HAL_CAN_IRQHandler+0x1c0>)
 8000a70:	430b      	orrs	r3, r1
 8000a72:	6093      	str	r3, [r2, #8]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8000a74:	6823      	ldr	r3, [r4, #0]
 8000a76:	695a      	ldr	r2, [r3, #20]
 8000a78:	0792      	lsls	r2, r2, #30
 8000a7a:	d502      	bpl.n	8000a82 <HAL_CAN_IRQHandler+0x8e>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0U))
 8000a7c:	68db      	ldr	r3, [r3, #12]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8000a7e:	079b      	lsls	r3, r3, #30
 8000a80:	d152      	bne.n	8000b28 <HAL_CAN_IRQHandler+0x134>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8000a82:	6823      	ldr	r3, [r4, #0]
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	06d2      	lsls	r2, r2, #27
 8000a88:	d502      	bpl.n	8000a90 <HAL_CAN_IRQHandler+0x9c>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0U))
 8000a8a:	691b      	ldr	r3, [r3, #16]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8000a8c:	079b      	lsls	r3, r3, #30
 8000a8e:	d150      	bne.n	8000b32 <HAL_CAN_IRQHandler+0x13e>
  hcan->ErrorCode |= errorcode;
 8000a90:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a92:	431d      	orrs	r5, r3
 8000a94:	6425      	str	r5, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8000a96:	6823      	ldr	r3, [r4, #0]
 8000a98:	699a      	ldr	r2, [r3, #24]
 8000a9a:	07d2      	lsls	r2, r2, #31
 8000a9c:	d509      	bpl.n	8000ab2 <HAL_CAN_IRQHandler+0xbe>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8000a9e:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8000aa0:	05d2      	lsls	r2, r2, #23
 8000aa2:	d506      	bpl.n	8000ab2 <HAL_CAN_IRQHandler+0xbe>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8000aa4:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8000aa6:	0412      	lsls	r2, r2, #16
 8000aa8:	d503      	bpl.n	8000ab2 <HAL_CAN_IRQHandler+0xbe>
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8000aaa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000aac:	2101      	movs	r1, #1
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	6422      	str	r2, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8000ab2:	699a      	ldr	r2, [r3, #24]
 8000ab4:	0792      	lsls	r2, r2, #30
 8000ab6:	d509      	bpl.n	8000acc <HAL_CAN_IRQHandler+0xd8>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8000ab8:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8000aba:	0592      	lsls	r2, r2, #22
 8000abc:	d506      	bpl.n	8000acc <HAL_CAN_IRQHandler+0xd8>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8000abe:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8000ac0:	0412      	lsls	r2, r2, #16
 8000ac2:	d503      	bpl.n	8000acc <HAL_CAN_IRQHandler+0xd8>
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 8000ac4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ac6:	2102      	movs	r1, #2
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	6422      	str	r2, [r4, #64]	; 0x40
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8000acc:	699a      	ldr	r2, [r3, #24]
 8000ace:	0752      	lsls	r2, r2, #29
 8000ad0:	d509      	bpl.n	8000ae6 <HAL_CAN_IRQHandler+0xf2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8000ad2:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8000ad4:	0552      	lsls	r2, r2, #21
 8000ad6:	d506      	bpl.n	8000ae6 <HAL_CAN_IRQHandler+0xf2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8000ad8:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8000ada:	0412      	lsls	r2, r2, #16
 8000adc:	d503      	bpl.n	8000ae6 <HAL_CAN_IRQHandler+0xf2>
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8000ade:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ae0:	2104      	movs	r1, #4
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	6422      	str	r2, [r4, #64]	; 0x40
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8000ae6:	699a      	ldr	r2, [r3, #24]
 8000ae8:	2170      	movs	r1, #112	; 0x70
 8000aea:	4211      	tst	r1, r2
 8000aec:	d037      	beq.n	8000b5e <HAL_CAN_IRQHandler+0x16a>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8000aee:	695a      	ldr	r2, [r3, #20]
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8000af0:	0512      	lsls	r2, r2, #20
 8000af2:	d534      	bpl.n	8000b5e <HAL_CAN_IRQHandler+0x16a>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8000af4:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8000af6:	0412      	lsls	r2, r2, #16
 8000af8:	d531      	bpl.n	8000b5e <HAL_CAN_IRQHandler+0x16a>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8000afa:	6999      	ldr	r1, [r3, #24]
 8000afc:	2270      	movs	r2, #112	; 0x70
 8000afe:	400a      	ands	r2, r1
 8000b00:	2a30      	cmp	r2, #48	; 0x30
 8000b02:	d030      	beq.n	8000b66 <HAL_CAN_IRQHandler+0x172>
 8000b04:	d91a      	bls.n	8000b3c <HAL_CAN_IRQHandler+0x148>
 8000b06:	2a50      	cmp	r2, #80	; 0x50
 8000b08:	d032      	beq.n	8000b70 <HAL_CAN_IRQHandler+0x17c>
 8000b0a:	2a60      	cmp	r2, #96	; 0x60
 8000b0c:	d035      	beq.n	8000b7a <HAL_CAN_IRQHandler+0x186>
 8000b0e:	2a40      	cmp	r2, #64	; 0x40
 8000b10:	d121      	bne.n	8000b56 <HAL_CAN_IRQHandler+0x162>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 8000b12:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b14:	2140      	movs	r1, #64	; 0x40
 8000b16:	430a      	orrs	r2, r1
 8000b18:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8000b1a:	e01c      	b.n	8000b56 <HAL_CAN_IRQHandler+0x162>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000b1c:	2500      	movs	r5, #0
 8000b1e:	e779      	b.n	8000a14 <HAL_CAN_IRQHandler+0x20>
        errorcode |= HAL_CAN_ERROR_TXFAIL;
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	431d      	orrs	r5, r3
 8000b26:	e7a0      	b.n	8000a6a <HAL_CAN_IRQHandler+0x76>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 8000b28:	2100      	movs	r1, #0
 8000b2a:	0020      	movs	r0, r4
 8000b2c:	f7ff fe94 	bl	8000858 <CAN_Receive_IT>
 8000b30:	e7a7      	b.n	8000a82 <HAL_CAN_IRQHandler+0x8e>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8000b32:	2101      	movs	r1, #1
 8000b34:	0020      	movs	r0, r4
 8000b36:	f7ff fe8f 	bl	8000858 <CAN_Receive_IT>
 8000b3a:	e7a9      	b.n	8000a90 <HAL_CAN_IRQHandler+0x9c>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8000b3c:	2a10      	cmp	r2, #16
 8000b3e:	d006      	beq.n	8000b4e <HAL_CAN_IRQHandler+0x15a>
 8000b40:	2a20      	cmp	r2, #32
 8000b42:	d108      	bne.n	8000b56 <HAL_CAN_IRQHandler+0x162>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 8000b44:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b46:	2110      	movs	r1, #16
 8000b48:	430a      	orrs	r2, r1
 8000b4a:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8000b4c:	e003      	b.n	8000b56 <HAL_CAN_IRQHandler+0x162>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 8000b4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b50:	2108      	movs	r1, #8
 8000b52:	430a      	orrs	r2, r1
 8000b54:	6422      	str	r2, [r4, #64]	; 0x40
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000b56:	699a      	ldr	r2, [r3, #24]
 8000b58:	2170      	movs	r1, #112	; 0x70
 8000b5a:	438a      	bics	r2, r1
 8000b5c:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 8000b5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d110      	bne.n	8000b86 <HAL_CAN_IRQHandler+0x192>
}
 8000b64:	bd70      	pop	{r4, r5, r6, pc}
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8000b66:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b68:	2120      	movs	r1, #32
 8000b6a:	430a      	orrs	r2, r1
 8000b6c:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8000b6e:	e7f2      	b.n	8000b56 <HAL_CAN_IRQHandler+0x162>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8000b70:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000b72:	2180      	movs	r1, #128	; 0x80
 8000b74:	430a      	orrs	r2, r1
 8000b76:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8000b78:	e7ed      	b.n	8000b56 <HAL_CAN_IRQHandler+0x162>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8000b7a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000b7c:	2280      	movs	r2, #128	; 0x80
 8000b7e:	0052      	lsls	r2, r2, #1
 8000b80:	430a      	orrs	r2, r1
 8000b82:	6422      	str	r2, [r4, #64]	; 0x40
          break;
 8000b84:	e7e7      	b.n	8000b56 <HAL_CAN_IRQHandler+0x162>
    SET_BIT(hcan->Instance->MSR, CAN_MSR_ERRI);
 8000b86:	6822      	ldr	r2, [r4, #0]
 8000b88:	6853      	ldr	r3, [r2, #4]
 8000b8a:	2104      	movs	r1, #4
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	6053      	str	r3, [r2, #4]
    hcan->State = HAL_CAN_STATE_READY;
 8000b90:	2201      	movs	r2, #1
 8000b92:	233d      	movs	r3, #61	; 0x3d
 8000b94:	54e2      	strb	r2, [r4, r3]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8000b96:	6822      	ldr	r2, [r4, #0]
 8000b98:	6953      	ldr	r3, [r2, #20]
 8000b9a:	4907      	ldr	r1, [pc, #28]	; (8000bb8 <HAL_CAN_IRQHandler+0x1c4>)
 8000b9c:	400b      	ands	r3, r1
 8000b9e:	6153      	str	r3, [r2, #20]
    HAL_CAN_ErrorCallback(hcan);
 8000ba0:	0020      	movs	r0, r4
 8000ba2:	f003 ffc1 	bl	8004b28 <HAL_CAN_ErrorCallback>
}
 8000ba6:	e7dd      	b.n	8000b64 <HAL_CAN_IRQHandler+0x170>
 8000ba8:	04000001 	.word	0x04000001
 8000bac:	08000100 	.word	0x08000100
 8000bb0:	10010000 	.word	0x10010000
 8000bb4:	00010519 	.word	0x00010519
 8000bb8:	ffff70a4 	.word	0xffff70a4

08000bbc <HAL_CAN_GetError>:
  return hcan->ErrorCode;
 8000bbc:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8000bbe:	4770      	bx	lr

08000bc0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bc0:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	db11      	blt.n	8000bea <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc6:	0883      	lsrs	r3, r0, #2
 8000bc8:	4d14      	ldr	r5, [pc, #80]	; (8000c1c <HAL_NVIC_SetPriority+0x5c>)
 8000bca:	33c0      	adds	r3, #192	; 0xc0
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	595c      	ldr	r4, [r3, r5]
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	4010      	ands	r0, r2
 8000bd4:	00c0      	lsls	r0, r0, #3
 8000bd6:	32fc      	adds	r2, #252	; 0xfc
 8000bd8:	0016      	movs	r6, r2
 8000bda:	4086      	lsls	r6, r0
 8000bdc:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bde:	0189      	lsls	r1, r1, #6
 8000be0:	400a      	ands	r2, r1
 8000be2:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000be4:	4322      	orrs	r2, r4
 8000be6:	515a      	str	r2, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000be8:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bea:	b2c0      	uxtb	r0, r0
 8000bec:	230f      	movs	r3, #15
 8000bee:	4003      	ands	r3, r0
 8000bf0:	3b08      	subs	r3, #8
 8000bf2:	089b      	lsrs	r3, r3, #2
 8000bf4:	3306      	adds	r3, #6
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	4a09      	ldr	r2, [pc, #36]	; (8000c20 <HAL_NVIC_SetPriority+0x60>)
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	4463      	add	r3, ip
 8000bfe:	685d      	ldr	r5, [r3, #4]
 8000c00:	2203      	movs	r2, #3
 8000c02:	4010      	ands	r0, r2
 8000c04:	00c0      	lsls	r0, r0, #3
 8000c06:	24ff      	movs	r4, #255	; 0xff
 8000c08:	0022      	movs	r2, r4
 8000c0a:	4082      	lsls	r2, r0
 8000c0c:	4395      	bics	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c0e:	0189      	lsls	r1, r1, #6
 8000c10:	400c      	ands	r4, r1
 8000c12:	4084      	lsls	r4, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c14:	432c      	orrs	r4, r5
 8000c16:	605c      	str	r4, [r3, #4]
 8000c18:	e7e6      	b.n	8000be8 <HAL_NVIC_SetPriority+0x28>
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	e000e100 	.word	0xe000e100
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c24:	231f      	movs	r3, #31
 8000c26:	4018      	ands	r0, r3
 8000c28:	3b1e      	subs	r3, #30
 8000c2a:	4083      	lsls	r3, r0
 8000c2c:	4a01      	ldr	r2, [pc, #4]	; (8000c34 <HAL_NVIC_EnableIRQ+0x10>)
 8000c2e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000c30:	4770      	bx	lr
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	e000e100 	.word	0xe000e100

08000c38 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c38:	231f      	movs	r3, #31
 8000c3a:	4018      	ands	r0, r3
 8000c3c:	3b1e      	subs	r3, #30
 8000c3e:	4083      	lsls	r3, r0
 8000c40:	2280      	movs	r2, #128	; 0x80
 8000c42:	4901      	ldr	r1, [pc, #4]	; (8000c48 <HAL_NVIC_DisableIRQ+0x10>)
 8000c44:	508b      	str	r3, [r1, r2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8000c46:	4770      	bx	lr
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c4c:	3801      	subs	r0, #1
 8000c4e:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <HAL_SYSTICK_Config+0x2c>)
 8000c50:	4298      	cmp	r0, r3
 8000c52:	d80f      	bhi.n	8000c74 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c54:	4a09      	ldr	r2, [pc, #36]	; (8000c7c <HAL_SYSTICK_Config+0x30>)
 8000c56:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c58:	4809      	ldr	r0, [pc, #36]	; (8000c80 <HAL_SYSTICK_Config+0x34>)
 8000c5a:	6a03      	ldr	r3, [r0, #32]
 8000c5c:	021b      	lsls	r3, r3, #8
 8000c5e:	0a1b      	lsrs	r3, r3, #8
 8000c60:	21c0      	movs	r1, #192	; 0xc0
 8000c62:	0609      	lsls	r1, r1, #24
 8000c64:	430b      	orrs	r3, r1
 8000c66:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c68:	2300      	movs	r3, #0
 8000c6a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6c:	3307      	adds	r3, #7
 8000c6e:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c70:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c72:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c74:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8000c76:	e7fc      	b.n	8000c72 <HAL_SYSTICK_Config+0x26>
 8000c78:	00ffffff 	.word	0x00ffffff
 8000c7c:	e000e010 	.word	0xe000e010
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000c84:	2804      	cmp	r0, #4
 8000c86:	d005      	beq.n	8000c94 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000c88:	4a05      	ldr	r2, [pc, #20]	; (8000ca0 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000c8a:	6813      	ldr	r3, [r2, #0]
 8000c8c:	2104      	movs	r1, #4
 8000c8e:	438b      	bics	r3, r1
 8000c90:	6013      	str	r3, [r2, #0]
  }
}
 8000c92:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000c94:	4a02      	ldr	r2, [pc, #8]	; (8000ca0 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000c96:	6813      	ldr	r3, [r2, #0]
 8000c98:	2104      	movs	r1, #4
 8000c9a:	430b      	orrs	r3, r1
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	e7f8      	b.n	8000c92 <HAL_SYSTICK_CLKSourceConfig+0xe>
 8000ca0:	e000e010 	.word	0xe000e010

08000ca4 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000ca4:	4770      	bx	lr

08000ca6 <HAL_SYSTICK_IRQHandler>:
{
 8000ca6:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8000ca8:	f7ff fffc 	bl	8000ca4 <HAL_SYSTICK_Callback>
}
 8000cac:	bd10      	pop	{r4, pc}
	...

08000cb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000cb0:	b570      	push	{r4, r5, r6, lr}
 8000cb2:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8000cb4:	2001      	movs	r0, #1
  if(NULL == hdma)
 8000cb6:	2c00      	cmp	r4, #0
 8000cb8:	d028      	beq.n	8000d0c <HAL_DMA_Init+0x5c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000cba:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000cbc:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000cbe:	1ca5      	adds	r5, r4, #2
 8000cc0:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 8000cc2:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000cc4:	4b12      	ldr	r3, [pc, #72]	; (8000d10 <HAL_DMA_Init+0x60>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cc6:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000cc8:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8000cca:	6863      	ldr	r3, [r4, #4]
 8000ccc:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cce:	68e1      	ldr	r1, [r4, #12]
 8000cd0:	430b      	orrs	r3, r1
 8000cd2:	6921      	ldr	r1, [r4, #16]
 8000cd4:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cd6:	6961      	ldr	r1, [r4, #20]
 8000cd8:	430b      	orrs	r3, r1
 8000cda:	69a1      	ldr	r1, [r4, #24]
 8000cdc:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cde:	69e1      	ldr	r1, [r4, #28]
 8000ce0:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8000ce2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000ce4:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <HAL_DMA_Init+0x64>)
 8000ce8:	2114      	movs	r1, #20
 8000cea:	18c0      	adds	r0, r0, r3
 8000cec:	f7ff fa28 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000cf0:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <HAL_DMA_Init+0x68>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000cf2:	0080      	lsls	r0, r0, #2
 8000cf4:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000cf6:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 8000cf8:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000cfa:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 8000cfc:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8000cfe:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8000d00:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8000d02:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d04:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8000d06:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 8000d08:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000d0a:	77e0      	strb	r0, [r4, #31]
}  
 8000d0c:	bd70      	pop	{r4, r5, r6, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	ffffc00f 	.word	0xffffc00f
 8000d14:	bffdfff8 	.word	0xbffdfff8
 8000d18:	40020000 	.word	0x40020000

08000d1c <HAL_DMA_Start_IT>:
{
 8000d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8000d1e:	1c46      	adds	r6, r0, #1
 8000d20:	7ff5      	ldrb	r5, [r6, #31]
 8000d22:	2402      	movs	r4, #2
 8000d24:	2d01      	cmp	r5, #1
 8000d26:	d026      	beq.n	8000d76 <HAL_DMA_Start_IT+0x5a>
 8000d28:	2501      	movs	r5, #1
 8000d2a:	77f5      	strb	r5, [r6, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d2c:	1905      	adds	r5, r0, r4
 8000d2e:	46ac      	mov	ip, r5
 8000d30:	7fed      	ldrb	r5, [r5, #31]
 8000d32:	2700      	movs	r7, #0
 8000d34:	b2ed      	uxtb	r5, r5
 8000d36:	2d01      	cmp	r5, #1
 8000d38:	d129      	bne.n	8000d8e <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000d3a:	4666      	mov	r6, ip
 8000d3c:	77f4      	strb	r4, [r6, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d3e:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d40:	6387      	str	r7, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d42:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d44:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d46:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d48:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000d4a:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d4c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000d4e:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 8000d50:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d52:	6843      	ldr	r3, [r0, #4]
 8000d54:	6805      	ldr	r5, [r0, #0]
 8000d56:	2b10      	cmp	r3, #16
 8000d58:	d10f      	bne.n	8000d7a <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 8000d5a:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000d5c:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000d5e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d60:	6822      	ldr	r2, [r4, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d00c      	beq.n	8000d80 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d66:	230e      	movs	r3, #14
 8000d68:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d6a:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000d6c:	2301      	movs	r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8000d6e:	2400      	movs	r4, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000d70:	682a      	ldr	r2, [r5, #0]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	602b      	str	r3, [r5, #0]
} 
 8000d76:	0020      	movs	r0, r4
 8000d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8000d7a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8000d7c:	60e2      	str	r2, [r4, #12]
 8000d7e:	e7ee      	b.n	8000d5e <HAL_DMA_Start_IT+0x42>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000d80:	230a      	movs	r3, #10
 8000d82:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d84:	2204      	movs	r2, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000d86:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000d88:	6823      	ldr	r3, [r4, #0]
 8000d8a:	4393      	bics	r3, r2
 8000d8c:	e7ed      	b.n	8000d6a <HAL_DMA_Start_IT+0x4e>
    __HAL_UNLOCK(hdma); 
 8000d8e:	77f7      	strb	r7, [r6, #31]
 8000d90:	e7f1      	b.n	8000d76 <HAL_DMA_Start_IT+0x5a>

08000d92 <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d92:	210e      	movs	r1, #14
 8000d94:	6803      	ldr	r3, [r0, #0]
{
 8000d96:	b510      	push	{r4, lr}
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d98:	681a      	ldr	r2, [r3, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000d9a:	6c04      	ldr	r4, [r0, #64]	; 0x40
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000d9c:	438a      	bics	r2, r1
 8000d9e:	601a      	str	r2, [r3, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000da0:	2201      	movs	r2, #1
 8000da2:	6819      	ldr	r1, [r3, #0]
 8000da4:	4391      	bics	r1, r2
 8000da6:	6019      	str	r1, [r3, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000da8:	0011      	movs	r1, r2
 8000daa:	40a1      	lsls	r1, r4
 8000dac:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000dae:	6059      	str	r1, [r3, #4]
	hdma->State = HAL_DMA_STATE_READY; 
 8000db0:	1c83      	adds	r3, r0, #2
 8000db2:	77da      	strb	r2, [r3, #31]
	__HAL_UNLOCK(hdma);
 8000db4:	1883      	adds	r3, r0, r2
 8000db6:	2000      	movs	r0, #0
 8000db8:	77d8      	strb	r0, [r3, #31]
}
 8000dba:	bd10      	pop	{r4, pc}

08000dbc <HAL_DMA_Abort_IT>:
{  
 8000dbc:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000dbe:	1c84      	adds	r4, r0, #2
 8000dc0:	7fe3      	ldrb	r3, [r4, #31]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d004      	beq.n	8000dd0 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000dca:	3b03      	subs	r3, #3
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dd0:	210e      	movs	r1, #14
 8000dd2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000dd4:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	438a      	bics	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ddc:	2201      	movs	r2, #1
 8000dde:	6819      	ldr	r1, [r3, #0]
 8000de0:	4391      	bics	r1, r2
 8000de2:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000de4:	0011      	movs	r1, r2
 8000de6:	40a9      	lsls	r1, r5
 8000de8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000dea:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000dec:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000dee:	2400      	movs	r4, #0
 8000df0:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 8000df2:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 8000df4:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8000df6:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8000df8:	42a2      	cmp	r2, r4
 8000dfa:	d0e7      	beq.n	8000dcc <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000dfc:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000dfe:	0023      	movs	r3, r4
 8000e00:	e7e4      	b.n	8000dcc <HAL_DMA_Abort_IT+0x10>

08000e02 <HAL_DMA_IRQHandler>:
{
 8000e02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e04:	2704      	movs	r7, #4
 8000e06:	003e      	movs	r6, r7
 8000e08:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e0a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e0c:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000e0e:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000e10:	6803      	ldr	r3, [r0, #0]
 8000e12:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000e14:	422e      	tst	r6, r5
 8000e16:	d00d      	beq.n	8000e34 <HAL_DMA_IRQHandler+0x32>
 8000e18:	423c      	tst	r4, r7
 8000e1a:	d00b      	beq.n	8000e34 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e1c:	6819      	ldr	r1, [r3, #0]
 8000e1e:	0689      	lsls	r1, r1, #26
 8000e20:	d402      	bmi.n	8000e28 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000e22:	6819      	ldr	r1, [r3, #0]
 8000e24:	43b9      	bics	r1, r7
 8000e26:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e28:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000e2a:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d019      	beq.n	8000e64 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 8000e30:	4798      	blx	r3
}  
 8000e32:	e017      	b.n	8000e64 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000e34:	2702      	movs	r7, #2
 8000e36:	003e      	movs	r6, r7
 8000e38:	408e      	lsls	r6, r1
 8000e3a:	422e      	tst	r6, r5
 8000e3c:	d013      	beq.n	8000e66 <HAL_DMA_IRQHandler+0x64>
 8000e3e:	423c      	tst	r4, r7
 8000e40:	d011      	beq.n	8000e66 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e42:	6819      	ldr	r1, [r3, #0]
 8000e44:	0689      	lsls	r1, r1, #26
 8000e46:	d406      	bmi.n	8000e56 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000e48:	240a      	movs	r4, #10
 8000e4a:	6819      	ldr	r1, [r3, #0]
 8000e4c:	43a1      	bics	r1, r4
 8000e4e:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000e50:	2101      	movs	r1, #1
 8000e52:	19c3      	adds	r3, r0, r7
 8000e54:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000e56:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	1c43      	adds	r3, r0, #1
 8000e5c:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 8000e5e:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d1e5      	bne.n	8000e30 <HAL_DMA_IRQHandler+0x2e>
}  
 8000e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e66:	2608      	movs	r6, #8
 8000e68:	0037      	movs	r7, r6
 8000e6a:	408f      	lsls	r7, r1
 8000e6c:	423d      	tst	r5, r7
 8000e6e:	d0f9      	beq.n	8000e64 <HAL_DMA_IRQHandler+0x62>
 8000e70:	4234      	tst	r4, r6
 8000e72:	d0f7      	beq.n	8000e64 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e74:	250e      	movs	r5, #14
 8000e76:	681c      	ldr	r4, [r3, #0]
 8000e78:	43ac      	bics	r4, r5
 8000e7a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	001c      	movs	r4, r3
 8000e80:	408c      	lsls	r4, r1
 8000e82:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8000e84:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e86:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8000e88:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	18c3      	adds	r3, r0, r3
 8000e8e:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8000e90:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000e92:	e7e5      	b.n	8000e60 <HAL_DMA_IRQHandler+0x5e>

08000e94 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000e94:	2110      	movs	r1, #16
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <FLASH_SetErrorCode+0x34>)
{
 8000e98:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000e9a:	68d8      	ldr	r0, [r3, #12]
  uint32_t flags = 0U;
 8000e9c:	2200      	movs	r2, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000e9e:	4208      	tst	r0, r1
 8000ea0:	d005      	beq.n	8000eae <FLASH_SetErrorCode+0x1a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000ea2:	480a      	ldr	r0, [pc, #40]	; (8000ecc <FLASH_SetErrorCode+0x38>)
 8000ea4:	3202      	adds	r2, #2
 8000ea6:	69c4      	ldr	r4, [r0, #28]
 8000ea8:	4322      	orrs	r2, r4
 8000eaa:	61c2      	str	r2, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000eac:	000a      	movs	r2, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000eae:	2004      	movs	r0, #4
 8000eb0:	68d9      	ldr	r1, [r3, #12]
 8000eb2:	4201      	tst	r1, r0
 8000eb4:	d005      	beq.n	8000ec2 <FLASH_SetErrorCode+0x2e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	4c04      	ldr	r4, [pc, #16]	; (8000ecc <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 8000eba:	4302      	orrs	r2, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000ebc:	69e5      	ldr	r5, [r4, #28]
 8000ebe:	4329      	orrs	r1, r5
 8000ec0:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000ec2:	60da      	str	r2, [r3, #12]
}  
 8000ec4:	bd30      	pop	{r4, r5, pc}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	40022000 	.word	0x40022000
 8000ecc:	200004b8 	.word	0x200004b8

08000ed0 <HAL_FLASH_Unlock>:
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8000ed0:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <HAL_FLASH_Unlock+0x18>)
    return HAL_ERROR;
 8000ed2:	2001      	movs	r0, #1
  if (HAL_IS_BIT_SET(FLASH->CR, FLASH_CR_LOCK))
 8000ed4:	691a      	ldr	r2, [r3, #16]
 8000ed6:	0612      	lsls	r2, r2, #24
 8000ed8:	d504      	bpl.n	8000ee4 <HAL_FLASH_Unlock+0x14>
  return HAL_OK; 
 8000eda:	2000      	movs	r0, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000edc:	4a03      	ldr	r2, [pc, #12]	; (8000eec <HAL_FLASH_Unlock+0x1c>)
 8000ede:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000ee0:	4a03      	ldr	r2, [pc, #12]	; (8000ef0 <HAL_FLASH_Unlock+0x20>)
 8000ee2:	605a      	str	r2, [r3, #4]
}
 8000ee4:	4770      	bx	lr
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	40022000 	.word	0x40022000
 8000eec:	45670123 	.word	0x45670123
 8000ef0:	cdef89ab 	.word	0xcdef89ab

08000ef4 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000ef4:	2380      	movs	r3, #128	; 0x80
 8000ef6:	4a03      	ldr	r2, [pc, #12]	; (8000f04 <HAL_FLASH_Lock+0x10>)
}
 8000ef8:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000efa:	6911      	ldr	r1, [r2, #16]
 8000efc:	430b      	orrs	r3, r1
 8000efe:	6113      	str	r3, [r2, #16]
}
 8000f00:	4770      	bx	lr
 8000f02:	46c0      	nop			; (mov r8, r8)
 8000f04:	40022000 	.word	0x40022000

08000f08 <HAL_FLASH_OB_Unlock>:
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8000f08:	2180      	movs	r1, #128	; 0x80
 8000f0a:	4a06      	ldr	r2, [pc, #24]	; (8000f24 <HAL_FLASH_OB_Unlock+0x1c>)
 8000f0c:	0089      	lsls	r1, r1, #2
 8000f0e:	6913      	ldr	r3, [r2, #16]
    return HAL_ERROR;
 8000f10:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(FLASH->CR, FLASH_CR_OPTWRE))
 8000f12:	400b      	ands	r3, r1
 8000f14:	d104      	bne.n	8000f20 <HAL_FLASH_OB_Unlock+0x18>
  return HAL_OK;  
 8000f16:	0018      	movs	r0, r3
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 8000f18:	4903      	ldr	r1, [pc, #12]	; (8000f28 <HAL_FLASH_OB_Unlock+0x20>)
 8000f1a:	6091      	str	r1, [r2, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 8000f1c:	4903      	ldr	r1, [pc, #12]	; (8000f2c <HAL_FLASH_OB_Unlock+0x24>)
 8000f1e:	6091      	str	r1, [r2, #8]
}
 8000f20:	4770      	bx	lr
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	40022000 	.word	0x40022000
 8000f28:	45670123 	.word	0x45670123
 8000f2c:	cdef89ab 	.word	0xcdef89ab

08000f30 <HAL_FLASH_OB_Lock>:
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8000f30:	4a03      	ldr	r2, [pc, #12]	; (8000f40 <HAL_FLASH_OB_Lock+0x10>)
 8000f32:	4904      	ldr	r1, [pc, #16]	; (8000f44 <HAL_FLASH_OB_Lock+0x14>)
 8000f34:	6913      	ldr	r3, [r2, #16]
}
 8000f36:	2000      	movs	r0, #0
  CLEAR_BIT(FLASH->CR, FLASH_CR_OPTWRE);
 8000f38:	400b      	ands	r3, r1
 8000f3a:	6113      	str	r3, [r2, #16]
}
 8000f3c:	4770      	bx	lr
 8000f3e:	46c0      	nop			; (mov r8, r8)
 8000f40:	40022000 	.word	0x40022000
 8000f44:	fffffdff 	.word	0xfffffdff

08000f48 <FLASH_WaitForLastOperation>:
{
 8000f48:	b570      	push	{r4, r5, r6, lr}
 8000f4a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f4c:	f7ff f9ae 	bl	80002ac <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000f50:	2501      	movs	r5, #1
  uint32_t tickstart = HAL_GetTick();
 8000f52:	0006      	movs	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000f54:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <FLASH_WaitForLastOperation+0x50>)
 8000f56:	001a      	movs	r2, r3
 8000f58:	68d9      	ldr	r1, [r3, #12]
 8000f5a:	4229      	tst	r1, r5
 8000f5c:	d10f      	bne.n	8000f7e <FLASH_WaitForLastOperation+0x36>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000f5e:	2120      	movs	r1, #32
 8000f60:	68d8      	ldr	r0, [r3, #12]
 8000f62:	4208      	tst	r0, r1
 8000f64:	d000      	beq.n	8000f68 <FLASH_WaitForLastOperation+0x20>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000f66:	60d9      	str	r1, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f68:	2310      	movs	r3, #16
 8000f6a:	68d0      	ldr	r0, [r2, #12]
 8000f6c:	4018      	ands	r0, r3
 8000f6e:	d102      	bne.n	8000f76 <FLASH_WaitForLastOperation+0x2e>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000f70:	68d3      	ldr	r3, [r2, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000f72:	075b      	lsls	r3, r3, #29
 8000f74:	d508      	bpl.n	8000f88 <FLASH_WaitForLastOperation+0x40>
    FLASH_SetErrorCode();
 8000f76:	f7ff ff8d 	bl	8000e94 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	e004      	b.n	8000f88 <FLASH_WaitForLastOperation+0x40>
    if (Timeout != HAL_MAX_DELAY)
 8000f7e:	1c61      	adds	r1, r4, #1
 8000f80:	d0ea      	beq.n	8000f58 <FLASH_WaitForLastOperation+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000f82:	2c00      	cmp	r4, #0
 8000f84:	d101      	bne.n	8000f8a <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 8000f86:	2003      	movs	r0, #3
}
 8000f88:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000f8a:	f7ff f98f 	bl	80002ac <HAL_GetTick>
 8000f8e:	1b80      	subs	r0, r0, r6
 8000f90:	4284      	cmp	r4, r0
 8000f92:	d2df      	bcs.n	8000f54 <FLASH_WaitForLastOperation+0xc>
 8000f94:	e7f7      	b.n	8000f86 <FLASH_WaitForLastOperation+0x3e>
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	40022000 	.word	0x40022000

08000f9c <HAL_FLASH_OB_Launch>:
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 8000f9c:	2380      	movs	r3, #128	; 0x80
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <HAL_FLASH_OB_Launch+0x18>)
{
 8000fa0:	b510      	push	{r4, lr}
  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);
 8000fa2:	6911      	ldr	r1, [r2, #16]
 8000fa4:	019b      	lsls	r3, r3, #6
 8000fa6:	430b      	orrs	r3, r1
 8000fa8:	6113      	str	r3, [r2, #16]
  return(FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE));
 8000faa:	4803      	ldr	r0, [pc, #12]	; (8000fb8 <HAL_FLASH_OB_Launch+0x1c>)
 8000fac:	f7ff ffcc 	bl	8000f48 <FLASH_WaitForLastOperation>
}
 8000fb0:	bd10      	pop	{r4, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	40022000 	.word	0x40022000
 8000fb8:	0000c350 	.word	0x0000c350

08000fbc <FLASH_OB_RDP_LevelConfig>:
  *            @arg @ref OB_RDP_LEVEL_2 Full chip protection
  * @note   Warning: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t ReadProtectLevel)
{
 8000fbc:	b570      	push	{r4, r5, r6, lr}
 8000fbe:	0006      	movs	r6, r0
  
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(ReadProtectLevel));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fc0:	4812      	ldr	r0, [pc, #72]	; (800100c <FLASH_OB_RDP_LevelConfig+0x50>)
 8000fc2:	f7ff ffc1 	bl	8000f48 <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8000fc6:	2800      	cmp	r0, #0
 8000fc8:	d11f      	bne.n	800100a <FLASH_OB_RDP_LevelConfig+0x4e>
  { 
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
    
    /* If the previous operation is completed, proceed to erase the option bytes */
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8000fca:	2520      	movs	r5, #32
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <FLASH_OB_RDP_LevelConfig+0x54>)
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8000fce:	4c11      	ldr	r4, [pc, #68]	; (8001014 <FLASH_OB_RDP_LevelConfig+0x58>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000fd0:	61d8      	str	r0, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8000fd2:	6923      	ldr	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fd4:	480d      	ldr	r0, [pc, #52]	; (800100c <FLASH_OB_RDP_LevelConfig+0x50>)
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8000fd6:	432b      	orrs	r3, r5
 8000fd8:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000fda:	2340      	movs	r3, #64	; 0x40
 8000fdc:	6922      	ldr	r2, [r4, #16]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000fe2:	f7ff ffb1 	bl	8000f48 <FLASH_WaitForLastOperation>

    /* If the erase operation is completed, disable the OPTER Bit */
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8000fe6:	6923      	ldr	r3, [r4, #16]
 8000fe8:	43ab      	bics	r3, r5
 8000fea:	6123      	str	r3, [r4, #16]

    if(status == HAL_OK)
 8000fec:	2800      	cmp	r0, #0
 8000fee:	d10c      	bne.n	800100a <FLASH_OB_RDP_LevelConfig+0x4e>
    {
      /* Enable the Option Bytes Programming operation */
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8000ff0:	6923      	ldr	r3, [r4, #16]
 8000ff2:	3d10      	subs	r5, #16
 8000ff4:	432b      	orrs	r3, r5
 8000ff6:	6123      	str	r3, [r4, #16]
      
      WRITE_REG(OB->RDP, ReadProtectLevel);
 8000ff8:	4b07      	ldr	r3, [pc, #28]	; (8001018 <FLASH_OB_RDP_LevelConfig+0x5c>)
 8000ffa:	b2b6      	uxth	r6, r6
 8000ffc:	801e      	strh	r6, [r3, #0]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE); 
 8000ffe:	4803      	ldr	r0, [pc, #12]	; (800100c <FLASH_OB_RDP_LevelConfig+0x50>)
 8001000:	f7ff ffa2 	bl	8000f48 <FLASH_WaitForLastOperation>
      
      /* if the program operation is completed, disable the OPTPG Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001004:	6923      	ldr	r3, [r4, #16]
 8001006:	43ab      	bics	r3, r5
 8001008:	6123      	str	r3, [r4, #16]
    }
  }
  
  return status;
}
 800100a:	bd70      	pop	{r4, r5, r6, pc}
 800100c:	0000c350 	.word	0x0000c350
 8001010:	200004b8 	.word	0x200004b8
 8001014:	40022000 	.word	0x40022000
 8001018:	1ffff800 	.word	0x1ffff800

0800101c <HAL_FLASHEx_OBErase>:
static uint32_t FLASH_OB_GetRDP(void)
{
  uint32_t tmp_reg = 0U;
  
  /* Read RDP level bits */
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 800101c:	2206      	movs	r2, #6
{
 800101e:	b570      	push	{r4, r5, r6, lr}
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 8001020:	4c12      	ldr	r4, [pc, #72]	; (800106c <HAL_FLASHEx_OBErase+0x50>)

  if (tmp_reg == FLASH_OBR_RDPRT1)
  {
    return OB_RDP_LEVEL_1;
 8001022:	25bb      	movs	r5, #187	; 0xbb
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 8001024:	69e3      	ldr	r3, [r4, #28]
 8001026:	4013      	ands	r3, r2
  if (tmp_reg == FLASH_OBR_RDPRT1)
 8001028:	2b02      	cmp	r3, #2
 800102a:	d003      	beq.n	8001034 <HAL_FLASHEx_OBErase+0x18>
  }
  else if (tmp_reg == FLASH_OBR_RDPRT2)
  {
    return OB_RDP_LEVEL_2;
 800102c:	3511      	adds	r5, #17
  else if (tmp_reg == FLASH_OBR_RDPRT2)
 800102e:	2b04      	cmp	r3, #4
 8001030:	d000      	beq.n	8001034 <HAL_FLASHEx_OBErase+0x18>
  }
  else 
  {
    return OB_RDP_LEVEL_0;
 8001032:	3d22      	subs	r5, #34	; 0x22
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001034:	480e      	ldr	r0, [pc, #56]	; (8001070 <HAL_FLASHEx_OBErase+0x54>)
 8001036:	f7ff ff87 	bl	8000f48 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800103a:	2800      	cmp	r0, #0
 800103c:	d114      	bne.n	8001068 <HAL_FLASHEx_OBErase+0x4c>
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 800103e:	2620      	movs	r6, #32
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001040:	4b0c      	ldr	r3, [pc, #48]	; (8001074 <HAL_FLASHEx_OBErase+0x58>)
 8001042:	61d8      	str	r0, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001044:	6923      	ldr	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001046:	480a      	ldr	r0, [pc, #40]	; (8001070 <HAL_FLASHEx_OBErase+0x54>)
    SET_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001048:	4333      	orrs	r3, r6
 800104a:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800104c:	2340      	movs	r3, #64	; 0x40
 800104e:	6922      	ldr	r2, [r4, #16]
 8001050:	4313      	orrs	r3, r2
 8001052:	6123      	str	r3, [r4, #16]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001054:	f7ff ff78 	bl	8000f48 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTER);
 8001058:	6923      	ldr	r3, [r4, #16]
 800105a:	43b3      	bics	r3, r6
 800105c:	6123      	str	r3, [r4, #16]
    if(status == HAL_OK)
 800105e:	2800      	cmp	r0, #0
 8001060:	d102      	bne.n	8001068 <HAL_FLASHEx_OBErase+0x4c>
      status = FLASH_OB_RDP_LevelConfig(rdptmp);
 8001062:	b2e8      	uxtb	r0, r5
 8001064:	f7ff ffaa 	bl	8000fbc <FLASH_OB_RDP_LevelConfig>
}
 8001068:	bd70      	pop	{r4, r5, r6, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	40022000 	.word	0x40022000
 8001070:	0000c350 	.word	0x0000c350
 8001074:	200004b8 	.word	0x200004b8

08001078 <HAL_FLASHEx_OBProgram>:
{
 8001078:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800107a:	4c46      	ldr	r4, [pc, #280]	; (8001194 <HAL_FLASHEx_OBProgram+0x11c>)
{
 800107c:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 800107e:	7e23      	ldrb	r3, [r4, #24]
 8001080:	2002      	movs	r0, #2
 8001082:	2b01      	cmp	r3, #1
 8001084:	d02d      	beq.n	80010e2 <HAL_FLASHEx_OBProgram+0x6a>
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 8001086:	682b      	ldr	r3, [r5, #0]
  __HAL_LOCK(&pFlash);
 8001088:	3801      	subs	r0, #1
 800108a:	7620      	strb	r0, [r4, #24]
  if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800108c:	4203      	tst	r3, r0
 800108e:	d041      	beq.n	8001114 <HAL_FLASHEx_OBProgram+0x9c>
 8001090:	68ab      	ldr	r3, [r5, #8]
 8001092:	4e41      	ldr	r6, [pc, #260]	; (8001198 <HAL_FLASHEx_OBProgram+0x120>)
 8001094:	9301      	str	r3, [sp, #4]
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 8001096:	686b      	ldr	r3, [r5, #4]
  return (uint32_t)(READ_REG(FLASH->WRPR));
 8001098:	6a37      	ldr	r7, [r6, #32]
    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800109a:	4283      	cmp	r3, r0
 800109c:	d122      	bne.n	80010e4 <HAL_FLASHEx_OBProgram+0x6c>
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800109e:	483f      	ldr	r0, [pc, #252]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
 80010a0:	f7ff ff52 	bl	8000f48 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80010a4:	2800      	cmp	r0, #0
 80010a6:	d11a      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010a8:	61e0      	str	r0, [r4, #28]
    status = HAL_FLASHEx_OBErase();
 80010aa:	f7ff ffb7 	bl	800101c <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 80010ae:	2800      	cmp	r0, #0
 80010b0:	d115      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80010b2:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80010b4:	6932      	ldr	r2, [r6, #16]
  WriteProtectPage = (uint32_t)(~((~FLASH_OB_GetWRP()) | WriteProtectPage));
 80010b6:	439f      	bics	r7, r3
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80010b8:	2310      	movs	r3, #16
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 80010ba:	b2ff      	uxtb	r7, r7
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80010bc:	4313      	orrs	r3, r2
 80010be:	6133      	str	r3, [r6, #16]
      if(WRP0_Data != 0xFFU)
 80010c0:	2fff      	cmp	r7, #255	; 0xff
 80010c2:	d006      	beq.n	80010d2 <HAL_FLASHEx_OBProgram+0x5a>
        OB->WRP0 &= WRP0_Data;
 80010c4:	4a36      	ldr	r2, [pc, #216]	; (80011a0 <HAL_FLASHEx_OBProgram+0x128>)
 80010c6:	8913      	ldrh	r3, [r2, #8]
 80010c8:	401f      	ands	r7, r3
 80010ca:	8117      	strh	r7, [r2, #8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010cc:	4833      	ldr	r0, [pc, #204]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
 80010ce:	f7ff ff3b 	bl	8000f48 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80010d2:	2210      	movs	r2, #16
 80010d4:	6933      	ldr	r3, [r6, #16]
 80010d6:	4393      	bics	r3, r2
 80010d8:	6133      	str	r3, [r6, #16]
    if (status != HAL_OK)
 80010da:	2800      	cmp	r0, #0
 80010dc:	d01a      	beq.n	8001114 <HAL_FLASHEx_OBProgram+0x9c>
  __HAL_UNLOCK(&pFlash);
 80010de:	2300      	movs	r3, #0
 80010e0:	7623      	strb	r3, [r4, #24]
}
 80010e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80010e4:	482d      	ldr	r0, [pc, #180]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
 80010e6:	f7ff ff2f 	bl	8000f48 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 80010ea:	2800      	cmp	r0, #0
 80010ec:	d1f7      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80010ee:	61e0      	str	r0, [r4, #28]
    status = HAL_FLASHEx_OBErase();
 80010f0:	f7ff ff94 	bl	800101c <HAL_FLASHEx_OBErase>
    if (status == HAL_OK)  
 80010f4:	2800      	cmp	r0, #0
 80010f6:	d1f2      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 80010f8:	9b01      	ldr	r3, [sp, #4]
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 80010fa:	6932      	ldr	r2, [r6, #16]
  WriteProtectPage = (FLASH_OB_GetWRP() | WriteProtectPage);
 80010fc:	433b      	orrs	r3, r7
  WRP0_Data = (uint16_t)(WriteProtectPage & OB_WRP_PAGES0TO31MASK);
 80010fe:	b2df      	uxtb	r7, r3
      SET_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001100:	2310      	movs	r3, #16
 8001102:	4313      	orrs	r3, r2
 8001104:	6133      	str	r3, [r6, #16]
      if(WRP0_Data != 0xFFU)
 8001106:	2fff      	cmp	r7, #255	; 0xff
 8001108:	d0e3      	beq.n	80010d2 <HAL_FLASHEx_OBProgram+0x5a>
        OB->WRP0 |= WRP0_Data;
 800110a:	4b25      	ldr	r3, [pc, #148]	; (80011a0 <HAL_FLASHEx_OBProgram+0x128>)
 800110c:	891a      	ldrh	r2, [r3, #8]
 800110e:	4317      	orrs	r7, r2
 8001110:	811f      	strh	r7, [r3, #8]
 8001112:	e7db      	b.n	80010cc <HAL_FLASHEx_OBProgram+0x54>
  if((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
 8001114:	682b      	ldr	r3, [r5, #0]
 8001116:	079b      	lsls	r3, r3, #30
 8001118:	d504      	bpl.n	8001124 <HAL_FLASHEx_OBProgram+0xac>
    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
 800111a:	7b28      	ldrb	r0, [r5, #12]
 800111c:	f7ff ff4e 	bl	8000fbc <FLASH_OB_RDP_LevelConfig>
    if (status != HAL_OK)
 8001120:	2800      	cmp	r0, #0
 8001122:	d1dc      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
  if((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
 8001124:	682b      	ldr	r3, [r5, #0]
 8001126:	075b      	lsls	r3, r3, #29
 8001128:	d518      	bpl.n	800115c <HAL_FLASHEx_OBProgram+0xe4>
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 800112a:	7b6b      	ldrb	r3, [r5, #13]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800112c:	481b      	ldr	r0, [pc, #108]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
    status = FLASH_OB_UserConfig(pOBInit->USERConfig);
 800112e:	9301      	str	r3, [sp, #4]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001130:	f7ff ff0a 	bl	8000f48 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8001134:	2800      	cmp	r0, #0
 8001136:	d1d2      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001138:	2710      	movs	r7, #16
 800113a:	4e17      	ldr	r6, [pc, #92]	; (8001198 <HAL_FLASHEx_OBProgram+0x120>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800113c:	61e0      	str	r0, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 800113e:	6933      	ldr	r3, [r6, #16]
    OB->USER = UserConfig;
 8001140:	4a17      	ldr	r2, [pc, #92]	; (80011a0 <HAL_FLASHEx_OBProgram+0x128>)
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001142:	433b      	orrs	r3, r7
 8001144:	6133      	str	r3, [r6, #16]
    OB->USER = UserConfig;
 8001146:	466b      	mov	r3, sp
 8001148:	889b      	ldrh	r3, [r3, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800114a:	4814      	ldr	r0, [pc, #80]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
    OB->USER = UserConfig;
 800114c:	8053      	strh	r3, [r2, #2]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800114e:	f7ff fefb 	bl	8000f48 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 8001152:	6933      	ldr	r3, [r6, #16]
 8001154:	43bb      	bics	r3, r7
 8001156:	6133      	str	r3, [r6, #16]
    if (status != HAL_OK)
 8001158:	2800      	cmp	r0, #0
 800115a:	d1c0      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
  if((pOBInit->OptionType & OPTIONBYTE_DATA) == OPTIONBYTE_DATA)
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	071b      	lsls	r3, r3, #28
 8001160:	d5bd      	bpl.n	80010de <HAL_FLASHEx_OBProgram+0x66>
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001162:	692b      	ldr	r3, [r5, #16]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001164:	480d      	ldr	r0, [pc, #52]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
    status = FLASH_OB_ProgramData(pOBInit->DATAAddress, pOBInit->DATAData);
 8001166:	9301      	str	r3, [sp, #4]
 8001168:	7d2e      	ldrb	r6, [r5, #20]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800116a:	f7ff feed 	bl	8000f48 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800116e:	2800      	cmp	r0, #0
 8001170:	d1b5      	bne.n	80010de <HAL_FLASHEx_OBProgram+0x66>
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001172:	2710      	movs	r7, #16
 8001174:	4d08      	ldr	r5, [pc, #32]	; (8001198 <HAL_FLASHEx_OBProgram+0x120>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001176:	61e0      	str	r0, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 8001178:	692b      	ldr	r3, [r5, #16]
    *(__IO uint16_t*)Address = Data;
 800117a:	b2b6      	uxth	r6, r6
    SET_BIT(FLASH->CR, FLASH_CR_OPTPG); 
 800117c:	433b      	orrs	r3, r7
 800117e:	612b      	str	r3, [r5, #16]
    *(__IO uint16_t*)Address = Data;
 8001180:	9b01      	ldr	r3, [sp, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001182:	4806      	ldr	r0, [pc, #24]	; (800119c <HAL_FLASHEx_OBProgram+0x124>)
    *(__IO uint16_t*)Address = Data;
 8001184:	801e      	strh	r6, [r3, #0]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001186:	f7ff fedf 	bl	8000f48 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, FLASH_CR_OPTPG);
 800118a:	692b      	ldr	r3, [r5, #16]
 800118c:	43bb      	bics	r3, r7
 800118e:	612b      	str	r3, [r5, #16]
 8001190:	e7a5      	b.n	80010de <HAL_FLASHEx_OBProgram+0x66>
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	200004b8 	.word	0x200004b8
 8001198:	40022000 	.word	0x40022000
 800119c:	0000c350 	.word	0x0000c350
 80011a0:	1ffff800 	.word	0x1ffff800

080011a4 <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 80011a4:	2307      	movs	r3, #7
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 80011a6:	2106      	movs	r1, #6
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER;
 80011a8:	6003      	str	r3, [r0, #0]
  return (uint32_t)(READ_REG(FLASH->WRPR));
 80011aa:	4b08      	ldr	r3, [pc, #32]	; (80011cc <HAL_FLASHEx_OBGetConfig+0x28>)
 80011ac:	6a1a      	ldr	r2, [r3, #32]
  pOBInit->WRPPage = FLASH_OB_GetWRP();
 80011ae:	6082      	str	r2, [r0, #8]
  tmp_reg = READ_BIT(FLASH->OBR, (FLASH_OBR_RDPRT1 | FLASH_OBR_RDPRT2));
 80011b0:	69da      	ldr	r2, [r3, #28]
 80011b2:	400a      	ands	r2, r1
    return OB_RDP_LEVEL_1;
 80011b4:	31b5      	adds	r1, #181	; 0xb5
  if (tmp_reg == FLASH_OBR_RDPRT1)
 80011b6:	2a02      	cmp	r2, #2
 80011b8:	d003      	beq.n	80011c2 <HAL_FLASHEx_OBGetConfig+0x1e>
    return OB_RDP_LEVEL_2;
 80011ba:	3111      	adds	r1, #17
  else if (tmp_reg == FLASH_OBR_RDPRT2)
 80011bc:	2a04      	cmp	r2, #4
 80011be:	d000      	beq.n	80011c2 <HAL_FLASHEx_OBGetConfig+0x1e>
    return OB_RDP_LEVEL_0;
 80011c0:	3922      	subs	r1, #34	; 0x22
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 80011c2:	7301      	strb	r1, [r0, #12]
  *         For few devices, following option bytes are available: nBOOT0(Bit3) & BOOT_SEL(Bit7).
  */
static uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)((READ_REG(FLASH->OBR) & FLASH_OBR_USER) >> FLASH_POSITION_IWDGSW_BIT);
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	0a1b      	lsrs	r3, r3, #8
  pOBInit->USERConfig = FLASH_OB_GetUser();
 80011c8:	7343      	strb	r3, [r0, #13]
}
 80011ca:	4770      	bx	lr
 80011cc:	40022000 	.word	0x40022000

080011d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80011d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011d2:	46c6      	mov	lr, r8
 80011d4:	b500      	push	{lr}
 80011d6:	b082      	sub	sp, #8
  uint32_t position = 0x00U;
 80011d8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80011da:	e07b      	b.n	80012d4 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80011dc:	08df      	lsrs	r7, r3, #3
 80011de:	3708      	adds	r7, #8
 80011e0:	00bf      	lsls	r7, r7, #2
 80011e2:	583e      	ldr	r6, [r7, r0]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80011e4:	2507      	movs	r5, #7
 80011e6:	401d      	ands	r5, r3
 80011e8:	00ad      	lsls	r5, r5, #2
 80011ea:	240f      	movs	r4, #15
 80011ec:	40ac      	lsls	r4, r5
 80011ee:	43a6      	bics	r6, r4
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80011f0:	690c      	ldr	r4, [r1, #16]
 80011f2:	40ac      	lsls	r4, r5
 80011f4:	0025      	movs	r5, r4
 80011f6:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 80011f8:	503d      	str	r5, [r7, r0]
 80011fa:	e07b      	b.n	80012f4 <HAL_GPIO_Init+0x124>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011fc:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011fe:	4664      	mov	r4, ip
 8001200:	4025      	ands	r5, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001202:	68ce      	ldr	r6, [r1, #12]
 8001204:	40be      	lsls	r6, r7
 8001206:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001208:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800120a:	6845      	ldr	r5, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800120c:	002c      	movs	r4, r5
 800120e:	4645      	mov	r5, r8
 8001210:	43ac      	bics	r4, r5
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001212:	684d      	ldr	r5, [r1, #4]
 8001214:	092e      	lsrs	r6, r5, #4
 8001216:	2501      	movs	r5, #1
 8001218:	4035      	ands	r5, r6
 800121a:	409d      	lsls	r5, r3
 800121c:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800121e:	6044      	str	r4, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001220:	68c4      	ldr	r4, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001222:	4665      	mov	r5, ip
 8001224:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001226:	688d      	ldr	r5, [r1, #8]
 8001228:	40bd      	lsls	r5, r7
 800122a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800122c:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800122e:	684c      	ldr	r4, [r1, #4]
 8001230:	00e4      	lsls	r4, r4, #3
 8001232:	d54e      	bpl.n	80012d2 <HAL_GPIO_Init+0x102>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001234:	4d41      	ldr	r5, [pc, #260]	; (800133c <HAL_GPIO_Init+0x16c>)
 8001236:	69ae      	ldr	r6, [r5, #24]
 8001238:	2401      	movs	r4, #1
 800123a:	4326      	orrs	r6, r4
 800123c:	61ae      	str	r6, [r5, #24]
 800123e:	69ad      	ldr	r5, [r5, #24]
 8001240:	402c      	ands	r4, r5
 8001242:	9401      	str	r4, [sp, #4]
 8001244:	9c01      	ldr	r4, [sp, #4]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001246:	089c      	lsrs	r4, r3, #2
 8001248:	1ca5      	adds	r5, r4, #2
 800124a:	00ad      	lsls	r5, r5, #2
 800124c:	4e3c      	ldr	r6, [pc, #240]	; (8001340 <HAL_GPIO_Init+0x170>)
 800124e:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001250:	2503      	movs	r5, #3
 8001252:	401d      	ands	r5, r3
 8001254:	00ad      	lsls	r5, r5, #2
 8001256:	270f      	movs	r7, #15
 8001258:	40af      	lsls	r7, r5
 800125a:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800125c:	2790      	movs	r7, #144	; 0x90
 800125e:	05ff      	lsls	r7, r7, #23
 8001260:	42b8      	cmp	r0, r7
 8001262:	d062      	beq.n	800132a <HAL_GPIO_Init+0x15a>
 8001264:	4f37      	ldr	r7, [pc, #220]	; (8001344 <HAL_GPIO_Init+0x174>)
 8001266:	42b8      	cmp	r0, r7
 8001268:	d061      	beq.n	800132e <HAL_GPIO_Init+0x15e>
 800126a:	4f37      	ldr	r7, [pc, #220]	; (8001348 <HAL_GPIO_Init+0x178>)
 800126c:	42b8      	cmp	r0, r7
 800126e:	d05a      	beq.n	8001326 <HAL_GPIO_Init+0x156>
 8001270:	2705      	movs	r7, #5
 8001272:	40af      	lsls	r7, r5
 8001274:	003d      	movs	r5, r7
 8001276:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8001278:	3402      	adds	r4, #2
 800127a:	00a4      	lsls	r4, r4, #2
 800127c:	4e30      	ldr	r6, [pc, #192]	; (8001340 <HAL_GPIO_Init+0x170>)
 800127e:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001280:	4c32      	ldr	r4, [pc, #200]	; (800134c <HAL_GPIO_Init+0x17c>)
 8001282:	6825      	ldr	r5, [r4, #0]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001284:	43d4      	mvns	r4, r2
 8001286:	0026      	movs	r6, r4
 8001288:	402e      	ands	r6, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800128a:	684f      	ldr	r7, [r1, #4]
 800128c:	03ff      	lsls	r7, r7, #15
 800128e:	d501      	bpl.n	8001294 <HAL_GPIO_Init+0xc4>
        {
          SET_BIT(temp, iocurrent); 
 8001290:	4315      	orrs	r5, r2
 8001292:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 8001294:	4d2d      	ldr	r5, [pc, #180]	; (800134c <HAL_GPIO_Init+0x17c>)
 8001296:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001298:	686d      	ldr	r5, [r5, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 800129a:	002e      	movs	r6, r5
 800129c:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800129e:	684f      	ldr	r7, [r1, #4]
 80012a0:	03bf      	lsls	r7, r7, #14
 80012a2:	d501      	bpl.n	80012a8 <HAL_GPIO_Init+0xd8>
        { 
          SET_BIT(temp, iocurrent); 
 80012a4:	4315      	orrs	r5, r2
 80012a6:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 80012a8:	4d28      	ldr	r5, [pc, #160]	; (800134c <HAL_GPIO_Init+0x17c>)
 80012aa:	606e      	str	r6, [r5, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ac:	68ad      	ldr	r5, [r5, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80012ae:	002e      	movs	r6, r5
 80012b0:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012b2:	684f      	ldr	r7, [r1, #4]
 80012b4:	02ff      	lsls	r7, r7, #11
 80012b6:	d501      	bpl.n	80012bc <HAL_GPIO_Init+0xec>
        {
          SET_BIT(temp, iocurrent); 
 80012b8:	4315      	orrs	r5, r2
 80012ba:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 80012bc:	4d23      	ldr	r5, [pc, #140]	; (800134c <HAL_GPIO_Init+0x17c>)
 80012be:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 80012c0:	68ed      	ldr	r5, [r5, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80012c2:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c4:	684e      	ldr	r6, [r1, #4]
 80012c6:	02b6      	lsls	r6, r6, #10
 80012c8:	d501      	bpl.n	80012ce <HAL_GPIO_Init+0xfe>
        {
          SET_BIT(temp, iocurrent); 
 80012ca:	432a      	orrs	r2, r5
 80012cc:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 80012ce:	4a1f      	ldr	r2, [pc, #124]	; (800134c <HAL_GPIO_Init+0x17c>)
 80012d0:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 80012d2:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80012d4:	680a      	ldr	r2, [r1, #0]
 80012d6:	0014      	movs	r4, r2
 80012d8:	40dc      	lsrs	r4, r3
 80012da:	d02a      	beq.n	8001332 <HAL_GPIO_Init+0x162>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012dc:	2401      	movs	r4, #1
 80012de:	409c      	lsls	r4, r3
 80012e0:	46a0      	mov	r8, r4
 80012e2:	4022      	ands	r2, r4
    if(iocurrent)
 80012e4:	d0f5      	beq.n	80012d2 <HAL_GPIO_Init+0x102>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80012e6:	684d      	ldr	r5, [r1, #4]
 80012e8:	2d02      	cmp	r5, #2
 80012ea:	d100      	bne.n	80012ee <HAL_GPIO_Init+0x11e>
 80012ec:	e776      	b.n	80011dc <HAL_GPIO_Init+0xc>
 80012ee:	2d12      	cmp	r5, #18
 80012f0:	d100      	bne.n	80012f4 <HAL_GPIO_Init+0x124>
 80012f2:	e773      	b.n	80011dc <HAL_GPIO_Init+0xc>
      temp = GPIOx->MODER;
 80012f4:	6806      	ldr	r6, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80012f6:	005f      	lsls	r7, r3, #1
 80012f8:	2503      	movs	r5, #3
 80012fa:	002c      	movs	r4, r5
 80012fc:	40bc      	lsls	r4, r7
 80012fe:	43e4      	mvns	r4, r4
 8001300:	46a4      	mov	ip, r4
 8001302:	4026      	ands	r6, r4
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001304:	684c      	ldr	r4, [r1, #4]
 8001306:	4025      	ands	r5, r4
 8001308:	40bd      	lsls	r5, r7
 800130a:	4335      	orrs	r5, r6
      GPIOx->MODER = temp;
 800130c:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800130e:	684d      	ldr	r5, [r1, #4]
 8001310:	1e6e      	subs	r6, r5, #1
 8001312:	2e01      	cmp	r6, #1
 8001314:	d800      	bhi.n	8001318 <HAL_GPIO_Init+0x148>
 8001316:	e771      	b.n	80011fc <HAL_GPIO_Init+0x2c>
 8001318:	2d11      	cmp	r5, #17
 800131a:	d100      	bne.n	800131e <HAL_GPIO_Init+0x14e>
 800131c:	e76e      	b.n	80011fc <HAL_GPIO_Init+0x2c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800131e:	2d12      	cmp	r5, #18
 8001320:	d000      	beq.n	8001324 <HAL_GPIO_Init+0x154>
 8001322:	e77d      	b.n	8001220 <HAL_GPIO_Init+0x50>
 8001324:	e76a      	b.n	80011fc <HAL_GPIO_Init+0x2c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001326:	2702      	movs	r7, #2
 8001328:	e7a3      	b.n	8001272 <HAL_GPIO_Init+0xa2>
 800132a:	2700      	movs	r7, #0
 800132c:	e7a1      	b.n	8001272 <HAL_GPIO_Init+0xa2>
 800132e:	2701      	movs	r7, #1
 8001330:	e79f      	b.n	8001272 <HAL_GPIO_Init+0xa2>
  } 
}
 8001332:	b002      	add	sp, #8
 8001334:	bc04      	pop	{r2}
 8001336:	4690      	mov	r8, r2
 8001338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	40021000 	.word	0x40021000
 8001340:	40010000 	.word	0x40010000
 8001344:	48000400 	.word	0x48000400
 8001348:	48000800 	.word	0x48000800
 800134c:	40010400 	.word	0x40010400

08001350 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001350:	2a00      	cmp	r2, #0
 8001352:	d101      	bne.n	8001358 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001354:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001356:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001358:	6181      	str	r1, [r0, #24]
 800135a:	e7fc      	b.n	8001356 <HAL_GPIO_WritePin+0x6>

0800135c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800135c:	6943      	ldr	r3, [r0, #20]
 800135e:	4059      	eors	r1, r3
 8001360:	6141      	str	r1, [r0, #20]
}
 8001362:	4770      	bx	lr

08001364 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8001364:	b570      	push	{r4, r5, r6, lr}
 8001366:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if(hiwdg == NULL)
 8001368:	d024      	beq.n	80013b4 <HAL_IWDG_Init+0x50>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 800136a:	6803      	ldr	r3, [r0, #0]
 800136c:	4a12      	ldr	r2, [pc, #72]	; (80013b8 <HAL_IWDG_Init+0x54>)
 800136e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001370:	6803      	ldr	r3, [r0, #0]
 8001372:	4a12      	ldr	r2, [pc, #72]	; (80013bc <HAL_IWDG_Init+0x58>)
 8001374:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8001376:	6803      	ldr	r3, [r0, #0]
 8001378:	6842      	ldr	r2, [r0, #4]
 800137a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800137c:	6803      	ldr	r3, [r0, #0]
 800137e:	6882      	ldr	r2, [r0, #8]
 8001380:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001382:	f7fe ff93 	bl	80002ac <HAL_GetTick>
 8001386:	0005      	movs	r5, r0

   /* Wait for register to be updated */
  while(hiwdg->Instance->SR != RESET)
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	68da      	ldr	r2, [r3, #12]
 800138c:	2a00      	cmp	r2, #0
 800138e:	d006      	beq.n	800139e <HAL_IWDG_Init+0x3a>
  {
    if((HAL_GetTick() - tickstart ) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001390:	f7fe ff8c 	bl	80002ac <HAL_GetTick>
 8001394:	1b40      	subs	r0, r0, r5
 8001396:	2827      	cmp	r0, #39	; 0x27
 8001398:	d9f6      	bls.n	8001388 <HAL_IWDG_Init+0x24>
    {
      return HAL_TIMEOUT;
 800139a:	2003      	movs	r0, #3
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 800139c:	bd70      	pop	{r4, r5, r6, pc}
  if(hiwdg->Instance->WINR != hiwdg->Init.Window)
 800139e:	6919      	ldr	r1, [r3, #16]
 80013a0:	68e2      	ldr	r2, [r4, #12]
 80013a2:	4291      	cmp	r1, r2
 80013a4:	d002      	beq.n	80013ac <HAL_IWDG_Init+0x48>
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80013a6:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 80013a8:	2000      	movs	r0, #0
 80013aa:	e7f7      	b.n	800139c <HAL_IWDG_Init+0x38>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <HAL_IWDG_Init+0x5c>)
 80013ae:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80013b0:	2000      	movs	r0, #0
 80013b2:	e7f3      	b.n	800139c <HAL_IWDG_Init+0x38>
    return HAL_ERROR;
 80013b4:	2001      	movs	r0, #1
 80013b6:	e7f1      	b.n	800139c <HAL_IWDG_Init+0x38>
 80013b8:	0000cccc 	.word	0x0000cccc
 80013bc:	00005555 	.word	0x00005555
 80013c0:	0000aaaa 	.word	0x0000aaaa

080013c4 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80013c4:	6803      	ldr	r3, [r0, #0]
 80013c6:	4a02      	ldr	r2, [pc, #8]	; (80013d0 <HAL_IWDG_Refresh+0xc>)
 80013c8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80013ca:	2000      	movs	r0, #0
 80013cc:	4770      	bx	lr
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	0000aaaa 	.word	0x0000aaaa

080013d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80013d4:	b570      	push	{r4, r5, r6, lr}
 80013d6:	1e04      	subs	r4, r0, #0
  uint32_t i = 0U;

  uint32_t wInterrupt_Mask = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80013d8:	d058      	beq.n	800148c <HAL_PCD_Init+0xb8>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 80013da:	23ea      	movs	r3, #234	; 0xea
 80013dc:	33ff      	adds	r3, #255	; 0xff
 80013de:	5cc3      	ldrb	r3, [r0, r3]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d005      	beq.n	80013f0 <HAL_PCD_Init+0x1c>
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80013e4:	2203      	movs	r2, #3
 80013e6:	23ea      	movs	r3, #234	; 0xea
 80013e8:	33ff      	adds	r3, #255	; 0xff
 80013ea:	54e2      	strb	r2, [r4, r3]
 
 /* Init endpoints structures */
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 80013ec:	2200      	movs	r2, #0
 80013ee:	e018      	b.n	8001422 <HAL_PCD_Init+0x4e>
    hpcd->Lock = HAL_UNLOCKED;
 80013f0:	2200      	movs	r2, #0
 80013f2:	33e9      	adds	r3, #233	; 0xe9
 80013f4:	33ff      	adds	r3, #255	; 0xff
 80013f6:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 80013f8:	f004 fa7c 	bl	80058f4 <HAL_PCD_MspInit>
 80013fc:	e7f2      	b.n	80013e4 <HAL_PCD_Init+0x10>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80013fe:	00d1      	lsls	r1, r2, #3
 8001400:	1a89      	subs	r1, r1, r2
 8001402:	008b      	lsls	r3, r1, #2
 8001404:	18e3      	adds	r3, r4, r3
 8001406:	0019      	movs	r1, r3
 8001408:	3129      	adds	r1, #41	; 0x29
 800140a:	2001      	movs	r0, #1
 800140c:	7008      	strb	r0, [r1, #0]
   hpcd->IN_ep[i].num = i;
 800140e:	3901      	subs	r1, #1
 8001410:	700a      	strb	r2, [r1, #0]
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8001412:	0018      	movs	r0, r3
 8001414:	302b      	adds	r0, #43	; 0x2b
 8001416:	2100      	movs	r1, #0
 8001418:	7001      	strb	r1, [r0, #0]
   hpcd->IN_ep[i].maxpacket =  0U;
 800141a:	6359      	str	r1, [r3, #52]	; 0x34
   hpcd->IN_ep[i].xfer_buff = 0U;
 800141c:	6399      	str	r1, [r3, #56]	; 0x38
   hpcd->IN_ep[i].xfer_len = 0U;
 800141e:	63d9      	str	r1, [r3, #60]	; 0x3c
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8001420:	3201      	adds	r2, #1
 8001422:	6860      	ldr	r0, [r4, #4]
 8001424:	4282      	cmp	r2, r0
 8001426:	d3ea      	bcc.n	80013fe <HAL_PCD_Init+0x2a>
 8001428:	2200      	movs	r2, #0
 800142a:	e014      	b.n	8001456 <HAL_PCD_Init+0x82>
 }
 
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0U;
 800142c:	00d1      	lsls	r1, r2, #3
 800142e:	1a89      	subs	r1, r1, r2
 8001430:	008b      	lsls	r3, r1, #2
 8001432:	18e3      	adds	r3, r4, r3
 8001434:	001d      	movs	r5, r3
 8001436:	350a      	adds	r5, #10
 8001438:	35ff      	adds	r5, #255	; 0xff
 800143a:	2100      	movs	r1, #0
 800143c:	7029      	strb	r1, [r5, #0]
   hpcd->OUT_ep[i].num = i;
 800143e:	3d01      	subs	r5, #1
 8001440:	702a      	strb	r2, [r5, #0]
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8001442:	3503      	adds	r5, #3
 8001444:	7029      	strb	r1, [r5, #0]
   hpcd->OUT_ep[i].maxpacket = 0U;
 8001446:	3509      	adds	r5, #9
 8001448:	6029      	str	r1, [r5, #0]
   hpcd->OUT_ep[i].xfer_buff = 0U;
 800144a:	3504      	adds	r5, #4
 800144c:	6029      	str	r1, [r5, #0]
   hpcd->OUT_ep[i].xfer_len = 0U;
 800144e:	331d      	adds	r3, #29
 8001450:	33ff      	adds	r3, #255	; 0xff
 8001452:	6019      	str	r1, [r3, #0]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8001454:	3201      	adds	r2, #1
 8001456:	4282      	cmp	r2, r0
 8001458:	d3e8      	bcc.n	800142c <HAL_PCD_Init+0x58>
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 800145a:	2340      	movs	r3, #64	; 0x40
 800145c:	2201      	movs	r2, #1
 800145e:	6821      	ldr	r1, [r4, #0]
 8001460:	52ca      	strh	r2, [r1, r3]
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 8001462:	2200      	movs	r2, #0
 8001464:	6821      	ldr	r1, [r4, #0]
 8001466:	52ca      	strh	r2, [r1, r3]
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 8001468:	2144      	movs	r1, #68	; 0x44
 800146a:	6820      	ldr	r0, [r4, #0]
 800146c:	5242      	strh	r2, [r0, r1]
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 800146e:	310c      	adds	r1, #12
 8001470:	6820      	ldr	r0, [r4, #0]
 8001472:	5242      	strh	r2, [r0, r1]
  /*set wInterrupt_Mask global variable*/
 wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
   | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8001474:	4a06      	ldr	r2, [pc, #24]	; (8001490 <HAL_PCD_Init+0xbc>)
 8001476:	6821      	ldr	r1, [r4, #0]
 8001478:	52ca      	strh	r2, [r1, r3]
  
  hpcd->USB_Address = 0U;
 800147a:	3b1c      	subs	r3, #28
 800147c:	2200      	movs	r2, #0
 800147e:	54e2      	strb	r2, [r4, r3]
  hpcd->State= HAL_PCD_STATE_READY;
 8001480:	23ea      	movs	r3, #234	; 0xea
 8001482:	33ff      	adds	r3, #255	; 0xff
 8001484:	2201      	movs	r2, #1
 8001486:	54e2      	strb	r2, [r4, r3]

 return HAL_OK;
 8001488:	2000      	movs	r0, #0
}
 800148a:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800148c:	2001      	movs	r0, #1
 800148e:	e7fc      	b.n	800148a <HAL_PCD_Init+0xb6>
 8001490:	ffffbf00 	.word	0xffffbf00

08001494 <HAL_PCD_Start>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  /* Enabling DP Pull-Down bit to Connect internal pull-up on USB DP line */
  hpcd->Instance->BCDR |= USB_BCDR_DPPU;
 8001494:	6801      	ldr	r1, [r0, #0]
 8001496:	2258      	movs	r2, #88	; 0x58
 8001498:	5a8b      	ldrh	r3, [r1, r2]
 800149a:	4803      	ldr	r0, [pc, #12]	; (80014a8 <HAL_PCD_Start+0x14>)
 800149c:	4303      	orrs	r3, r0
 800149e:	b29b      	uxth	r3, r3
 80014a0:	528b      	strh	r3, [r1, r2]
  
  return HAL_OK;
}
 80014a2:	2000      	movs	r0, #0
 80014a4:	4770      	bx	lr
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	ffff8000 	.word	0xffff8000

080014ac <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 80014ac:	23f4      	movs	r3, #244	; 0xf4
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	5cc3      	ldrb	r3, [r0, r3]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d013      	beq.n	80014de <HAL_PCD_SetAddress+0x32>
 80014b6:	2201      	movs	r2, #1
 80014b8:	23f4      	movs	r3, #244	; 0xf4
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	54c2      	strb	r2, [r0, r3]

   if(address == 0U) 
 80014be:	2900      	cmp	r1, #0
 80014c0:	d10a      	bne.n	80014d8 <HAL_PCD_SetAddress+0x2c>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 80014c2:	327f      	adds	r2, #127	; 0x7f
 80014c4:	3b9d      	subs	r3, #157	; 0x9d
 80014c6:	3bff      	subs	r3, #255	; 0xff
 80014c8:	6801      	ldr	r1, [r0, #0]
 80014ca:	52ca      	strh	r2, [r1, r3]
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
 80014cc:	2200      	movs	r2, #0
 80014ce:	23f4      	movs	r3, #244	; 0xf4
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 80014d4:	2000      	movs	r0, #0
}
 80014d6:	4770      	bx	lr
     hpcd->USB_Address = address;
 80014d8:	2324      	movs	r3, #36	; 0x24
 80014da:	54c1      	strb	r1, [r0, r3]
 80014dc:	e7f6      	b.n	80014cc <HAL_PCD_SetAddress+0x20>
   __HAL_LOCK(hpcd); 
 80014de:	2002      	movs	r0, #2
 80014e0:	e7f9      	b.n	80014d6 <HAL_PCD_SetAddress+0x2a>
	...

080014e4 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packert size
  * @param  ep_type endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80014e4:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 80014e6:	b24e      	sxtb	r6, r1
 80014e8:	2e00      	cmp	r6, #0
 80014ea:	db65      	blt.n	80015b8 <HAL_PCD_EP_Open+0xd4>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 80014ec:	247f      	movs	r4, #127	; 0x7f
 80014ee:	400c      	ands	r4, r1
 80014f0:	00e5      	lsls	r5, r4, #3
 80014f2:	1b2d      	subs	r5, r5, r4
 80014f4:	00ac      	lsls	r4, r5, #2
 80014f6:	3409      	adds	r4, #9
 80014f8:	34ff      	adds	r4, #255	; 0xff
 80014fa:	1904      	adds	r4, r0, r4
  }
  ep->num   = ep_addr & 0x7FU;
 80014fc:	257f      	movs	r5, #127	; 0x7f
 80014fe:	400d      	ands	r5, r1
 8001500:	7025      	strb	r5, [r4, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001502:	0ff6      	lsrs	r6, r6, #31
 8001504:	7066      	strb	r6, [r4, #1]
  ep->maxpacket = ep_mps;
 8001506:	60e2      	str	r2, [r4, #12]
  ep->type = ep_type;
 8001508:	70e3      	strb	r3, [r4, #3]
  
  __HAL_LOCK(hpcd); 
 800150a:	23f4      	movs	r3, #244	; 0xf4
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	5cc3      	ldrb	r3, [r0, r3]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d100      	bne.n	8001516 <HAL_PCD_EP_Open+0x32>
 8001514:	e175      	b.n	8001802 <HAL_PCD_EP_Open+0x31e>
 8001516:	2201      	movs	r2, #1
 8001518:	23f4      	movs	r3, #244	; 0xf4
 800151a:	005b      	lsls	r3, r3, #1
 800151c:	54c2      	strb	r2, [r0, r3]

  /* initialize Endpoint */
  switch (ep->type)
 800151e:	78e3      	ldrb	r3, [r4, #3]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d100      	bne.n	8001526 <HAL_PCD_EP_Open+0x42>
 8001524:	e074      	b.n	8001610 <HAL_PCD_EP_Open+0x12c>
 8001526:	2b00      	cmp	r3, #0
 8001528:	d04e      	beq.n	80015c8 <HAL_PCD_EP_Open+0xe4>
 800152a:	2b02      	cmp	r3, #2
 800152c:	d059      	beq.n	80015e2 <HAL_PCD_EP_Open+0xfe>
 800152e:	2b03      	cmp	r3, #3
 8001530:	d061      	beq.n	80015f6 <HAL_PCD_EP_Open+0x112>
    break;
  default:
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8001532:	7822      	ldrb	r2, [r4, #0]
 8001534:	0093      	lsls	r3, r2, #2
 8001536:	6801      	ldr	r1, [r0, #0]
 8001538:	468c      	mov	ip, r1
 800153a:	4463      	add	r3, ip
 800153c:	8819      	ldrh	r1, [r3, #0]
 800153e:	4db2      	ldr	r5, [pc, #712]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 8001540:	4029      	ands	r1, r5
 8001542:	430a      	orrs	r2, r1
 8001544:	49b1      	ldr	r1, [pc, #708]	; (800180c <HAL_PCD_EP_Open+0x328>)
 8001546:	430a      	orrs	r2, r1
 8001548:	801a      	strh	r2, [r3, #0]
  
  if (ep->doublebuffer == 0U) 
 800154a:	7aa3      	ldrb	r3, [r4, #10]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d000      	beq.n	8001552 <HAL_PCD_EP_Open+0x6e>
 8001550:	e0b5      	b.n	80016be <HAL_PCD_EP_Open+0x1da>
  {
    if (ep->is_in)
 8001552:	7863      	ldrb	r3, [r4, #1]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d100      	bne.n	800155a <HAL_PCD_EP_Open+0x76>
 8001558:	e067      	b.n	800162a <HAL_PCD_EP_Open+0x146>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800155a:	6801      	ldr	r1, [r0, #0]
 800155c:	2350      	movs	r3, #80	; 0x50
 800155e:	5acb      	ldrh	r3, [r1, r3]
 8001560:	7822      	ldrb	r2, [r4, #0]
 8001562:	00d2      	lsls	r2, r2, #3
 8001564:	189b      	adds	r3, r3, r2
 8001566:	185b      	adds	r3, r3, r1
 8001568:	2280      	movs	r2, #128	; 0x80
 800156a:	00d2      	lsls	r2, r2, #3
 800156c:	4694      	mov	ip, r2
 800156e:	4463      	add	r3, ip
 8001570:	88a2      	ldrh	r2, [r4, #4]
 8001572:	2101      	movs	r1, #1
 8001574:	438a      	bics	r2, r1
 8001576:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001578:	7823      	ldrb	r3, [r4, #0]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	6802      	ldr	r2, [r0, #0]
 800157e:	4694      	mov	ip, r2
 8001580:	4463      	add	r3, ip
 8001582:	881a      	ldrh	r2, [r3, #0]
 8001584:	0651      	lsls	r1, r2, #25
 8001586:	d503      	bpl.n	8001590 <HAL_PCD_EP_Open+0xac>
 8001588:	402a      	ands	r2, r5
 800158a:	49a1      	ldr	r1, [pc, #644]	; (8001810 <HAL_PCD_EP_Open+0x32c>)
 800158c:	430a      	orrs	r2, r1
 800158e:	801a      	strh	r2, [r3, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK) 
 8001590:	7822      	ldrb	r2, [r4, #0]
 8001592:	0092      	lsls	r2, r2, #2
 8001594:	6803      	ldr	r3, [r0, #0]
 8001596:	469c      	mov	ip, r3
 8001598:	4462      	add	r2, ip
 800159a:	8813      	ldrh	r3, [r2, #0]
 800159c:	499d      	ldr	r1, [pc, #628]	; (8001814 <HAL_PCD_EP_Open+0x330>)
 800159e:	400b      	ands	r3, r1
 80015a0:	2120      	movs	r1, #32
 80015a2:	404b      	eors	r3, r1
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	4999      	ldr	r1, [pc, #612]	; (800180c <HAL_PCD_EP_Open+0x328>)
 80015a8:	430b      	orrs	r3, r1
 80015aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80015ac:	2200      	movs	r2, #0
 80015ae:	23f4      	movs	r3, #244	; 0xf4
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	54c2      	strb	r2, [r0, r3]
  return ret;
 80015b4:	2000      	movs	r0, #0
}
 80015b6:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80015b8:	247f      	movs	r4, #127	; 0x7f
 80015ba:	400c      	ands	r4, r1
 80015bc:	00e5      	lsls	r5, r4, #3
 80015be:	1b2d      	subs	r5, r5, r4
 80015c0:	00ac      	lsls	r4, r5, #2
 80015c2:	3428      	adds	r4, #40	; 0x28
 80015c4:	1904      	adds	r4, r0, r4
 80015c6:	e799      	b.n	80014fc <HAL_PCD_EP_Open+0x18>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 80015c8:	7823      	ldrb	r3, [r4, #0]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	6802      	ldr	r2, [r0, #0]
 80015ce:	4694      	mov	ip, r2
 80015d0:	4463      	add	r3, ip
 80015d2:	881a      	ldrh	r2, [r3, #0]
 80015d4:	4990      	ldr	r1, [pc, #576]	; (8001818 <HAL_PCD_EP_Open+0x334>)
 80015d6:	4011      	ands	r1, r2
 80015d8:	2280      	movs	r2, #128	; 0x80
 80015da:	0092      	lsls	r2, r2, #2
 80015dc:	430a      	orrs	r2, r1
 80015de:	801a      	strh	r2, [r3, #0]
    break;
 80015e0:	e7a7      	b.n	8001532 <HAL_PCD_EP_Open+0x4e>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 80015e2:	7823      	ldrb	r3, [r4, #0]
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	6802      	ldr	r2, [r0, #0]
 80015e8:	4694      	mov	ip, r2
 80015ea:	4463      	add	r3, ip
 80015ec:	881a      	ldrh	r2, [r3, #0]
 80015ee:	498a      	ldr	r1, [pc, #552]	; (8001818 <HAL_PCD_EP_Open+0x334>)
 80015f0:	400a      	ands	r2, r1
 80015f2:	801a      	strh	r2, [r3, #0]
    break;
 80015f4:	e79d      	b.n	8001532 <HAL_PCD_EP_Open+0x4e>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 80015f6:	7823      	ldrb	r3, [r4, #0]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	6802      	ldr	r2, [r0, #0]
 80015fc:	4694      	mov	ip, r2
 80015fe:	4463      	add	r3, ip
 8001600:	881a      	ldrh	r2, [r3, #0]
 8001602:	4985      	ldr	r1, [pc, #532]	; (8001818 <HAL_PCD_EP_Open+0x334>)
 8001604:	4011      	ands	r1, r2
 8001606:	22c0      	movs	r2, #192	; 0xc0
 8001608:	00d2      	lsls	r2, r2, #3
 800160a:	430a      	orrs	r2, r1
 800160c:	801a      	strh	r2, [r3, #0]
    break;
 800160e:	e790      	b.n	8001532 <HAL_PCD_EP_Open+0x4e>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8001610:	7823      	ldrb	r3, [r4, #0]
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	6802      	ldr	r2, [r0, #0]
 8001616:	4694      	mov	ip, r2
 8001618:	4463      	add	r3, ip
 800161a:	881a      	ldrh	r2, [r3, #0]
 800161c:	497e      	ldr	r1, [pc, #504]	; (8001818 <HAL_PCD_EP_Open+0x334>)
 800161e:	4011      	ands	r1, r2
 8001620:	2280      	movs	r2, #128	; 0x80
 8001622:	00d2      	lsls	r2, r2, #3
 8001624:	430a      	orrs	r2, r1
 8001626:	801a      	strh	r2, [r3, #0]
    break;
 8001628:	e783      	b.n	8001532 <HAL_PCD_EP_Open+0x4e>
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800162a:	6801      	ldr	r1, [r0, #0]
 800162c:	2550      	movs	r5, #80	; 0x50
 800162e:	5b4b      	ldrh	r3, [r1, r5]
 8001630:	7822      	ldrb	r2, [r4, #0]
 8001632:	00d2      	lsls	r2, r2, #3
 8001634:	189b      	adds	r3, r3, r2
 8001636:	185b      	adds	r3, r3, r1
 8001638:	4a78      	ldr	r2, [pc, #480]	; (800181c <HAL_PCD_EP_Open+0x338>)
 800163a:	4694      	mov	ip, r2
 800163c:	4463      	add	r3, ip
 800163e:	88a2      	ldrh	r2, [r4, #4]
 8001640:	2101      	movs	r1, #1
 8001642:	438a      	bics	r2, r1
 8001644:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 8001646:	6801      	ldr	r1, [r0, #0]
 8001648:	5b4b      	ldrh	r3, [r1, r5]
 800164a:	7822      	ldrb	r2, [r4, #0]
 800164c:	00d2      	lsls	r2, r2, #3
 800164e:	189b      	adds	r3, r3, r2
 8001650:	185b      	adds	r3, r3, r1
 8001652:	4a73      	ldr	r2, [pc, #460]	; (8001820 <HAL_PCD_EP_Open+0x33c>)
 8001654:	4694      	mov	ip, r2
 8001656:	4463      	add	r3, ip
 8001658:	68e1      	ldr	r1, [r4, #12]
 800165a:	293e      	cmp	r1, #62	; 0x3e
 800165c:	d926      	bls.n	80016ac <HAL_PCD_EP_Open+0x1c8>
 800165e:	094a      	lsrs	r2, r1, #5
 8001660:	b292      	uxth	r2, r2
 8001662:	06c9      	lsls	r1, r1, #27
 8001664:	d101      	bne.n	800166a <HAL_PCD_EP_Open+0x186>
 8001666:	3a01      	subs	r2, #1
 8001668:	b292      	uxth	r2, r2
 800166a:	0292      	lsls	r2, r2, #10
 800166c:	b292      	uxth	r2, r2
 800166e:	496d      	ldr	r1, [pc, #436]	; (8001824 <HAL_PCD_EP_Open+0x340>)
 8001670:	430a      	orrs	r2, r1
 8001672:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001674:	7823      	ldrb	r3, [r4, #0]
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	6802      	ldr	r2, [r0, #0]
 800167a:	4694      	mov	ip, r2
 800167c:	4463      	add	r3, ip
 800167e:	881a      	ldrh	r2, [r3, #0]
 8001680:	0451      	lsls	r1, r2, #17
 8001682:	d504      	bpl.n	800168e <HAL_PCD_EP_Open+0x1aa>
 8001684:	4960      	ldr	r1, [pc, #384]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 8001686:	400a      	ands	r2, r1
 8001688:	4967      	ldr	r1, [pc, #412]	; (8001828 <HAL_PCD_EP_Open+0x344>)
 800168a:	430a      	orrs	r2, r1
 800168c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 800168e:	7823      	ldrb	r3, [r4, #0]
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	6802      	ldr	r2, [r0, #0]
 8001694:	4694      	mov	ip, r2
 8001696:	4463      	add	r3, ip
 8001698:	8819      	ldrh	r1, [r3, #0]
 800169a:	4a64      	ldr	r2, [pc, #400]	; (800182c <HAL_PCD_EP_Open+0x348>)
 800169c:	4011      	ands	r1, r2
 800169e:	22c0      	movs	r2, #192	; 0xc0
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	4051      	eors	r1, r2
 80016a4:	4a59      	ldr	r2, [pc, #356]	; (800180c <HAL_PCD_EP_Open+0x328>)
 80016a6:	430a      	orrs	r2, r1
 80016a8:	801a      	strh	r2, [r3, #0]
 80016aa:	e77f      	b.n	80015ac <HAL_PCD_EP_Open+0xc8>
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 80016ac:	084a      	lsrs	r2, r1, #1
 80016ae:	b292      	uxth	r2, r2
 80016b0:	07c9      	lsls	r1, r1, #31
 80016b2:	d501      	bpl.n	80016b8 <HAL_PCD_EP_Open+0x1d4>
 80016b4:	3201      	adds	r2, #1
 80016b6:	b292      	uxth	r2, r2
 80016b8:	0292      	lsls	r2, r2, #10
 80016ba:	801a      	strh	r2, [r3, #0]
 80016bc:	e7da      	b.n	8001674 <HAL_PCD_EP_Open+0x190>
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 80016be:	7823      	ldrb	r3, [r4, #0]
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	6802      	ldr	r2, [r0, #0]
 80016c4:	4694      	mov	ip, r2
 80016c6:	4463      	add	r3, ip
 80016c8:	881a      	ldrh	r2, [r3, #0]
 80016ca:	4959      	ldr	r1, [pc, #356]	; (8001830 <HAL_PCD_EP_Open+0x34c>)
 80016cc:	4011      	ands	r1, r2
 80016ce:	4a59      	ldr	r2, [pc, #356]	; (8001834 <HAL_PCD_EP_Open+0x350>)
 80016d0:	430a      	orrs	r2, r1
 80016d2:	801a      	strh	r2, [r3, #0]
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 80016d4:	6801      	ldr	r1, [r0, #0]
 80016d6:	2650      	movs	r6, #80	; 0x50
 80016d8:	5b8b      	ldrh	r3, [r1, r6]
 80016da:	7822      	ldrb	r2, [r4, #0]
 80016dc:	00d2      	lsls	r2, r2, #3
 80016de:	189b      	adds	r3, r3, r2
 80016e0:	185b      	adds	r3, r3, r1
 80016e2:	2280      	movs	r2, #128	; 0x80
 80016e4:	00d2      	lsls	r2, r2, #3
 80016e6:	4694      	mov	ip, r2
 80016e8:	4463      	add	r3, ip
 80016ea:	88e2      	ldrh	r2, [r4, #6]
 80016ec:	2101      	movs	r1, #1
 80016ee:	438a      	bics	r2, r1
 80016f0:	801a      	strh	r2, [r3, #0]
 80016f2:	6805      	ldr	r5, [r0, #0]
 80016f4:	5bab      	ldrh	r3, [r5, r6]
 80016f6:	7822      	ldrb	r2, [r4, #0]
 80016f8:	00d2      	lsls	r2, r2, #3
 80016fa:	189b      	adds	r3, r3, r2
 80016fc:	195b      	adds	r3, r3, r5
 80016fe:	4a47      	ldr	r2, [pc, #284]	; (800181c <HAL_PCD_EP_Open+0x338>)
 8001700:	4694      	mov	ip, r2
 8001702:	4463      	add	r3, ip
 8001704:	8922      	ldrh	r2, [r4, #8]
 8001706:	438a      	bics	r2, r1
 8001708:	801a      	strh	r2, [r3, #0]
    if (ep->is_in==0U)
 800170a:	7863      	ldrb	r3, [r4, #1]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d13d      	bne.n	800178c <HAL_PCD_EP_Open+0x2a8>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001710:	7823      	ldrb	r3, [r4, #0]
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	6802      	ldr	r2, [r0, #0]
 8001716:	4694      	mov	ip, r2
 8001718:	4463      	add	r3, ip
 800171a:	881a      	ldrh	r2, [r3, #0]
 800171c:	0451      	lsls	r1, r2, #17
 800171e:	d504      	bpl.n	800172a <HAL_PCD_EP_Open+0x246>
 8001720:	4939      	ldr	r1, [pc, #228]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 8001722:	400a      	ands	r2, r1
 8001724:	4940      	ldr	r1, [pc, #256]	; (8001828 <HAL_PCD_EP_Open+0x344>)
 8001726:	430a      	orrs	r2, r1
 8001728:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800172a:	7823      	ldrb	r3, [r4, #0]
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	6802      	ldr	r2, [r0, #0]
 8001730:	4694      	mov	ip, r2
 8001732:	4463      	add	r3, ip
 8001734:	881a      	ldrh	r2, [r3, #0]
 8001736:	0651      	lsls	r1, r2, #25
 8001738:	d504      	bpl.n	8001744 <HAL_PCD_EP_Open+0x260>
 800173a:	4933      	ldr	r1, [pc, #204]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 800173c:	400a      	ands	r2, r1
 800173e:	4934      	ldr	r1, [pc, #208]	; (8001810 <HAL_PCD_EP_Open+0x32c>)
 8001740:	430a      	orrs	r2, r1
 8001742:	801a      	strh	r2, [r3, #0]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8001744:	7823      	ldrb	r3, [r4, #0]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	6802      	ldr	r2, [r0, #0]
 800174a:	4694      	mov	ip, r2
 800174c:	4463      	add	r3, ip
 800174e:	881a      	ldrh	r2, [r3, #0]
 8001750:	492d      	ldr	r1, [pc, #180]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 8001752:	4011      	ands	r1, r2
 8001754:	4a2e      	ldr	r2, [pc, #184]	; (8001810 <HAL_PCD_EP_Open+0x32c>)
 8001756:	430a      	orrs	r2, r1
 8001758:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 800175a:	7821      	ldrb	r1, [r4, #0]
 800175c:	0089      	lsls	r1, r1, #2
 800175e:	6803      	ldr	r3, [r0, #0]
 8001760:	469c      	mov	ip, r3
 8001762:	4461      	add	r1, ip
 8001764:	880b      	ldrh	r3, [r1, #0]
 8001766:	4a31      	ldr	r2, [pc, #196]	; (800182c <HAL_PCD_EP_Open+0x348>)
 8001768:	401a      	ands	r2, r3
 800176a:	23c0      	movs	r3, #192	; 0xc0
 800176c:	019b      	lsls	r3, r3, #6
 800176e:	4053      	eors	r3, r2
 8001770:	4a26      	ldr	r2, [pc, #152]	; (800180c <HAL_PCD_EP_Open+0x328>)
 8001772:	4313      	orrs	r3, r2
 8001774:	800b      	strh	r3, [r1, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001776:	7823      	ldrb	r3, [r4, #0]
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	6801      	ldr	r1, [r0, #0]
 800177c:	468c      	mov	ip, r1
 800177e:	4463      	add	r3, ip
 8001780:	8819      	ldrh	r1, [r3, #0]
 8001782:	4c24      	ldr	r4, [pc, #144]	; (8001814 <HAL_PCD_EP_Open+0x330>)
 8001784:	4021      	ands	r1, r4
 8001786:	430a      	orrs	r2, r1
 8001788:	801a      	strh	r2, [r3, #0]
 800178a:	e70f      	b.n	80015ac <HAL_PCD_EP_Open+0xc8>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 800178c:	7823      	ldrb	r3, [r4, #0]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	6802      	ldr	r2, [r0, #0]
 8001792:	4694      	mov	ip, r2
 8001794:	4463      	add	r3, ip
 8001796:	881a      	ldrh	r2, [r3, #0]
 8001798:	0451      	lsls	r1, r2, #17
 800179a:	d504      	bpl.n	80017a6 <HAL_PCD_EP_Open+0x2c2>
 800179c:	491a      	ldr	r1, [pc, #104]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 800179e:	400a      	ands	r2, r1
 80017a0:	4921      	ldr	r1, [pc, #132]	; (8001828 <HAL_PCD_EP_Open+0x344>)
 80017a2:	430a      	orrs	r2, r1
 80017a4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80017a6:	7823      	ldrb	r3, [r4, #0]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	6802      	ldr	r2, [r0, #0]
 80017ac:	4694      	mov	ip, r2
 80017ae:	4463      	add	r3, ip
 80017b0:	881a      	ldrh	r2, [r3, #0]
 80017b2:	0651      	lsls	r1, r2, #25
 80017b4:	d504      	bpl.n	80017c0 <HAL_PCD_EP_Open+0x2dc>
 80017b6:	4914      	ldr	r1, [pc, #80]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 80017b8:	400a      	ands	r2, r1
 80017ba:	4915      	ldr	r1, [pc, #84]	; (8001810 <HAL_PCD_EP_Open+0x32c>)
 80017bc:	430a      	orrs	r2, r1
 80017be:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80017c0:	7823      	ldrb	r3, [r4, #0]
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	6802      	ldr	r2, [r0, #0]
 80017c6:	4694      	mov	ip, r2
 80017c8:	4463      	add	r3, ip
 80017ca:	881a      	ldrh	r2, [r3, #0]
 80017cc:	490e      	ldr	r1, [pc, #56]	; (8001808 <HAL_PCD_EP_Open+0x324>)
 80017ce:	4011      	ands	r1, r2
 80017d0:	4a15      	ldr	r2, [pc, #84]	; (8001828 <HAL_PCD_EP_Open+0x344>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 80017d6:	7821      	ldrb	r1, [r4, #0]
 80017d8:	0089      	lsls	r1, r1, #2
 80017da:	6803      	ldr	r3, [r0, #0]
 80017dc:	469c      	mov	ip, r3
 80017de:	4461      	add	r1, ip
 80017e0:	880b      	ldrh	r3, [r1, #0]
 80017e2:	4a0c      	ldr	r2, [pc, #48]	; (8001814 <HAL_PCD_EP_Open+0x330>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	4a09      	ldr	r2, [pc, #36]	; (800180c <HAL_PCD_EP_Open+0x328>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	800b      	strh	r3, [r1, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80017ec:	7823      	ldrb	r3, [r4, #0]
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	6801      	ldr	r1, [r0, #0]
 80017f2:	468c      	mov	ip, r1
 80017f4:	4463      	add	r3, ip
 80017f6:	8819      	ldrh	r1, [r3, #0]
 80017f8:	4c0c      	ldr	r4, [pc, #48]	; (800182c <HAL_PCD_EP_Open+0x348>)
 80017fa:	4021      	ands	r1, r4
 80017fc:	430a      	orrs	r2, r1
 80017fe:	801a      	strh	r2, [r3, #0]
 8001800:	e6d4      	b.n	80015ac <HAL_PCD_EP_Open+0xc8>
  __HAL_LOCK(hpcd); 
 8001802:	2002      	movs	r0, #2
 8001804:	e6d7      	b.n	80015b6 <HAL_PCD_EP_Open+0xd2>
 8001806:	46c0      	nop			; (mov r8, r8)
 8001808:	00000f0f 	.word	0x00000f0f
 800180c:	ffff8080 	.word	0xffff8080
 8001810:	ffff80c0 	.word	0xffff80c0
 8001814:	ffff8fbf 	.word	0xffff8fbf
 8001818:	ffff898f 	.word	0xffff898f
 800181c:	00000404 	.word	0x00000404
 8001820:	00000406 	.word	0x00000406
 8001824:	ffff8000 	.word	0xffff8000
 8001828:	ffffc080 	.word	0xffffc080
 800182c:	ffffbf8f 	.word	0xffffbf8f
 8001830:	00000e0f 	.word	0x00000e0f
 8001834:	ffff8180 	.word	0xffff8180

08001838 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8001838:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800183a:	b24a      	sxtb	r2, r1
 800183c:	2a00      	cmp	r2, #0
 800183e:	db3a      	blt.n	80018b6 <HAL_PCD_EP_Close+0x7e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001840:	237f      	movs	r3, #127	; 0x7f
 8001842:	400b      	ands	r3, r1
 8001844:	00dc      	lsls	r4, r3, #3
 8001846:	1ae4      	subs	r4, r4, r3
 8001848:	00a3      	lsls	r3, r4, #2
 800184a:	3309      	adds	r3, #9
 800184c:	33ff      	adds	r3, #255	; 0xff
 800184e:	18c3      	adds	r3, r0, r3
  }
  ep->num   = ep_addr & 0x7FU;
 8001850:	247f      	movs	r4, #127	; 0x7f
 8001852:	4021      	ands	r1, r4
 8001854:	7019      	strb	r1, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001856:	0fd2      	lsrs	r2, r2, #31
 8001858:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800185a:	22f4      	movs	r2, #244	; 0xf4
 800185c:	0052      	lsls	r2, r2, #1
 800185e:	5c82      	ldrb	r2, [r0, r2]
 8001860:	2a01      	cmp	r2, #1
 8001862:	d100      	bne.n	8001866 <HAL_PCD_EP_Close+0x2e>
 8001864:	e0c1      	b.n	80019ea <HAL_PCD_EP_Close+0x1b2>
 8001866:	2101      	movs	r1, #1
 8001868:	22f4      	movs	r2, #244	; 0xf4
 800186a:	0052      	lsls	r2, r2, #1
 800186c:	5481      	strb	r1, [r0, r2]

  if (ep->doublebuffer == 0U) 
 800186e:	7a9a      	ldrb	r2, [r3, #10]
 8001870:	2a00      	cmp	r2, #0
 8001872:	d141      	bne.n	80018f8 <HAL_PCD_EP_Close+0xc0>
  {
    if (ep->is_in)
 8001874:	785a      	ldrb	r2, [r3, #1]
 8001876:	2a00      	cmp	r2, #0
 8001878:	d025      	beq.n	80018c6 <HAL_PCD_EP_Close+0x8e>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800187a:	781a      	ldrb	r2, [r3, #0]
 800187c:	0092      	lsls	r2, r2, #2
 800187e:	6801      	ldr	r1, [r0, #0]
 8001880:	468c      	mov	ip, r1
 8001882:	4462      	add	r2, ip
 8001884:	8811      	ldrh	r1, [r2, #0]
 8001886:	064c      	lsls	r4, r1, #25
 8001888:	d504      	bpl.n	8001894 <HAL_PCD_EP_Close+0x5c>
 800188a:	4c59      	ldr	r4, [pc, #356]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 800188c:	4021      	ands	r1, r4
 800188e:	4c59      	ldr	r4, [pc, #356]	; (80019f4 <HAL_PCD_EP_Close+0x1bc>)
 8001890:	4321      	orrs	r1, r4
 8001892:	8011      	strh	r1, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	6802      	ldr	r2, [r0, #0]
 800189a:	4694      	mov	ip, r2
 800189c:	4463      	add	r3, ip
 800189e:	881a      	ldrh	r2, [r3, #0]
 80018a0:	4955      	ldr	r1, [pc, #340]	; (80019f8 <HAL_PCD_EP_Close+0x1c0>)
 80018a2:	4011      	ands	r1, r2
 80018a4:	4a55      	ldr	r2, [pc, #340]	; (80019fc <HAL_PCD_EP_Close+0x1c4>)
 80018a6:	430a      	orrs	r2, r1
 80018a8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80018aa:	2200      	movs	r2, #0
 80018ac:	23f4      	movs	r3, #244	; 0xf4
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 80018b2:	2000      	movs	r0, #0
}
 80018b4:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80018b6:	237f      	movs	r3, #127	; 0x7f
 80018b8:	400b      	ands	r3, r1
 80018ba:	00dc      	lsls	r4, r3, #3
 80018bc:	1ae4      	subs	r4, r4, r3
 80018be:	00a3      	lsls	r3, r4, #2
 80018c0:	3328      	adds	r3, #40	; 0x28
 80018c2:	18c3      	adds	r3, r0, r3
 80018c4:	e7c4      	b.n	8001850 <HAL_PCD_EP_Close+0x18>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80018c6:	781a      	ldrb	r2, [r3, #0]
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	6801      	ldr	r1, [r0, #0]
 80018cc:	468c      	mov	ip, r1
 80018ce:	4462      	add	r2, ip
 80018d0:	8811      	ldrh	r1, [r2, #0]
 80018d2:	044c      	lsls	r4, r1, #17
 80018d4:	d504      	bpl.n	80018e0 <HAL_PCD_EP_Close+0xa8>
 80018d6:	4c46      	ldr	r4, [pc, #280]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 80018d8:	4021      	ands	r1, r4
 80018da:	4c49      	ldr	r4, [pc, #292]	; (8001a00 <HAL_PCD_EP_Close+0x1c8>)
 80018dc:	4321      	orrs	r1, r4
 80018de:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	6802      	ldr	r2, [r0, #0]
 80018e6:	4694      	mov	ip, r2
 80018e8:	4463      	add	r3, ip
 80018ea:	881a      	ldrh	r2, [r3, #0]
 80018ec:	4945      	ldr	r1, [pc, #276]	; (8001a04 <HAL_PCD_EP_Close+0x1cc>)
 80018ee:	4011      	ands	r1, r2
 80018f0:	4a42      	ldr	r2, [pc, #264]	; (80019fc <HAL_PCD_EP_Close+0x1c4>)
 80018f2:	430a      	orrs	r2, r1
 80018f4:	801a      	strh	r2, [r3, #0]
 80018f6:	e7d8      	b.n	80018aa <HAL_PCD_EP_Close+0x72>
    if (ep->is_in==0U)
 80018f8:	785a      	ldrb	r2, [r3, #1]
 80018fa:	2a00      	cmp	r2, #0
 80018fc:	d13a      	bne.n	8001974 <HAL_PCD_EP_Close+0x13c>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80018fe:	781a      	ldrb	r2, [r3, #0]
 8001900:	0092      	lsls	r2, r2, #2
 8001902:	6801      	ldr	r1, [r0, #0]
 8001904:	468c      	mov	ip, r1
 8001906:	4462      	add	r2, ip
 8001908:	8811      	ldrh	r1, [r2, #0]
 800190a:	044c      	lsls	r4, r1, #17
 800190c:	d504      	bpl.n	8001918 <HAL_PCD_EP_Close+0xe0>
 800190e:	4c38      	ldr	r4, [pc, #224]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 8001910:	4021      	ands	r1, r4
 8001912:	4c3b      	ldr	r4, [pc, #236]	; (8001a00 <HAL_PCD_EP_Close+0x1c8>)
 8001914:	4321      	orrs	r1, r4
 8001916:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001918:	781a      	ldrb	r2, [r3, #0]
 800191a:	0092      	lsls	r2, r2, #2
 800191c:	6801      	ldr	r1, [r0, #0]
 800191e:	468c      	mov	ip, r1
 8001920:	4462      	add	r2, ip
 8001922:	8811      	ldrh	r1, [r2, #0]
 8001924:	064c      	lsls	r4, r1, #25
 8001926:	d504      	bpl.n	8001932 <HAL_PCD_EP_Close+0xfa>
 8001928:	4c31      	ldr	r4, [pc, #196]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 800192a:	4021      	ands	r1, r4
 800192c:	4c31      	ldr	r4, [pc, #196]	; (80019f4 <HAL_PCD_EP_Close+0x1bc>)
 800192e:	4321      	orrs	r1, r4
 8001930:	8011      	strh	r1, [r2, #0]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8001932:	781a      	ldrb	r2, [r3, #0]
 8001934:	0092      	lsls	r2, r2, #2
 8001936:	6801      	ldr	r1, [r0, #0]
 8001938:	468c      	mov	ip, r1
 800193a:	4462      	add	r2, ip
 800193c:	8811      	ldrh	r1, [r2, #0]
 800193e:	4c2c      	ldr	r4, [pc, #176]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 8001940:	400c      	ands	r4, r1
 8001942:	492c      	ldr	r1, [pc, #176]	; (80019f4 <HAL_PCD_EP_Close+0x1bc>)
 8001944:	4321      	orrs	r1, r4
 8001946:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001948:	781c      	ldrb	r4, [r3, #0]
 800194a:	00a4      	lsls	r4, r4, #2
 800194c:	6802      	ldr	r2, [r0, #0]
 800194e:	4694      	mov	ip, r2
 8001950:	4464      	add	r4, ip
 8001952:	8822      	ldrh	r2, [r4, #0]
 8001954:	492b      	ldr	r1, [pc, #172]	; (8001a04 <HAL_PCD_EP_Close+0x1cc>)
 8001956:	400a      	ands	r2, r1
 8001958:	4928      	ldr	r1, [pc, #160]	; (80019fc <HAL_PCD_EP_Close+0x1c4>)
 800195a:	430a      	orrs	r2, r1
 800195c:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	6802      	ldr	r2, [r0, #0]
 8001964:	4694      	mov	ip, r2
 8001966:	4463      	add	r3, ip
 8001968:	881a      	ldrh	r2, [r3, #0]
 800196a:	4c23      	ldr	r4, [pc, #140]	; (80019f8 <HAL_PCD_EP_Close+0x1c0>)
 800196c:	4022      	ands	r2, r4
 800196e:	4311      	orrs	r1, r2
 8001970:	8019      	strh	r1, [r3, #0]
 8001972:	e79a      	b.n	80018aa <HAL_PCD_EP_Close+0x72>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001974:	781a      	ldrb	r2, [r3, #0]
 8001976:	0092      	lsls	r2, r2, #2
 8001978:	6801      	ldr	r1, [r0, #0]
 800197a:	468c      	mov	ip, r1
 800197c:	4462      	add	r2, ip
 800197e:	8811      	ldrh	r1, [r2, #0]
 8001980:	044c      	lsls	r4, r1, #17
 8001982:	d504      	bpl.n	800198e <HAL_PCD_EP_Close+0x156>
 8001984:	4c1a      	ldr	r4, [pc, #104]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 8001986:	4021      	ands	r1, r4
 8001988:	4c1d      	ldr	r4, [pc, #116]	; (8001a00 <HAL_PCD_EP_Close+0x1c8>)
 800198a:	4321      	orrs	r1, r4
 800198c:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	0092      	lsls	r2, r2, #2
 8001992:	6801      	ldr	r1, [r0, #0]
 8001994:	468c      	mov	ip, r1
 8001996:	4462      	add	r2, ip
 8001998:	8811      	ldrh	r1, [r2, #0]
 800199a:	064c      	lsls	r4, r1, #25
 800199c:	d504      	bpl.n	80019a8 <HAL_PCD_EP_Close+0x170>
 800199e:	4c14      	ldr	r4, [pc, #80]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 80019a0:	4021      	ands	r1, r4
 80019a2:	4c14      	ldr	r4, [pc, #80]	; (80019f4 <HAL_PCD_EP_Close+0x1bc>)
 80019a4:	4321      	orrs	r1, r4
 80019a6:	8011      	strh	r1, [r2, #0]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	0092      	lsls	r2, r2, #2
 80019ac:	6801      	ldr	r1, [r0, #0]
 80019ae:	468c      	mov	ip, r1
 80019b0:	4462      	add	r2, ip
 80019b2:	8811      	ldrh	r1, [r2, #0]
 80019b4:	4c0e      	ldr	r4, [pc, #56]	; (80019f0 <HAL_PCD_EP_Close+0x1b8>)
 80019b6:	400c      	ands	r4, r1
 80019b8:	4911      	ldr	r1, [pc, #68]	; (8001a00 <HAL_PCD_EP_Close+0x1c8>)
 80019ba:	4321      	orrs	r1, r4
 80019bc:	8011      	strh	r1, [r2, #0]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 80019be:	781c      	ldrb	r4, [r3, #0]
 80019c0:	00a4      	lsls	r4, r4, #2
 80019c2:	6802      	ldr	r2, [r0, #0]
 80019c4:	4694      	mov	ip, r2
 80019c6:	4464      	add	r4, ip
 80019c8:	8822      	ldrh	r2, [r4, #0]
 80019ca:	490b      	ldr	r1, [pc, #44]	; (80019f8 <HAL_PCD_EP_Close+0x1c0>)
 80019cc:	400a      	ands	r2, r1
 80019ce:	490b      	ldr	r1, [pc, #44]	; (80019fc <HAL_PCD_EP_Close+0x1c4>)
 80019d0:	430a      	orrs	r2, r1
 80019d2:	8022      	strh	r2, [r4, #0]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	6802      	ldr	r2, [r0, #0]
 80019da:	4694      	mov	ip, r2
 80019dc:	4463      	add	r3, ip
 80019de:	881a      	ldrh	r2, [r3, #0]
 80019e0:	4c08      	ldr	r4, [pc, #32]	; (8001a04 <HAL_PCD_EP_Close+0x1cc>)
 80019e2:	4022      	ands	r2, r4
 80019e4:	4311      	orrs	r1, r2
 80019e6:	8019      	strh	r1, [r3, #0]
 80019e8:	e75f      	b.n	80018aa <HAL_PCD_EP_Close+0x72>
  __HAL_LOCK(hpcd); 
 80019ea:	2002      	movs	r0, #2
 80019ec:	e762      	b.n	80018b4 <HAL_PCD_EP_Close+0x7c>
 80019ee:	46c0      	nop			; (mov r8, r8)
 80019f0:	00000f0f 	.word	0x00000f0f
 80019f4:	ffff80c0 	.word	0xffff80c0
 80019f8:	ffff8fbf 	.word	0xffff8fbf
 80019fc:	ffff8080 	.word	0xffff8080
 8001a00:	ffffc080 	.word	0xffffc080
 8001a04:	ffffbf8f 	.word	0xffffbf8f

08001a08 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer   
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a08:	b570      	push	{r4, r5, r6, lr}
 8001a0a:	247f      	movs	r4, #127	; 0x7f
 8001a0c:	4021      	ands	r1, r4
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001a0e:	00cd      	lsls	r5, r1, #3
 8001a10:	1a6d      	subs	r5, r5, r1
 8001a12:	00ac      	lsls	r4, r5, #2
 8001a14:	1904      	adds	r4, r0, r4
 8001a16:	0025      	movs	r5, r4
 8001a18:	3519      	adds	r5, #25
 8001a1a:	35ff      	adds	r5, #255	; 0xff
 8001a1c:	602a      	str	r2, [r5, #0]
  ep->xfer_len = len;
 8001a1e:	0022      	movs	r2, r4
 8001a20:	321d      	adds	r2, #29
 8001a22:	32ff      	adds	r2, #255	; 0xff
 8001a24:	6013      	str	r3, [r2, #0]
  ep->xfer_count = 0U;
 8001a26:	3508      	adds	r5, #8
 8001a28:	2200      	movs	r2, #0
 8001a2a:	602a      	str	r2, [r5, #0]
  ep->is_in = 0U;
 8001a2c:	3d17      	subs	r5, #23
 8001a2e:	702a      	strb	r2, [r5, #0]
  ep->num = ep_addr & 0x7FU;
 8001a30:	0022      	movs	r2, r4
 8001a32:	3209      	adds	r2, #9
 8001a34:	32ff      	adds	r2, #255	; 0xff
 8001a36:	7011      	strb	r1, [r2, #0]
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8001a38:	3415      	adds	r4, #21
 8001a3a:	34ff      	adds	r4, #255	; 0xff
 8001a3c:	6822      	ldr	r2, [r4, #0]
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d940      	bls.n	8001ac4 <HAL_PCD_EP_Receive+0xbc>
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8001a42:	00cd      	lsls	r5, r1, #3
 8001a44:	1a6d      	subs	r5, r5, r1
 8001a46:	00ac      	lsls	r4, r5, #2
 8001a48:	1904      	adds	r4, r0, r4
 8001a4a:	341d      	adds	r4, #29
 8001a4c:	34ff      	adds	r4, #255	; 0xff
 8001a4e:	1a9b      	subs	r3, r3, r2
 8001a50:	6023      	str	r3, [r4, #0]
    len=ep->xfer_len;
    ep->xfer_len =0U;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 8001a52:	00cc      	lsls	r4, r1, #3
 8001a54:	1a64      	subs	r4, r4, r1
 8001a56:	00a3      	lsls	r3, r4, #2
 8001a58:	001c      	movs	r4, r3
 8001a5a:	18c3      	adds	r3, r0, r3
 8001a5c:	3313      	adds	r3, #19
 8001a5e:	33ff      	adds	r3, #255	; 0xff
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d141      	bne.n	8001aea <HAL_PCD_EP_Receive+0xe2>
  {
    /*Set RX buffer count*/
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len)
 8001a66:	6805      	ldr	r5, [r0, #0]
 8001a68:	3350      	adds	r3, #80	; 0x50
 8001a6a:	5aeb      	ldrh	r3, [r5, r3]
 8001a6c:	1904      	adds	r4, r0, r4
 8001a6e:	3409      	adds	r4, #9
 8001a70:	34ff      	adds	r4, #255	; 0xff
 8001a72:	7824      	ldrb	r4, [r4, #0]
 8001a74:	00e4      	lsls	r4, r4, #3
 8001a76:	191b      	adds	r3, r3, r4
 8001a78:	195b      	adds	r3, r3, r5
 8001a7a:	4c5e      	ldr	r4, [pc, #376]	; (8001bf4 <HAL_PCD_EP_Receive+0x1ec>)
 8001a7c:	46a4      	mov	ip, r4
 8001a7e:	4463      	add	r3, ip
 8001a80:	2a3e      	cmp	r2, #62	; 0x3e
 8001a82:	d929      	bls.n	8001ad8 <HAL_PCD_EP_Receive+0xd0>
 8001a84:	0954      	lsrs	r4, r2, #5
 8001a86:	b2a4      	uxth	r4, r4
 8001a88:	06d2      	lsls	r2, r2, #27
 8001a8a:	d101      	bne.n	8001a90 <HAL_PCD_EP_Receive+0x88>
 8001a8c:	3c01      	subs	r4, #1
 8001a8e:	b2a4      	uxth	r4, r4
 8001a90:	02a4      	lsls	r4, r4, #10
 8001a92:	b2a4      	uxth	r4, r4
 8001a94:	4a58      	ldr	r2, [pc, #352]	; (8001bf8 <HAL_PCD_EP_Receive+0x1f0>)
 8001a96:	4314      	orrs	r4, r2
 8001a98:	801c      	strh	r4, [r3, #0]
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF_CNT(hpcd->Instance, ep->num, ep->is_in, len)
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001a9a:	6803      	ldr	r3, [r0, #0]
 8001a9c:	00ca      	lsls	r2, r1, #3
 8001a9e:	1a51      	subs	r1, r2, r1
 8001aa0:	008a      	lsls	r2, r1, #2
 8001aa2:	1880      	adds	r0, r0, r2
 8001aa4:	3009      	adds	r0, #9
 8001aa6:	30ff      	adds	r0, #255	; 0xff
 8001aa8:	7802      	ldrb	r2, [r0, #0]
 8001aaa:	0092      	lsls	r2, r2, #2
 8001aac:	189b      	adds	r3, r3, r2
 8001aae:	8819      	ldrh	r1, [r3, #0]
 8001ab0:	4a52      	ldr	r2, [pc, #328]	; (8001bfc <HAL_PCD_EP_Receive+0x1f4>)
 8001ab2:	4011      	ands	r1, r2
 8001ab4:	22c0      	movs	r2, #192	; 0xc0
 8001ab6:	0192      	lsls	r2, r2, #6
 8001ab8:	4051      	eors	r1, r2
 8001aba:	4a51      	ldr	r2, [pc, #324]	; (8001c00 <HAL_PCD_EP_Receive+0x1f8>)
 8001abc:	430a      	orrs	r2, r1
 8001abe:	801a      	strh	r2, [r3, #0]
  
  return HAL_OK;
}
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	bd70      	pop	{r4, r5, r6, pc}
    ep->xfer_len =0U;
 8001ac4:	00cc      	lsls	r4, r1, #3
 8001ac6:	1a64      	subs	r4, r4, r1
 8001ac8:	00a2      	lsls	r2, r4, #2
 8001aca:	1882      	adds	r2, r0, r2
 8001acc:	321d      	adds	r2, #29
 8001ace:	32ff      	adds	r2, #255	; 0xff
 8001ad0:	2400      	movs	r4, #0
 8001ad2:	6014      	str	r4, [r2, #0]
    len=ep->xfer_len;
 8001ad4:	001a      	movs	r2, r3
 8001ad6:	e7bc      	b.n	8001a52 <HAL_PCD_EP_Receive+0x4a>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len)
 8001ad8:	0854      	lsrs	r4, r2, #1
 8001ada:	b2a4      	uxth	r4, r4
 8001adc:	07d2      	lsls	r2, r2, #31
 8001ade:	d501      	bpl.n	8001ae4 <HAL_PCD_EP_Receive+0xdc>
 8001ae0:	3401      	adds	r4, #1
 8001ae2:	b2a4      	uxth	r4, r4
 8001ae4:	02a4      	lsls	r4, r4, #10
 8001ae6:	801c      	strh	r4, [r3, #0]
 8001ae8:	e7d7      	b.n	8001a9a <HAL_PCD_EP_Receive+0x92>
    PCD_SET_EP_DBUF_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001aea:	00cc      	lsls	r4, r1, #3
 8001aec:	1a64      	subs	r4, r4, r1
 8001aee:	00a3      	lsls	r3, r4, #2
 8001af0:	001c      	movs	r4, r3
 8001af2:	18c3      	adds	r3, r0, r3
 8001af4:	330a      	adds	r3, #10
 8001af6:	33ff      	adds	r3, #255	; 0xff
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d123      	bne.n	8001b46 <HAL_PCD_EP_Receive+0x13e>
 8001afe:	6805      	ldr	r5, [r0, #0]
 8001b00:	3350      	adds	r3, #80	; 0x50
 8001b02:	5aeb      	ldrh	r3, [r5, r3]
 8001b04:	1904      	adds	r4, r0, r4
 8001b06:	3409      	adds	r4, #9
 8001b08:	34ff      	adds	r4, #255	; 0xff
 8001b0a:	7824      	ldrb	r4, [r4, #0]
 8001b0c:	00e4      	lsls	r4, r4, #3
 8001b0e:	191b      	adds	r3, r3, r4
 8001b10:	195b      	adds	r3, r3, r5
 8001b12:	4c3c      	ldr	r4, [pc, #240]	; (8001c04 <HAL_PCD_EP_Receive+0x1fc>)
 8001b14:	46a4      	mov	ip, r4
 8001b16:	4463      	add	r3, ip
 8001b18:	2a3e      	cmp	r2, #62	; 0x3e
 8001b1a:	d90b      	bls.n	8001b34 <HAL_PCD_EP_Receive+0x12c>
 8001b1c:	0954      	lsrs	r4, r2, #5
 8001b1e:	b2a4      	uxth	r4, r4
 8001b20:	06d5      	lsls	r5, r2, #27
 8001b22:	d101      	bne.n	8001b28 <HAL_PCD_EP_Receive+0x120>
 8001b24:	3c01      	subs	r4, #1
 8001b26:	b2a4      	uxth	r4, r4
 8001b28:	02a4      	lsls	r4, r4, #10
 8001b2a:	b2a4      	uxth	r4, r4
 8001b2c:	4d32      	ldr	r5, [pc, #200]	; (8001bf8 <HAL_PCD_EP_Receive+0x1f0>)
 8001b2e:	432c      	orrs	r4, r5
 8001b30:	801c      	strh	r4, [r3, #0]
 8001b32:	e00a      	b.n	8001b4a <HAL_PCD_EP_Receive+0x142>
 8001b34:	0854      	lsrs	r4, r2, #1
 8001b36:	b2a4      	uxth	r4, r4
 8001b38:	07d5      	lsls	r5, r2, #31
 8001b3a:	d501      	bpl.n	8001b40 <HAL_PCD_EP_Receive+0x138>
 8001b3c:	3401      	adds	r4, #1
 8001b3e:	b2a4      	uxth	r4, r4
 8001b40:	02a4      	lsls	r4, r4, #10
 8001b42:	801c      	strh	r4, [r3, #0]
 8001b44:	e001      	b.n	8001b4a <HAL_PCD_EP_Receive+0x142>
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d024      	beq.n	8001b94 <HAL_PCD_EP_Receive+0x18c>
 8001b4a:	00cc      	lsls	r4, r1, #3
 8001b4c:	1a64      	subs	r4, r4, r1
 8001b4e:	00a3      	lsls	r3, r4, #2
 8001b50:	001c      	movs	r4, r3
 8001b52:	18c3      	adds	r3, r0, r3
 8001b54:	330a      	adds	r3, #10
 8001b56:	33ff      	adds	r3, #255	; 0xff
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d135      	bne.n	8001bca <HAL_PCD_EP_Receive+0x1c2>
 8001b5e:	6805      	ldr	r5, [r0, #0]
 8001b60:	3350      	adds	r3, #80	; 0x50
 8001b62:	5aeb      	ldrh	r3, [r5, r3]
 8001b64:	1904      	adds	r4, r0, r4
 8001b66:	3409      	adds	r4, #9
 8001b68:	34ff      	adds	r4, #255	; 0xff
 8001b6a:	7824      	ldrb	r4, [r4, #0]
 8001b6c:	00e4      	lsls	r4, r4, #3
 8001b6e:	191b      	adds	r3, r3, r4
 8001b70:	195b      	adds	r3, r3, r5
 8001b72:	4c20      	ldr	r4, [pc, #128]	; (8001bf4 <HAL_PCD_EP_Receive+0x1ec>)
 8001b74:	46a4      	mov	ip, r4
 8001b76:	4463      	add	r3, ip
 8001b78:	2a3e      	cmp	r2, #62	; 0x3e
 8001b7a:	d91d      	bls.n	8001bb8 <HAL_PCD_EP_Receive+0x1b0>
 8001b7c:	0954      	lsrs	r4, r2, #5
 8001b7e:	b2a4      	uxth	r4, r4
 8001b80:	06d2      	lsls	r2, r2, #27
 8001b82:	d101      	bne.n	8001b88 <HAL_PCD_EP_Receive+0x180>
 8001b84:	3c01      	subs	r4, #1
 8001b86:	b2a4      	uxth	r4, r4
 8001b88:	02a4      	lsls	r4, r4, #10
 8001b8a:	b2a4      	uxth	r4, r4
 8001b8c:	4a1a      	ldr	r2, [pc, #104]	; (8001bf8 <HAL_PCD_EP_Receive+0x1f0>)
 8001b8e:	4314      	orrs	r4, r2
 8001b90:	801c      	strh	r4, [r3, #0]
 8001b92:	e782      	b.n	8001a9a <HAL_PCD_EP_Receive+0x92>
 8001b94:	6805      	ldr	r5, [r0, #0]
 8001b96:	334f      	adds	r3, #79	; 0x4f
 8001b98:	5aeb      	ldrh	r3, [r5, r3]
 8001b9a:	00ce      	lsls	r6, r1, #3
 8001b9c:	1a76      	subs	r6, r6, r1
 8001b9e:	00b4      	lsls	r4, r6, #2
 8001ba0:	1904      	adds	r4, r0, r4
 8001ba2:	3409      	adds	r4, #9
 8001ba4:	34ff      	adds	r4, #255	; 0xff
 8001ba6:	7824      	ldrb	r4, [r4, #0]
 8001ba8:	00e4      	lsls	r4, r4, #3
 8001baa:	191b      	adds	r3, r3, r4
 8001bac:	195b      	adds	r3, r3, r5
 8001bae:	4c15      	ldr	r4, [pc, #84]	; (8001c04 <HAL_PCD_EP_Receive+0x1fc>)
 8001bb0:	46a4      	mov	ip, r4
 8001bb2:	4463      	add	r3, ip
 8001bb4:	801a      	strh	r2, [r3, #0]
 8001bb6:	e7c8      	b.n	8001b4a <HAL_PCD_EP_Receive+0x142>
 8001bb8:	0854      	lsrs	r4, r2, #1
 8001bba:	b2a4      	uxth	r4, r4
 8001bbc:	07d2      	lsls	r2, r2, #31
 8001bbe:	d501      	bpl.n	8001bc4 <HAL_PCD_EP_Receive+0x1bc>
 8001bc0:	3401      	adds	r4, #1
 8001bc2:	b2a4      	uxth	r4, r4
 8001bc4:	02a4      	lsls	r4, r4, #10
 8001bc6:	801c      	strh	r4, [r3, #0]
 8001bc8:	e767      	b.n	8001a9a <HAL_PCD_EP_Receive+0x92>
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d000      	beq.n	8001bd0 <HAL_PCD_EP_Receive+0x1c8>
 8001bce:	e764      	b.n	8001a9a <HAL_PCD_EP_Receive+0x92>
 8001bd0:	6805      	ldr	r5, [r0, #0]
 8001bd2:	334f      	adds	r3, #79	; 0x4f
 8001bd4:	5aeb      	ldrh	r3, [r5, r3]
 8001bd6:	00ce      	lsls	r6, r1, #3
 8001bd8:	1a76      	subs	r6, r6, r1
 8001bda:	00b4      	lsls	r4, r6, #2
 8001bdc:	1904      	adds	r4, r0, r4
 8001bde:	3409      	adds	r4, #9
 8001be0:	34ff      	adds	r4, #255	; 0xff
 8001be2:	7824      	ldrb	r4, [r4, #0]
 8001be4:	00e4      	lsls	r4, r4, #3
 8001be6:	191b      	adds	r3, r3, r4
 8001be8:	195b      	adds	r3, r3, r5
 8001bea:	4c02      	ldr	r4, [pc, #8]	; (8001bf4 <HAL_PCD_EP_Receive+0x1ec>)
 8001bec:	46a4      	mov	ip, r4
 8001bee:	4463      	add	r3, ip
 8001bf0:	801a      	strh	r2, [r3, #0]
 8001bf2:	e752      	b.n	8001a9a <HAL_PCD_EP_Receive+0x92>
 8001bf4:	00000406 	.word	0x00000406
 8001bf8:	ffff8000 	.word	0xffff8000
 8001bfc:	ffffbf8f 	.word	0xffffbf8f
 8001c00:	ffff8080 	.word	0xffff8080
 8001c04:	00000402 	.word	0x00000402

08001c08 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7FU].xfer_count;
 8001c08:	237f      	movs	r3, #127	; 0x7f
 8001c0a:	4019      	ands	r1, r3
 8001c0c:	00cb      	lsls	r3, r1, #3
 8001c0e:	1a59      	subs	r1, r3, r1
 8001c10:	008b      	lsls	r3, r1, #2
 8001c12:	18c0      	adds	r0, r0, r3
 8001c14:	3021      	adds	r0, #33	; 0x21
 8001c16:	30ff      	adds	r0, #255	; 0xff
 8001c18:	8800      	ldrh	r0, [r0, #0]
}
 8001c1a:	4770      	bx	lr

08001c1c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c1c:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8001c1e:	23f4      	movs	r3, #244	; 0xf4
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	5cc3      	ldrb	r3, [r0, r3]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d04e      	beq.n	8001cc6 <HAL_PCD_EP_SetStall+0xaa>
 8001c28:	2201      	movs	r2, #1
 8001c2a:	23f4      	movs	r3, #244	; 0xf4
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	54c2      	strb	r2, [r0, r3]
   
  if ((0x80U & ep_addr) == 0x80U)
 8001c30:	b24c      	sxtb	r4, r1
 8001c32:	2c00      	cmp	r4, #0
 8001c34:	db20      	blt.n	8001c78 <HAL_PCD_EP_SetStall+0x5c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001c36:	00ca      	lsls	r2, r1, #3
 8001c38:	1a52      	subs	r2, r2, r1
 8001c3a:	0093      	lsls	r3, r2, #2
 8001c3c:	3309      	adds	r3, #9
 8001c3e:	33ff      	adds	r3, #255	; 0xff
 8001c40:	18c3      	adds	r3, r0, r3
  }
  
  ep->is_stall = 1;
 8001c42:	2201      	movs	r2, #1
 8001c44:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001c46:	327e      	adds	r2, #126	; 0x7e
 8001c48:	4011      	ands	r1, r2
 8001c4a:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001c4c:	0fe4      	lsrs	r4, r4, #31
 8001c4e:	705c      	strb	r4, [r3, #1]
  
  if (ep->num == 0U)
 8001c50:	2900      	cmp	r1, #0
 8001c52:	d11a      	bne.n	8001c8a <HAL_PCD_EP_SetStall+0x6e>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL)
 8001c54:	0089      	lsls	r1, r1, #2
 8001c56:	6803      	ldr	r3, [r0, #0]
 8001c58:	469c      	mov	ip, r3
 8001c5a:	4461      	add	r1, ip
 8001c5c:	880a      	ldrh	r2, [r1, #0]
 8001c5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <HAL_PCD_EP_SetStall+0xb0>)
 8001c60:	401a      	ands	r2, r3
 8001c62:	4b1b      	ldr	r3, [pc, #108]	; (8001cd0 <HAL_PCD_EP_SetStall+0xb4>)
 8001c64:	405a      	eors	r2, r3
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <HAL_PCD_EP_SetStall+0xb8>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	800b      	strh	r3, [r1, #0]
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
    }
  }
  __HAL_UNLOCK(hpcd); 
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	23f4      	movs	r3, #244	; 0xf4
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	54c2      	strb	r2, [r0, r3]
  
  return HAL_OK;
 8001c74:	2000      	movs	r0, #0
}
 8001c76:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001c78:	3b6a      	subs	r3, #106	; 0x6a
 8001c7a:	3bff      	subs	r3, #255	; 0xff
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	00da      	lsls	r2, r3, #3
 8001c80:	1ad2      	subs	r2, r2, r3
 8001c82:	0093      	lsls	r3, r2, #2
 8001c84:	3328      	adds	r3, #40	; 0x28
 8001c86:	18c3      	adds	r3, r0, r3
 8001c88:	e7db      	b.n	8001c42 <HAL_PCD_EP_SetStall+0x26>
    if (ep->is_in)
 8001c8a:	2c00      	cmp	r4, #0
 8001c8c:	d00d      	beq.n	8001caa <HAL_PCD_EP_SetStall+0x8e>
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL)
 8001c8e:	0089      	lsls	r1, r1, #2
 8001c90:	6803      	ldr	r3, [r0, #0]
 8001c92:	469c      	mov	ip, r3
 8001c94:	4461      	add	r1, ip
 8001c96:	880b      	ldrh	r3, [r1, #0]
 8001c98:	4a0f      	ldr	r2, [pc, #60]	; (8001cd8 <HAL_PCD_EP_SetStall+0xbc>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2210      	movs	r2, #16
 8001c9e:	4053      	eors	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	4a0c      	ldr	r2, [pc, #48]	; (8001cd4 <HAL_PCD_EP_SetStall+0xb8>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	800b      	strh	r3, [r1, #0]
 8001ca8:	e7e0      	b.n	8001c6c <HAL_PCD_EP_SetStall+0x50>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 8001caa:	0089      	lsls	r1, r1, #2
 8001cac:	6803      	ldr	r3, [r0, #0]
 8001cae:	469c      	mov	ip, r3
 8001cb0:	4461      	add	r1, ip
 8001cb2:	880a      	ldrh	r2, [r1, #0]
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <HAL_PCD_EP_SetStall+0xc0>)
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	2380      	movs	r3, #128	; 0x80
 8001cba:	015b      	lsls	r3, r3, #5
 8001cbc:	405a      	eors	r2, r3
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_PCD_EP_SetStall+0xb8>)
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	800b      	strh	r3, [r1, #0]
 8001cc4:	e7d2      	b.n	8001c6c <HAL_PCD_EP_SetStall+0x50>
  __HAL_LOCK(hpcd); 
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	e7d5      	b.n	8001c76 <HAL_PCD_EP_SetStall+0x5a>
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	ffffbfbf 	.word	0xffffbfbf
 8001cd0:	00001010 	.word	0x00001010
 8001cd4:	ffff8080 	.word	0xffff8080
 8001cd8:	ffff8fbf 	.word	0xffff8fbf
 8001cdc:	ffffbf8f 	.word	0xffffbf8f

08001ce0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ce0:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 8001ce2:	b24a      	sxtb	r2, r1
 8001ce4:	2a00      	cmp	r2, #0
 8001ce6:	db39      	blt.n	8001d5c <HAL_PCD_EP_ClrStall+0x7c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001ce8:	00cc      	lsls	r4, r1, #3
 8001cea:	1a64      	subs	r4, r4, r1
 8001cec:	00a3      	lsls	r3, r4, #2
 8001cee:	3309      	adds	r3, #9
 8001cf0:	33ff      	adds	r3, #255	; 0xff
 8001cf2:	18c3      	adds	r3, r0, r3
  }
  
  ep->is_stall = 0U;
 8001cf4:	2400      	movs	r4, #0
 8001cf6:	709c      	strb	r4, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 8001cf8:	347f      	adds	r4, #127	; 0x7f
 8001cfa:	4021      	ands	r1, r4
 8001cfc:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001cfe:	0fd2      	lsrs	r2, r2, #31
 8001d00:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8001d02:	22f4      	movs	r2, #244	; 0xf4
 8001d04:	0052      	lsls	r2, r2, #1
 8001d06:	5c82      	ldrb	r2, [r0, r2]
 8001d08:	2a01      	cmp	r2, #1
 8001d0a:	d04b      	beq.n	8001da4 <HAL_PCD_EP_ClrStall+0xc4>
 8001d0c:	2101      	movs	r1, #1
 8001d0e:	22f4      	movs	r2, #244	; 0xf4
 8001d10:	0052      	lsls	r2, r2, #1
 8001d12:	5481      	strb	r1, [r0, r2]
  
  if (ep->is_in)
 8001d14:	785a      	ldrb	r2, [r3, #1]
 8001d16:	2a00      	cmp	r2, #0
 8001d18:	d028      	beq.n	8001d6c <HAL_PCD_EP_ClrStall+0x8c>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001d1a:	781a      	ldrb	r2, [r3, #0]
 8001d1c:	0092      	lsls	r2, r2, #2
 8001d1e:	6801      	ldr	r1, [r0, #0]
 8001d20:	468c      	mov	ip, r1
 8001d22:	4462      	add	r2, ip
 8001d24:	8811      	ldrh	r1, [r2, #0]
 8001d26:	064c      	lsls	r4, r1, #25
 8001d28:	d504      	bpl.n	8001d34 <HAL_PCD_EP_ClrStall+0x54>
 8001d2a:	4c1f      	ldr	r4, [pc, #124]	; (8001da8 <HAL_PCD_EP_ClrStall+0xc8>)
 8001d2c:	4021      	ands	r1, r4
 8001d2e:	4c1f      	ldr	r4, [pc, #124]	; (8001dac <HAL_PCD_EP_ClrStall+0xcc>)
 8001d30:	4321      	orrs	r1, r4
 8001d32:	8011      	strh	r1, [r2, #0]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	0092      	lsls	r2, r2, #2
 8001d38:	6803      	ldr	r3, [r0, #0]
 8001d3a:	469c      	mov	ip, r3
 8001d3c:	4462      	add	r2, ip
 8001d3e:	8813      	ldrh	r3, [r2, #0]
 8001d40:	491b      	ldr	r1, [pc, #108]	; (8001db0 <HAL_PCD_EP_ClrStall+0xd0>)
 8001d42:	400b      	ands	r3, r1
 8001d44:	2130      	movs	r1, #48	; 0x30
 8001d46:	404b      	eors	r3, r1
 8001d48:	b29b      	uxth	r3, r3
 8001d4a:	491a      	ldr	r1, [pc, #104]	; (8001db4 <HAL_PCD_EP_ClrStall+0xd4>)
 8001d4c:	430b      	orrs	r3, r1
 8001d4e:	8013      	strh	r3, [r2, #0]
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
  }
  __HAL_UNLOCK(hpcd); 
 8001d50:	2200      	movs	r2, #0
 8001d52:	23f4      	movs	r3, #244	; 0xf4
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	54c2      	strb	r2, [r0, r3]
    
  return HAL_OK;
 8001d58:	2000      	movs	r0, #0
}
 8001d5a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001d5c:	237f      	movs	r3, #127	; 0x7f
 8001d5e:	400b      	ands	r3, r1
 8001d60:	00dc      	lsls	r4, r3, #3
 8001d62:	1ae4      	subs	r4, r4, r3
 8001d64:	00a3      	lsls	r3, r4, #2
 8001d66:	3328      	adds	r3, #40	; 0x28
 8001d68:	18c3      	adds	r3, r0, r3
 8001d6a:	e7c3      	b.n	8001cf4 <HAL_PCD_EP_ClrStall+0x14>
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001d6c:	781a      	ldrb	r2, [r3, #0]
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	6801      	ldr	r1, [r0, #0]
 8001d72:	468c      	mov	ip, r1
 8001d74:	4462      	add	r2, ip
 8001d76:	8811      	ldrh	r1, [r2, #0]
 8001d78:	044c      	lsls	r4, r1, #17
 8001d7a:	d504      	bpl.n	8001d86 <HAL_PCD_EP_ClrStall+0xa6>
 8001d7c:	4c0a      	ldr	r4, [pc, #40]	; (8001da8 <HAL_PCD_EP_ClrStall+0xc8>)
 8001d7e:	4021      	ands	r1, r4
 8001d80:	4c0d      	ldr	r4, [pc, #52]	; (8001db8 <HAL_PCD_EP_ClrStall+0xd8>)
 8001d82:	4321      	orrs	r1, r4
 8001d84:	8011      	strh	r1, [r2, #0]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	6802      	ldr	r2, [r0, #0]
 8001d8c:	4694      	mov	ip, r2
 8001d8e:	4463      	add	r3, ip
 8001d90:	8819      	ldrh	r1, [r3, #0]
 8001d92:	4a0a      	ldr	r2, [pc, #40]	; (8001dbc <HAL_PCD_EP_ClrStall+0xdc>)
 8001d94:	4011      	ands	r1, r2
 8001d96:	22c0      	movs	r2, #192	; 0xc0
 8001d98:	0192      	lsls	r2, r2, #6
 8001d9a:	4051      	eors	r1, r2
 8001d9c:	4a05      	ldr	r2, [pc, #20]	; (8001db4 <HAL_PCD_EP_ClrStall+0xd4>)
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	801a      	strh	r2, [r3, #0]
 8001da2:	e7d5      	b.n	8001d50 <HAL_PCD_EP_ClrStall+0x70>
  __HAL_LOCK(hpcd); 
 8001da4:	2002      	movs	r0, #2
 8001da6:	e7d8      	b.n	8001d5a <HAL_PCD_EP_ClrStall+0x7a>
 8001da8:	00000f0f 	.word	0x00000f0f
 8001dac:	ffff80c0 	.word	0xffff80c0
 8001db0:	ffff8fbf 	.word	0xffff8fbf
 8001db4:	ffff8080 	.word	0xffff8080
 8001db8:	ffffc080 	.word	0xffffc080
 8001dbc:	ffffbf8f 	.word	0xffffbf8f

08001dc0 <PCD_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8001dc0:	b510      	push	{r4, lr}
  uint32_t n =  ((uint32_t)((uint32_t)wNBytes + 1U)) >> 1U;
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	085b      	lsrs	r3, r3, #1
  uint32_t i;
  uint16_t temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr + (uint32_t)USBx + 0x400U));
 8001dc6:	1812      	adds	r2, r2, r0
 8001dc8:	2080      	movs	r0, #128	; 0x80
 8001dca:	00c0      	lsls	r0, r0, #3
 8001dcc:	1814      	adds	r4, r2, r0
  
  for (i = n; i != 0; i--)
 8001dce:	e007      	b.n	8001de0 <PCD_WritePMA+0x20>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8001dd0:	780a      	ldrb	r2, [r1, #0]
    pbUsrBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t)  * pbUsrBuf << 8U)) ;
 8001dd2:	7848      	ldrb	r0, [r1, #1]
 8001dd4:	0200      	lsls	r0, r0, #8
 8001dd6:	4302      	orrs	r2, r0
    *pdwVal++ = temp2;
 8001dd8:	8022      	strh	r2, [r4, #0]
    pbUsrBuf++;
 8001dda:	3102      	adds	r1, #2
  for (i = n; i != 0; i--)
 8001ddc:	3b01      	subs	r3, #1
    *pdwVal++ = temp2;
 8001dde:	3402      	adds	r4, #2
  for (i = n; i != 0; i--)
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1f5      	bne.n	8001dd0 <PCD_WritePMA+0x10>
  }
}
 8001de4:	bd10      	pop	{r4, pc}
	...

08001de8 <HAL_PCD_EP_Transmit>:
{
 8001de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dea:	0005      	movs	r5, r0
 8001dec:	247f      	movs	r4, #127	; 0x7f
 8001dee:	400c      	ands	r4, r1
  ep->xfer_buff = pBuf;  
 8001df0:	00e0      	lsls	r0, r4, #3
 8001df2:	1b00      	subs	r0, r0, r4
 8001df4:	0081      	lsls	r1, r0, #2
 8001df6:	1869      	adds	r1, r5, r1
 8001df8:	638a      	str	r2, [r1, #56]	; 0x38
  ep->xfer_len = len;
 8001dfa:	63cb      	str	r3, [r1, #60]	; 0x3c
  ep->xfer_count = 0U;
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	640a      	str	r2, [r1, #64]	; 0x40
  ep->is_in = 1U;
 8001e00:	000a      	movs	r2, r1
 8001e02:	3229      	adds	r2, #41	; 0x29
 8001e04:	2001      	movs	r0, #1
 8001e06:	7010      	strb	r0, [r2, #0]
  ep->num = ep_addr & 0x7FU;
 8001e08:	3a01      	subs	r2, #1
 8001e0a:	7014      	strb	r4, [r2, #0]
  if (ep->xfer_len > ep->maxpacket)
 8001e0c:	6b4f      	ldr	r7, [r1, #52]	; 0x34
 8001e0e:	42bb      	cmp	r3, r7
 8001e10:	d933      	bls.n	8001e7a <HAL_PCD_EP_Transmit+0x92>
    ep->xfer_len-=len; 
 8001e12:	1bdb      	subs	r3, r3, r7
 8001e14:	63cb      	str	r3, [r1, #60]	; 0x3c
  if (ep->doublebuffer == 0U) 
 8001e16:	00e2      	lsls	r2, r4, #3
 8001e18:	1b12      	subs	r2, r2, r4
 8001e1a:	0093      	lsls	r3, r2, #2
 8001e1c:	001a      	movs	r2, r3
 8001e1e:	18eb      	adds	r3, r5, r3
 8001e20:	3332      	adds	r3, #50	; 0x32
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d030      	beq.n	8001e8a <HAL_PCD_EP_Transmit+0xa2>
    if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001e28:	6828      	ldr	r0, [r5, #0]
 8001e2a:	00e2      	lsls	r2, r4, #3
 8001e2c:	1b12      	subs	r2, r2, r4
 8001e2e:	0093      	lsls	r3, r2, #2
 8001e30:	18eb      	adds	r3, r5, r3
 8001e32:	3328      	adds	r3, #40	; 0x28
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	009a      	lsls	r2, r3, #2
 8001e38:	5a82      	ldrh	r2, [r0, r2]
 8001e3a:	0652      	lsls	r2, r2, #25
 8001e3c:	d574      	bpl.n	8001f28 <HAL_PCD_EP_Transmit+0x140>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001e3e:	00e6      	lsls	r6, r4, #3
 8001e40:	1b36      	subs	r6, r6, r4
 8001e42:	00b2      	lsls	r2, r6, #2
 8001e44:	18aa      	adds	r2, r5, r2
 8001e46:	3229      	adds	r2, #41	; 0x29
 8001e48:	7812      	ldrb	r2, [r2, #0]
 8001e4a:	2a00      	cmp	r2, #0
 8001e4c:	d13b      	bne.n	8001ec6 <HAL_PCD_EP_Transmit+0xde>
 8001e4e:	3250      	adds	r2, #80	; 0x50
 8001e50:	5a82      	ldrh	r2, [r0, r2]
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	18d3      	adds	r3, r2, r3
 8001e56:	1818      	adds	r0, r3, r0
 8001e58:	4b62      	ldr	r3, [pc, #392]	; (8001fe4 <HAL_PCD_EP_Transmit+0x1fc>)
 8001e5a:	469c      	mov	ip, r3
 8001e5c:	4460      	add	r0, ip
 8001e5e:	2f3e      	cmp	r7, #62	; 0x3e
 8001e60:	d928      	bls.n	8001eb4 <HAL_PCD_EP_Transmit+0xcc>
 8001e62:	097b      	lsrs	r3, r7, #5
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	06fa      	lsls	r2, r7, #27
 8001e68:	d101      	bne.n	8001e6e <HAL_PCD_EP_Transmit+0x86>
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	029b      	lsls	r3, r3, #10
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	4a5d      	ldr	r2, [pc, #372]	; (8001fe8 <HAL_PCD_EP_Transmit+0x200>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	8003      	strh	r3, [r0, #0]
 8001e78:	e027      	b.n	8001eca <HAL_PCD_EP_Transmit+0xe2>
    ep->xfer_len =0U;
 8001e7a:	00e1      	lsls	r1, r4, #3
 8001e7c:	1b09      	subs	r1, r1, r4
 8001e7e:	008a      	lsls	r2, r1, #2
 8001e80:	18aa      	adds	r2, r5, r2
 8001e82:	2100      	movs	r1, #0
 8001e84:	63d1      	str	r1, [r2, #60]	; 0x3c
    len=ep->xfer_len;
 8001e86:	001f      	movs	r7, r3
 8001e88:	e7c5      	b.n	8001e16 <HAL_PCD_EP_Transmit+0x2e>
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8001e8a:	b2bf      	uxth	r7, r7
 8001e8c:	18ae      	adds	r6, r5, r2
 8001e8e:	8db2      	ldrh	r2, [r6, #44]	; 0x2c
 8001e90:	003b      	movs	r3, r7
 8001e92:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8001e94:	6828      	ldr	r0, [r5, #0]
 8001e96:	f7ff ff93 	bl	8001dc0 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8001e9a:	682a      	ldr	r2, [r5, #0]
 8001e9c:	2350      	movs	r3, #80	; 0x50
 8001e9e:	5ad3      	ldrh	r3, [r2, r3]
 8001ea0:	3628      	adds	r6, #40	; 0x28
 8001ea2:	7831      	ldrb	r1, [r6, #0]
 8001ea4:	00c9      	lsls	r1, r1, #3
 8001ea6:	185b      	adds	r3, r3, r1
 8001ea8:	189b      	adds	r3, r3, r2
 8001eaa:	4a50      	ldr	r2, [pc, #320]	; (8001fec <HAL_PCD_EP_Transmit+0x204>)
 8001eac:	4694      	mov	ip, r2
 8001eae:	4463      	add	r3, ip
 8001eb0:	801f      	strh	r7, [r3, #0]
 8001eb2:	e082      	b.n	8001fba <HAL_PCD_EP_Transmit+0x1d2>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001eb4:	087b      	lsrs	r3, r7, #1
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	07fa      	lsls	r2, r7, #31
 8001eba:	d501      	bpl.n	8001ec0 <HAL_PCD_EP_Transmit+0xd8>
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	029b      	lsls	r3, r3, #10
 8001ec2:	8003      	strh	r3, [r0, #0]
 8001ec4:	e001      	b.n	8001eca <HAL_PCD_EP_Transmit+0xe2>
 8001ec6:	2a01      	cmp	r2, #1
 8001ec8:	d024      	beq.n	8001f14 <HAL_PCD_EP_Transmit+0x12c>
      pmabuffer = ep->pmaaddr1;
 8001eca:	00e2      	lsls	r2, r4, #3
 8001ecc:	1b12      	subs	r2, r2, r4
 8001ece:	0093      	lsls	r3, r2, #2
 8001ed0:	18eb      	adds	r3, r5, r3
 8001ed2:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8001ed4:	b2bb      	uxth	r3, r7
 8001ed6:	00e1      	lsls	r1, r4, #3
 8001ed8:	1b09      	subs	r1, r1, r4
 8001eda:	008e      	lsls	r6, r1, #2
 8001edc:	19ae      	adds	r6, r5, r6
 8001ede:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8001ee0:	6828      	ldr	r0, [r5, #0]
 8001ee2:	f7ff ff6d 	bl	8001dc0 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 8001ee6:	3629      	adds	r6, #41	; 0x29
 8001ee8:	7833      	ldrb	r3, [r6, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d055      	beq.n	8001f9a <HAL_PCD_EP_Transmit+0x1b2>
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d163      	bne.n	8001fba <HAL_PCD_EP_Transmit+0x1d2>
 8001ef2:	00e2      	lsls	r2, r4, #3
 8001ef4:	1b12      	subs	r2, r2, r4
 8001ef6:	0093      	lsls	r3, r2, #2
 8001ef8:	18eb      	adds	r3, r5, r3
 8001efa:	3328      	adds	r3, #40	; 0x28
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	682a      	ldr	r2, [r5, #0]
 8001f02:	4694      	mov	ip, r2
 8001f04:	4463      	add	r3, ip
 8001f06:	881a      	ldrh	r2, [r3, #0]
 8001f08:	4939      	ldr	r1, [pc, #228]	; (8001ff0 <HAL_PCD_EP_Transmit+0x208>)
 8001f0a:	4011      	ands	r1, r2
 8001f0c:	4a39      	ldr	r2, [pc, #228]	; (8001ff4 <HAL_PCD_EP_Transmit+0x20c>)
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	801a      	strh	r2, [r3, #0]
 8001f12:	e052      	b.n	8001fba <HAL_PCD_EP_Transmit+0x1d2>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001f14:	324f      	adds	r2, #79	; 0x4f
 8001f16:	5a82      	ldrh	r2, [r0, r2]
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	18d3      	adds	r3, r2, r3
 8001f1c:	1818      	adds	r0, r3, r0
 8001f1e:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <HAL_PCD_EP_Transmit+0x1fc>)
 8001f20:	469c      	mov	ip, r3
 8001f22:	4460      	add	r0, ip
 8001f24:	8007      	strh	r7, [r0, #0]
 8001f26:	e7d0      	b.n	8001eca <HAL_PCD_EP_Transmit+0xe2>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001f28:	00e6      	lsls	r6, r4, #3
 8001f2a:	1b36      	subs	r6, r6, r4
 8001f2c:	00b2      	lsls	r2, r6, #2
 8001f2e:	18aa      	adds	r2, r5, r2
 8001f30:	3229      	adds	r2, #41	; 0x29
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	2a00      	cmp	r2, #0
 8001f36:	d11e      	bne.n	8001f76 <HAL_PCD_EP_Transmit+0x18e>
 8001f38:	3250      	adds	r2, #80	; 0x50
 8001f3a:	5a82      	ldrh	r2, [r0, r2]
 8001f3c:	00db      	lsls	r3, r3, #3
 8001f3e:	18d3      	adds	r3, r2, r3
 8001f40:	1818      	adds	r0, r3, r0
 8001f42:	4b2a      	ldr	r3, [pc, #168]	; (8001fec <HAL_PCD_EP_Transmit+0x204>)
 8001f44:	469c      	mov	ip, r3
 8001f46:	4460      	add	r0, ip
 8001f48:	2f3e      	cmp	r7, #62	; 0x3e
 8001f4a:	d90b      	bls.n	8001f64 <HAL_PCD_EP_Transmit+0x17c>
 8001f4c:	097b      	lsrs	r3, r7, #5
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	06fa      	lsls	r2, r7, #27
 8001f52:	d101      	bne.n	8001f58 <HAL_PCD_EP_Transmit+0x170>
 8001f54:	3b01      	subs	r3, #1
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	029b      	lsls	r3, r3, #10
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4a22      	ldr	r2, [pc, #136]	; (8001fe8 <HAL_PCD_EP_Transmit+0x200>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	8003      	strh	r3, [r0, #0]
 8001f62:	e00a      	b.n	8001f7a <HAL_PCD_EP_Transmit+0x192>
 8001f64:	087b      	lsrs	r3, r7, #1
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	07fa      	lsls	r2, r7, #31
 8001f6a:	d501      	bpl.n	8001f70 <HAL_PCD_EP_Transmit+0x188>
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	029b      	lsls	r3, r3, #10
 8001f72:	8003      	strh	r3, [r0, #0]
 8001f74:	e001      	b.n	8001f7a <HAL_PCD_EP_Transmit+0x192>
 8001f76:	2a01      	cmp	r2, #1
 8001f78:	d005      	beq.n	8001f86 <HAL_PCD_EP_Transmit+0x19e>
      pmabuffer = ep->pmaaddr0;
 8001f7a:	00e2      	lsls	r2, r4, #3
 8001f7c:	1b12      	subs	r2, r2, r4
 8001f7e:	0093      	lsls	r3, r2, #2
 8001f80:	18eb      	adds	r3, r5, r3
 8001f82:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
 8001f84:	e7a6      	b.n	8001ed4 <HAL_PCD_EP_Transmit+0xec>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001f86:	324f      	adds	r2, #79	; 0x4f
 8001f88:	5a82      	ldrh	r2, [r0, r2]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	18d3      	adds	r3, r2, r3
 8001f8e:	1818      	adds	r0, r3, r0
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <HAL_PCD_EP_Transmit+0x204>)
 8001f92:	469c      	mov	ip, r3
 8001f94:	4460      	add	r0, ip
 8001f96:	8007      	strh	r7, [r0, #0]
 8001f98:	e7ef      	b.n	8001f7a <HAL_PCD_EP_Transmit+0x192>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 8001f9a:	00e2      	lsls	r2, r4, #3
 8001f9c:	1b12      	subs	r2, r2, r4
 8001f9e:	0093      	lsls	r3, r2, #2
 8001fa0:	18eb      	adds	r3, r5, r3
 8001fa2:	3328      	adds	r3, #40	; 0x28
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	682a      	ldr	r2, [r5, #0]
 8001faa:	4694      	mov	ip, r2
 8001fac:	4463      	add	r3, ip
 8001fae:	881a      	ldrh	r2, [r3, #0]
 8001fb0:	490f      	ldr	r1, [pc, #60]	; (8001ff0 <HAL_PCD_EP_Transmit+0x208>)
 8001fb2:	4011      	ands	r1, r2
 8001fb4:	4a10      	ldr	r2, [pc, #64]	; (8001ff8 <HAL_PCD_EP_Transmit+0x210>)
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8001fba:	682a      	ldr	r2, [r5, #0]
 8001fbc:	00e1      	lsls	r1, r4, #3
 8001fbe:	1b0c      	subs	r4, r1, r4
 8001fc0:	00a3      	lsls	r3, r4, #2
 8001fc2:	18ed      	adds	r5, r5, r3
 8001fc4:	3528      	adds	r5, #40	; 0x28
 8001fc6:	782b      	ldrb	r3, [r5, #0]
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	18d2      	adds	r2, r2, r3
 8001fcc:	8813      	ldrh	r3, [r2, #0]
 8001fce:	490b      	ldr	r1, [pc, #44]	; (8001ffc <HAL_PCD_EP_Transmit+0x214>)
 8001fd0:	400b      	ands	r3, r1
 8001fd2:	2130      	movs	r1, #48	; 0x30
 8001fd4:	404b      	eors	r3, r1
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	4909      	ldr	r1, [pc, #36]	; (8002000 <HAL_PCD_EP_Transmit+0x218>)
 8001fda:	430b      	orrs	r3, r1
 8001fdc:	8013      	strh	r3, [r2, #0]
}
 8001fde:	2000      	movs	r0, #0
 8001fe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001fe2:	46c0      	nop			; (mov r8, r8)
 8001fe4:	00000406 	.word	0x00000406
 8001fe8:	ffff8000 	.word	0xffff8000
 8001fec:	00000402 	.word	0x00000402
 8001ff0:	00000f0f 	.word	0x00000f0f
 8001ff4:	ffffc080 	.word	0xffffc080
 8001ff8:	ffff80c0 	.word	0xffff80c0
 8001ffc:	ffff8fbf 	.word	0xffff8fbf
 8002000:	ffff8080 	.word	0xffff8080

08002004 <PCD_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002004:	b510      	push	{r4, lr}
  uint32_t n = (uint32_t)wNBytes >> 1U;
 8002006:	085c      	lsrs	r4, r3, #1
  uint32_t i;
  uint16_t *pdwVal;
  uint32_t temp;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr + (uint32_t)USBx + 0x400U));
 8002008:	1810      	adds	r0, r2, r0
 800200a:	2280      	movs	r2, #128	; 0x80
 800200c:	00d2      	lsls	r2, r2, #3
 800200e:	4694      	mov	ip, r2
 8002010:	4460      	add	r0, ip
  
  for (i = n; i != 0U; i--)
 8002012:	e006      	b.n	8002022 <PCD_ReadPMA+0x1e>
  {
    temp = *pdwVal++;
 8002014:	8802      	ldrh	r2, [r0, #0]
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 8002016:	700a      	strb	r2, [r1, #0]
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
 8002018:	0a12      	lsrs	r2, r2, #8
 800201a:	704a      	strb	r2, [r1, #1]
  for (i = n; i != 0U; i--)
 800201c:	3c01      	subs	r4, #1
    temp = *pdwVal++;
 800201e:	3002      	adds	r0, #2
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
 8002020:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8002022:	2c00      	cmp	r4, #0
 8002024:	d1f6      	bne.n	8002014 <PCD_ReadPMA+0x10>
  }
  
  if (wNBytes % 2)
 8002026:	07db      	lsls	r3, r3, #31
 8002028:	d501      	bpl.n	800202e <PCD_ReadPMA+0x2a>
  {
    temp = *pdwVal++;
 800202a:	8803      	ldrh	r3, [r0, #0]
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 800202c:	700b      	strb	r3, [r1, #0]
  }
}
 800202e:	bd10      	pop	{r4, pc}

08002030 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002032:	b083      	sub	sp, #12
 8002034:	0005      	movs	r5, r0
  PCD_EPTypeDef *ep;
  uint16_t count=0U;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0U;
 8002036:	2200      	movs	r2, #0
 8002038:	ab01      	add	r3, sp, #4
 800203a:	801a      	strh	r2, [r3, #0]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 800203c:	e1b5      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800203e:	8803      	ldrh	r3, [r0, #0]
 8002040:	4aa9      	ldr	r2, [pc, #676]	; (80022e8 <PCD_EP_ISR_Handler+0x2b8>)
 8002042:	4013      	ands	r3, r2
 8002044:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002046:	6829      	ldr	r1, [r5, #0]
 8002048:	2350      	movs	r3, #80	; 0x50
 800204a:	5acb      	ldrh	r3, [r1, r3]
 800204c:	2228      	movs	r2, #40	; 0x28
 800204e:	5caa      	ldrb	r2, [r5, r2]
 8002050:	00d2      	lsls	r2, r2, #3
 8002052:	189b      	adds	r3, r3, r2
 8002054:	185b      	adds	r3, r3, r1
 8002056:	4aa5      	ldr	r2, [pc, #660]	; (80022ec <PCD_EP_ISR_Handler+0x2bc>)
 8002058:	4694      	mov	ip, r2
 800205a:	4463      	add	r3, ip
 800205c:	881b      	ldrh	r3, [r3, #0]
 800205e:	059b      	lsls	r3, r3, #22
 8002060:	0d9b      	lsrs	r3, r3, #22
 8002062:	642b      	str	r3, [r5, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 8002064:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002066:	4694      	mov	ip, r2
 8002068:	4463      	add	r3, ip
 800206a:	63ab      	str	r3, [r5, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800206c:	2100      	movs	r1, #0
 800206e:	0028      	movs	r0, r5
 8002070:	f003 fc79 	bl	8005966 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8002074:	2324      	movs	r3, #36	; 0x24
 8002076:	5ceb      	ldrb	r3, [r5, r3]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d100      	bne.n	800207e <PCD_EP_ISR_Handler+0x4e>
 800207c:	e195      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
 800207e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8002080:	2b00      	cmp	r3, #0
 8002082:	d000      	beq.n	8002086 <PCD_EP_ISR_Handler+0x56>
 8002084:	e191      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8002086:	2224      	movs	r2, #36	; 0x24
 8002088:	5cab      	ldrb	r3, [r5, r2]
 800208a:	2180      	movs	r1, #128	; 0x80
 800208c:	4249      	negs	r1, r1
 800208e:	430b      	orrs	r3, r1
 8002090:	b2db      	uxtb	r3, r3
 8002092:	31cc      	adds	r1, #204	; 0xcc
 8002094:	6828      	ldr	r0, [r5, #0]
 8002096:	5243      	strh	r3, [r0, r1]
          hpcd->USB_Address = 0U;
 8002098:	2300      	movs	r3, #0
 800209a:	54ab      	strb	r3, [r5, r2]
 800209c:	e185      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0U)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800209e:	2350      	movs	r3, #80	; 0x50
 80020a0:	5ac3      	ldrh	r3, [r0, r3]
 80020a2:	2284      	movs	r2, #132	; 0x84
 80020a4:	0052      	lsls	r2, r2, #1
 80020a6:	5caa      	ldrb	r2, [r5, r2]
 80020a8:	00d2      	lsls	r2, r2, #3
 80020aa:	189b      	adds	r3, r3, r2
 80020ac:	181b      	adds	r3, r3, r0
 80020ae:	4a90      	ldr	r2, [pc, #576]	; (80022f0 <PCD_EP_ISR_Handler+0x2c0>)
 80020b0:	4694      	mov	ip, r2
 80020b2:	4463      	add	r3, ip
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	059b      	lsls	r3, r3, #22
 80020b8:	0d9b      	lsrs	r3, r3, #22
 80020ba:	002a      	movs	r2, r5
 80020bc:	3209      	adds	r2, #9
 80020be:	32ff      	adds	r2, #255	; 0xff
 80020c0:	6193      	str	r3, [r2, #24]
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 80020c2:	0029      	movs	r1, r5
 80020c4:	31ed      	adds	r1, #237	; 0xed
 80020c6:	31ff      	adds	r1, #255	; 0xff
 80020c8:	8892      	ldrh	r2, [r2, #4]
 80020ca:	f7ff ff9b 	bl	8002004 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80020ce:	682a      	ldr	r2, [r5, #0]
 80020d0:	8813      	ldrh	r3, [r2, #0]
 80020d2:	4988      	ldr	r1, [pc, #544]	; (80022f4 <PCD_EP_ISR_Handler+0x2c4>)
 80020d4:	400b      	ands	r3, r1
 80020d6:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 80020d8:	0028      	movs	r0, r5
 80020da:	f003 fc2b 	bl	8005934 <HAL_PCD_SetupStageCallback>
 80020de:	e164      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          
          if (ep->xfer_count != 0U)
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80020e0:	0014      	movs	r4, r2
 80020e2:	8892      	ldrh	r2, [r2, #4]
 80020e4:	6921      	ldr	r1, [r4, #16]
 80020e6:	f7ff ff8d 	bl	8002004 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80020ea:	6923      	ldr	r3, [r4, #16]
 80020ec:	69a2      	ldr	r2, [r4, #24]
 80020ee:	4694      	mov	ip, r2
 80020f0:	4463      	add	r3, ip
 80020f2:	6123      	str	r3, [r4, #16]
 80020f4:	e195      	b.n	8002422 <PCD_EP_ISR_Handler+0x3f2>
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 80020f6:	084b      	lsrs	r3, r1, #1
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	07c9      	lsls	r1, r1, #31
 80020fc:	d501      	bpl.n	8002102 <PCD_EP_ISR_Handler+0xd2>
 80020fe:	3301      	adds	r3, #1
 8002100:	b29b      	uxth	r3, r3
 8002102:	029b      	lsls	r3, r3, #10
 8002104:	8013      	strh	r3, [r2, #0]
 8002106:	e1a9      	b.n	800245c <PCD_EP_ISR_Handler+0x42c>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8002108:	00a6      	lsls	r6, r4, #2
 800210a:	1980      	adds	r0, r0, r6
 800210c:	8802      	ldrh	r2, [r0, #0]
 800210e:	ab01      	add	r3, sp, #4
 8002110:	801a      	strh	r2, [r3, #0]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	b21b      	sxth	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	db31      	blt.n	800217e <PCD_EP_ISR_Handler+0x14e>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800211a:	ab01      	add	r3, sp, #4
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	061b      	lsls	r3, r3, #24
 8002120:	d400      	bmi.n	8002124 <PCD_EP_ISR_Handler+0xf4>
 8002122:	e142      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002124:	682b      	ldr	r3, [r5, #0]
 8002126:	469c      	mov	ip, r3
 8002128:	4466      	add	r6, ip
 800212a:	8833      	ldrh	r3, [r6, #0]
 800212c:	4a6e      	ldr	r2, [pc, #440]	; (80022e8 <PCD_EP_ISR_Handler+0x2b8>)
 800212e:	4013      	ands	r3, r2
 8002130:	8033      	strh	r3, [r6, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8002132:	00e2      	lsls	r2, r4, #3
 8002134:	1b12      	subs	r2, r2, r4
 8002136:	0093      	lsls	r3, r2, #2
 8002138:	001a      	movs	r2, r3
 800213a:	18eb      	adds	r3, r5, r3
 800213c:	3332      	adds	r3, #50	; 0x32
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d000      	beq.n	8002146 <PCD_EP_ISR_Handler+0x116>
 8002144:	e0dc      	b.n	8002300 <PCD_EP_ISR_Handler+0x2d0>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002146:	6828      	ldr	r0, [r5, #0]
 8002148:	3350      	adds	r3, #80	; 0x50
 800214a:	5ac3      	ldrh	r3, [r0, r3]
 800214c:	18aa      	adds	r2, r5, r2
 800214e:	0011      	movs	r1, r2
 8002150:	3128      	adds	r1, #40	; 0x28
 8002152:	7809      	ldrb	r1, [r1, #0]
 8002154:	00c9      	lsls	r1, r1, #3
 8002156:	185b      	adds	r3, r3, r1
 8002158:	181b      	adds	r3, r3, r0
 800215a:	4964      	ldr	r1, [pc, #400]	; (80022ec <PCD_EP_ISR_Handler+0x2bc>)
 800215c:	468c      	mov	ip, r1
 800215e:	4463      	add	r3, ip
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	059b      	lsls	r3, r3, #22
 8002164:	0d9b      	lsrs	r3, r3, #22
 8002166:	6413      	str	r3, [r2, #64]	; 0x40
          if (ep->xfer_count != 0)
 8002168:	d100      	bne.n	800216c <PCD_EP_ISR_Handler+0x13c>
 800216a:	e0f9      	b.n	8002360 <PCD_EP_ISR_Handler+0x330>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800216c:	00e2      	lsls	r2, r4, #3
 800216e:	1b12      	subs	r2, r2, r4
 8002170:	0091      	lsls	r1, r2, #2
 8002172:	1869      	adds	r1, r5, r1
 8002174:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8002176:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8002178:	f7ff fe22 	bl	8001dc0 <PCD_WritePMA>
 800217c:	e0f0      	b.n	8002360 <PCD_EP_ISR_Handler+0x330>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 800217e:	4b5d      	ldr	r3, [pc, #372]	; (80022f4 <PCD_EP_ISR_Handler+0x2c4>)
 8002180:	401a      	ands	r2, r3
 8002182:	8002      	strh	r2, [r0, #0]
        if (ep->doublebuffer == 0U)
 8002184:	00e2      	lsls	r2, r4, #3
 8002186:	1b12      	subs	r2, r2, r4
 8002188:	0093      	lsls	r3, r2, #2
 800218a:	001a      	movs	r2, r3
 800218c:	18eb      	adds	r3, r5, r3
 800218e:	3313      	adds	r3, #19
 8002190:	33ff      	adds	r3, #255	; 0xff
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d11d      	bne.n	80021d4 <PCD_EP_ISR_Handler+0x1a4>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002198:	6828      	ldr	r0, [r5, #0]
 800219a:	3350      	adds	r3, #80	; 0x50
 800219c:	5ac3      	ldrh	r3, [r0, r3]
 800219e:	0011      	movs	r1, r2
 80021a0:	18aa      	adds	r2, r5, r2
 80021a2:	3209      	adds	r2, #9
 80021a4:	32ff      	adds	r2, #255	; 0xff
 80021a6:	7812      	ldrb	r2, [r2, #0]
 80021a8:	00d2      	lsls	r2, r2, #3
 80021aa:	189b      	adds	r3, r3, r2
 80021ac:	181b      	adds	r3, r3, r0
 80021ae:	4a50      	ldr	r2, [pc, #320]	; (80022f0 <PCD_EP_ISR_Handler+0x2c0>)
 80021b0:	4694      	mov	ip, r2
 80021b2:	4463      	add	r3, ip
 80021b4:	881f      	ldrh	r7, [r3, #0]
 80021b6:	05bf      	lsls	r7, r7, #22
 80021b8:	0dbf      	lsrs	r7, r7, #22
          if (count != 0U)
 80021ba:	d034      	beq.n	8002226 <PCD_EP_ISR_Handler+0x1f6>
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80021bc:	186b      	adds	r3, r5, r1
 80021be:	001a      	movs	r2, r3
 80021c0:	320d      	adds	r2, #13
 80021c2:	32ff      	adds	r2, #255	; 0xff
 80021c4:	8812      	ldrh	r2, [r2, #0]
 80021c6:	3319      	adds	r3, #25
 80021c8:	33ff      	adds	r3, #255	; 0xff
 80021ca:	6819      	ldr	r1, [r3, #0]
 80021cc:	003b      	movs	r3, r7
 80021ce:	f7ff ff19 	bl	8002004 <PCD_ReadPMA>
 80021d2:	e028      	b.n	8002226 <PCD_EP_ISR_Handler+0x1f6>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 80021d4:	6828      	ldr	r0, [r5, #0]
 80021d6:	00e2      	lsls	r2, r4, #3
 80021d8:	1b12      	subs	r2, r2, r4
 80021da:	0093      	lsls	r3, r2, #2
 80021dc:	18eb      	adds	r3, r5, r3
 80021de:	3309      	adds	r3, #9
 80021e0:	33ff      	adds	r3, #255	; 0xff
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	009a      	lsls	r2, r3, #2
 80021e6:	5a82      	ldrh	r2, [r0, r2]
 80021e8:	0452      	lsls	r2, r2, #17
 80021ea:	d556      	bpl.n	800229a <PCD_EP_ISR_Handler+0x26a>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80021ec:	2250      	movs	r2, #80	; 0x50
 80021ee:	5a82      	ldrh	r2, [r0, r2]
 80021f0:	00db      	lsls	r3, r3, #3
 80021f2:	18d3      	adds	r3, r2, r3
 80021f4:	181b      	adds	r3, r3, r0
 80021f6:	4a3d      	ldr	r2, [pc, #244]	; (80022ec <PCD_EP_ISR_Handler+0x2bc>)
 80021f8:	4694      	mov	ip, r2
 80021fa:	4463      	add	r3, ip
 80021fc:	881f      	ldrh	r7, [r3, #0]
 80021fe:	05bf      	lsls	r7, r7, #22
 8002200:	0dbf      	lsrs	r7, r7, #22
            if (count != 0U)
 8002202:	d13b      	bne.n	800227c <PCD_EP_ISR_Handler+0x24c>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT)  
 8002204:	00e2      	lsls	r2, r4, #3
 8002206:	1b12      	subs	r2, r2, r4
 8002208:	0093      	lsls	r3, r2, #2
 800220a:	18eb      	adds	r3, r5, r3
 800220c:	3309      	adds	r3, #9
 800220e:	33ff      	adds	r3, #255	; 0xff
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	682a      	ldr	r2, [r5, #0]
 8002216:	4694      	mov	ip, r2
 8002218:	4463      	add	r3, ip
 800221a:	881a      	ldrh	r2, [r3, #0]
 800221c:	4936      	ldr	r1, [pc, #216]	; (80022f8 <PCD_EP_ISR_Handler+0x2c8>)
 800221e:	4011      	ands	r1, r2
 8002220:	4a36      	ldr	r2, [pc, #216]	; (80022fc <PCD_EP_ISR_Handler+0x2cc>)
 8002222:	430a      	orrs	r2, r1
 8002224:	801a      	strh	r2, [r3, #0]
        ep->xfer_count+=count;
 8002226:	0039      	movs	r1, r7
 8002228:	00e2      	lsls	r2, r4, #3
 800222a:	1b12      	subs	r2, r2, r4
 800222c:	0093      	lsls	r3, r2, #2
 800222e:	18eb      	adds	r3, r5, r3
 8002230:	0018      	movs	r0, r3
 8002232:	3021      	adds	r0, #33	; 0x21
 8002234:	30ff      	adds	r0, #255	; 0xff
 8002236:	6802      	ldr	r2, [r0, #0]
 8002238:	19d2      	adds	r2, r2, r7
 800223a:	6002      	str	r2, [r0, #0]
        ep->xfer_buff+=count;
 800223c:	001a      	movs	r2, r3
 800223e:	3219      	adds	r2, #25
 8002240:	32ff      	adds	r2, #255	; 0xff
 8002242:	6810      	ldr	r0, [r2, #0]
 8002244:	4684      	mov	ip, r0
 8002246:	4467      	add	r7, ip
 8002248:	6017      	str	r7, [r2, #0]
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800224a:	331d      	adds	r3, #29
 800224c:	33ff      	adds	r3, #255	; 0xff
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d008      	beq.n	8002266 <PCD_EP_ISR_Handler+0x236>
 8002254:	00e2      	lsls	r2, r4, #3
 8002256:	1b12      	subs	r2, r2, r4
 8002258:	0090      	lsls	r0, r2, #2
 800225a:	1828      	adds	r0, r5, r0
 800225c:	3015      	adds	r0, #21
 800225e:	30ff      	adds	r0, #255	; 0xff
 8002260:	6802      	ldr	r2, [r0, #0]
 8002262:	4291      	cmp	r1, r2
 8002264:	d234      	bcs.n	80022d0 <PCD_EP_ISR_Handler+0x2a0>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002266:	00e2      	lsls	r2, r4, #3
 8002268:	1b12      	subs	r2, r2, r4
 800226a:	0093      	lsls	r3, r2, #2
 800226c:	18eb      	adds	r3, r5, r3
 800226e:	3309      	adds	r3, #9
 8002270:	33ff      	adds	r3, #255	; 0xff
 8002272:	7819      	ldrb	r1, [r3, #0]
 8002274:	0028      	movs	r0, r5
 8002276:	f003 fb67 	bl	8005948 <HAL_PCD_DataOutStageCallback>
 800227a:	e74e      	b.n	800211a <PCD_EP_ISR_Handler+0xea>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800227c:	00e2      	lsls	r2, r4, #3
 800227e:	1b12      	subs	r2, r2, r4
 8002280:	0093      	lsls	r3, r2, #2
 8002282:	18eb      	adds	r3, r5, r3
 8002284:	001a      	movs	r2, r3
 8002286:	320f      	adds	r2, #15
 8002288:	32ff      	adds	r2, #255	; 0xff
 800228a:	8812      	ldrh	r2, [r2, #0]
 800228c:	3319      	adds	r3, #25
 800228e:	33ff      	adds	r3, #255	; 0xff
 8002290:	6819      	ldr	r1, [r3, #0]
 8002292:	003b      	movs	r3, r7
 8002294:	f7ff feb6 	bl	8002004 <PCD_ReadPMA>
 8002298:	e7b4      	b.n	8002204 <PCD_EP_ISR_Handler+0x1d4>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800229a:	2250      	movs	r2, #80	; 0x50
 800229c:	5a82      	ldrh	r2, [r0, r2]
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	18d3      	adds	r3, r2, r3
 80022a2:	181b      	adds	r3, r3, r0
 80022a4:	4a12      	ldr	r2, [pc, #72]	; (80022f0 <PCD_EP_ISR_Handler+0x2c0>)
 80022a6:	4694      	mov	ip, r2
 80022a8:	4463      	add	r3, ip
 80022aa:	881f      	ldrh	r7, [r3, #0]
 80022ac:	05bf      	lsls	r7, r7, #22
 80022ae:	0dbf      	lsrs	r7, r7, #22
            if (count != 0U)
 80022b0:	d0a8      	beq.n	8002204 <PCD_EP_ISR_Handler+0x1d4>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80022b2:	00e2      	lsls	r2, r4, #3
 80022b4:	1b12      	subs	r2, r2, r4
 80022b6:	0093      	lsls	r3, r2, #2
 80022b8:	18eb      	adds	r3, r5, r3
 80022ba:	001a      	movs	r2, r3
 80022bc:	3211      	adds	r2, #17
 80022be:	32ff      	adds	r2, #255	; 0xff
 80022c0:	8812      	ldrh	r2, [r2, #0]
 80022c2:	3319      	adds	r3, #25
 80022c4:	33ff      	adds	r3, #255	; 0xff
 80022c6:	6819      	ldr	r1, [r3, #0]
 80022c8:	003b      	movs	r3, r7
 80022ca:	f7ff fe9b 	bl	8002004 <PCD_ReadPMA>
 80022ce:	e799      	b.n	8002204 <PCD_EP_ISR_Handler+0x1d4>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80022d0:	00e1      	lsls	r1, r4, #3
 80022d2:	1b09      	subs	r1, r1, r4
 80022d4:	008a      	lsls	r2, r1, #2
 80022d6:	18aa      	adds	r2, r5, r2
 80022d8:	3209      	adds	r2, #9
 80022da:	32ff      	adds	r2, #255	; 0xff
 80022dc:	7811      	ldrb	r1, [r2, #0]
 80022de:	003a      	movs	r2, r7
 80022e0:	0028      	movs	r0, r5
 80022e2:	f7ff fb91 	bl	8001a08 <HAL_PCD_EP_Receive>
 80022e6:	e718      	b.n	800211a <PCD_EP_ISR_Handler+0xea>
 80022e8:	ffff8f0f 	.word	0xffff8f0f
 80022ec:	00000402 	.word	0x00000402
 80022f0:	00000406 	.word	0x00000406
 80022f4:	00000f8f 	.word	0x00000f8f
 80022f8:	00000f0f 	.word	0x00000f0f
 80022fc:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8002300:	6828      	ldr	r0, [r5, #0]
 8002302:	00e2      	lsls	r2, r4, #3
 8002304:	1b12      	subs	r2, r2, r4
 8002306:	0093      	lsls	r3, r2, #2
 8002308:	18eb      	adds	r3, r5, r3
 800230a:	3328      	adds	r3, #40	; 0x28
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	009a      	lsls	r2, r3, #2
 8002310:	5a82      	ldrh	r2, [r0, r2]
 8002312:	0652      	lsls	r2, r2, #25
 8002314:	d400      	bmi.n	8002318 <PCD_EP_ISR_Handler+0x2e8>
 8002316:	e0b2      	b.n	800247e <PCD_EP_ISR_Handler+0x44e>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002318:	2250      	movs	r2, #80	; 0x50
 800231a:	5a82      	ldrh	r2, [r0, r2]
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	18d3      	adds	r3, r2, r3
 8002320:	181b      	adds	r3, r3, r0
 8002322:	4a6a      	ldr	r2, [pc, #424]	; (80024cc <PCD_EP_ISR_Handler+0x49c>)
 8002324:	4694      	mov	ip, r2
 8002326:	4463      	add	r3, ip
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	059b      	lsls	r3, r3, #22
 800232c:	0d9b      	lsrs	r3, r3, #22
 800232e:	00e1      	lsls	r1, r4, #3
 8002330:	1b09      	subs	r1, r1, r4
 8002332:	008a      	lsls	r2, r1, #2
 8002334:	0011      	movs	r1, r2
 8002336:	18aa      	adds	r2, r5, r2
 8002338:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0U)
 800233a:	2b00      	cmp	r3, #0
 800233c:	d000      	beq.n	8002340 <PCD_EP_ISR_Handler+0x310>
 800233e:	e098      	b.n	8002472 <PCD_EP_ISR_Handler+0x442>
            if (ep->xfer_count != 0U)
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN) 
 8002340:	00e2      	lsls	r2, r4, #3
 8002342:	1b12      	subs	r2, r2, r4
 8002344:	0093      	lsls	r3, r2, #2
 8002346:	18eb      	adds	r3, r5, r3
 8002348:	3328      	adds	r3, #40	; 0x28
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	682a      	ldr	r2, [r5, #0]
 8002350:	4694      	mov	ip, r2
 8002352:	4463      	add	r3, ip
 8002354:	881a      	ldrh	r2, [r3, #0]
 8002356:	495e      	ldr	r1, [pc, #376]	; (80024d0 <PCD_EP_ISR_Handler+0x4a0>)
 8002358:	4011      	ands	r1, r2
 800235a:	4a5e      	ldr	r2, [pc, #376]	; (80024d4 <PCD_EP_ISR_Handler+0x4a4>)
 800235c:	430a      	orrs	r2, r1
 800235e:	801a      	strh	r2, [r3, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002360:	6828      	ldr	r0, [r5, #0]
 8002362:	2350      	movs	r3, #80	; 0x50
 8002364:	5ac2      	ldrh	r2, [r0, r3]
 8002366:	00e1      	lsls	r1, r4, #3
 8002368:	1b09      	subs	r1, r1, r4
 800236a:	008b      	lsls	r3, r1, #2
 800236c:	18eb      	adds	r3, r5, r3
 800236e:	0019      	movs	r1, r3
 8002370:	3128      	adds	r1, #40	; 0x28
 8002372:	7809      	ldrb	r1, [r1, #0]
 8002374:	00c9      	lsls	r1, r1, #3
 8002376:	1852      	adds	r2, r2, r1
 8002378:	1812      	adds	r2, r2, r0
 800237a:	4954      	ldr	r1, [pc, #336]	; (80024cc <PCD_EP_ISR_Handler+0x49c>)
 800237c:	468c      	mov	ip, r1
 800237e:	4462      	add	r2, ip
 8002380:	8812      	ldrh	r2, [r2, #0]
 8002382:	0592      	lsls	r2, r2, #22
 8002384:	0d92      	lsrs	r2, r2, #22
 8002386:	641a      	str	r2, [r3, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8002388:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800238a:	468c      	mov	ip, r1
 800238c:	4462      	add	r2, ip
 800238e:	639a      	str	r2, [r3, #56]	; 0x38
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8002390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002392:	2b00      	cmp	r3, #0
 8002394:	d000      	beq.n	8002398 <PCD_EP_ISR_Handler+0x368>
 8002396:	e08c      	b.n	80024b2 <PCD_EP_ISR_Handler+0x482>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002398:	00e3      	lsls	r3, r4, #3
 800239a:	1b1c      	subs	r4, r3, r4
 800239c:	00a3      	lsls	r3, r4, #2
 800239e:	18eb      	adds	r3, r5, r3
 80023a0:	3328      	adds	r3, #40	; 0x28
 80023a2:	7819      	ldrb	r1, [r3, #0]
 80023a4:	0028      	movs	r0, r5
 80023a6:	f003 fade 	bl	8005966 <HAL_PCD_DataInStageCallback>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 80023aa:	6828      	ldr	r0, [r5, #0]
 80023ac:	2344      	movs	r3, #68	; 0x44
 80023ae:	5ac3      	ldrh	r3, [r0, r3]
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	466a      	mov	r2, sp
 80023b4:	80d3      	strh	r3, [r2, #6]
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db00      	blt.n	80023be <PCD_EP_ISR_Handler+0x38e>
 80023bc:	e083      	b.n	80024c6 <PCD_EP_ISR_Handler+0x496>
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80023be:	466b      	mov	r3, sp
 80023c0:	88dc      	ldrh	r4, [r3, #6]
 80023c2:	230f      	movs	r3, #15
 80023c4:	401c      	ands	r4, r3
    if (EPindex == 0U)
 80023c6:	d000      	beq.n	80023ca <PCD_EP_ISR_Handler+0x39a>
 80023c8:	e69e      	b.n	8002108 <PCD_EP_ISR_Handler+0xd8>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80023ca:	466b      	mov	r3, sp
 80023cc:	3306      	adds	r3, #6
 80023ce:	881b      	ldrh	r3, [r3, #0]
 80023d0:	06db      	lsls	r3, r3, #27
 80023d2:	d400      	bmi.n	80023d6 <PCD_EP_ISR_Handler+0x3a6>
 80023d4:	e633      	b.n	800203e <PCD_EP_ISR_Handler+0xe>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80023d6:	8802      	ldrh	r2, [r0, #0]
 80023d8:	ab01      	add	r3, sp, #4
 80023da:	801a      	strh	r2, [r3, #0]
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80023dc:	881b      	ldrh	r3, [r3, #0]
 80023de:	051b      	lsls	r3, r3, #20
 80023e0:	d500      	bpl.n	80023e4 <PCD_EP_ISR_Handler+0x3b4>
 80023e2:	e65c      	b.n	800209e <PCD_EP_ISR_Handler+0x6e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80023e4:	ab01      	add	r3, sp, #4
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	b21b      	sxth	r3, r3
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	dadd      	bge.n	80023aa <PCD_EP_ISR_Handler+0x37a>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023ee:	8803      	ldrh	r3, [r0, #0]
 80023f0:	4a39      	ldr	r2, [pc, #228]	; (80024d8 <PCD_EP_ISR_Handler+0x4a8>)
 80023f2:	4013      	ands	r3, r2
 80023f4:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023f6:	6828      	ldr	r0, [r5, #0]
 80023f8:	2350      	movs	r3, #80	; 0x50
 80023fa:	5ac3      	ldrh	r3, [r0, r3]
 80023fc:	2284      	movs	r2, #132	; 0x84
 80023fe:	0052      	lsls	r2, r2, #1
 8002400:	5caa      	ldrb	r2, [r5, r2]
 8002402:	00d2      	lsls	r2, r2, #3
 8002404:	189b      	adds	r3, r3, r2
 8002406:	181b      	adds	r3, r3, r0
 8002408:	4a34      	ldr	r2, [pc, #208]	; (80024dc <PCD_EP_ISR_Handler+0x4ac>)
 800240a:	4694      	mov	ip, r2
 800240c:	4463      	add	r3, ip
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	059b      	lsls	r3, r3, #22
 8002412:	0d9b      	lsrs	r3, r3, #22
 8002414:	002a      	movs	r2, r5
 8002416:	3209      	adds	r2, #9
 8002418:	32ff      	adds	r2, #255	; 0xff
 800241a:	6193      	str	r3, [r2, #24]
          if (ep->xfer_count != 0U)
 800241c:	2b00      	cmp	r3, #0
 800241e:	d000      	beq.n	8002422 <PCD_EP_ISR_Handler+0x3f2>
 8002420:	e65e      	b.n	80020e0 <PCD_EP_ISR_Handler+0xb0>
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002422:	2100      	movs	r1, #0
 8002424:	0028      	movs	r0, r5
 8002426:	f003 fa8f 	bl	8005948 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 800242a:	682b      	ldr	r3, [r5, #0]
 800242c:	2250      	movs	r2, #80	; 0x50
 800242e:	5a9a      	ldrh	r2, [r3, r2]
 8002430:	189a      	adds	r2, r3, r2
 8002432:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <PCD_EP_ISR_Handler+0x4ac>)
 8002434:	469c      	mov	ip, r3
 8002436:	4462      	add	r2, ip
 8002438:	002b      	movs	r3, r5
 800243a:	3309      	adds	r3, #9
 800243c:	33ff      	adds	r3, #255	; 0xff
 800243e:	68d9      	ldr	r1, [r3, #12]
 8002440:	293e      	cmp	r1, #62	; 0x3e
 8002442:	d800      	bhi.n	8002446 <PCD_EP_ISR_Handler+0x416>
 8002444:	e657      	b.n	80020f6 <PCD_EP_ISR_Handler+0xc6>
 8002446:	094b      	lsrs	r3, r1, #5
 8002448:	b29b      	uxth	r3, r3
 800244a:	06c9      	lsls	r1, r1, #27
 800244c:	d101      	bne.n	8002452 <PCD_EP_ISR_Handler+0x422>
 800244e:	3b01      	subs	r3, #1
 8002450:	b29b      	uxth	r3, r3
 8002452:	029b      	lsls	r3, r3, #10
 8002454:	b29b      	uxth	r3, r3
 8002456:	4922      	ldr	r1, [pc, #136]	; (80024e0 <PCD_EP_ISR_Handler+0x4b0>)
 8002458:	430b      	orrs	r3, r1
 800245a:	8013      	strh	r3, [r2, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID)
 800245c:	6829      	ldr	r1, [r5, #0]
 800245e:	880a      	ldrh	r2, [r1, #0]
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <PCD_EP_ISR_Handler+0x4b4>)
 8002462:	401a      	ands	r2, r3
 8002464:	23c0      	movs	r3, #192	; 0xc0
 8002466:	019b      	lsls	r3, r3, #6
 8002468:	405a      	eors	r2, r3
 800246a:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <PCD_EP_ISR_Handler+0x4b8>)
 800246c:	4313      	orrs	r3, r2
 800246e:	800b      	strh	r3, [r1, #0]
 8002470:	e79b      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002472:	1869      	adds	r1, r5, r1
 8002474:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 8002476:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8002478:	f7ff fca2 	bl	8001dc0 <PCD_WritePMA>
 800247c:	e760      	b.n	8002340 <PCD_EP_ISR_Handler+0x310>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800247e:	2250      	movs	r2, #80	; 0x50
 8002480:	5a82      	ldrh	r2, [r0, r2]
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	18d3      	adds	r3, r2, r3
 8002486:	181b      	adds	r3, r3, r0
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <PCD_EP_ISR_Handler+0x4ac>)
 800248a:	4694      	mov	ip, r2
 800248c:	4463      	add	r3, ip
 800248e:	881b      	ldrh	r3, [r3, #0]
 8002490:	059b      	lsls	r3, r3, #22
 8002492:	0d9b      	lsrs	r3, r3, #22
 8002494:	00e1      	lsls	r1, r4, #3
 8002496:	1b09      	subs	r1, r1, r4
 8002498:	008a      	lsls	r2, r1, #2
 800249a:	0011      	movs	r1, r2
 800249c:	18aa      	adds	r2, r5, r2
 800249e:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0U)
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d100      	bne.n	80024a6 <PCD_EP_ISR_Handler+0x476>
 80024a4:	e74c      	b.n	8002340 <PCD_EP_ISR_Handler+0x310>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80024a6:	1869      	adds	r1, r5, r1
 80024a8:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 80024aa:	6b89      	ldr	r1, [r1, #56]	; 0x38
 80024ac:	f7ff fc88 	bl	8001dc0 <PCD_WritePMA>
 80024b0:	e746      	b.n	8002340 <PCD_EP_ISR_Handler+0x310>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80024b2:	00e1      	lsls	r1, r4, #3
 80024b4:	1b0c      	subs	r4, r1, r4
 80024b6:	00a1      	lsls	r1, r4, #2
 80024b8:	1869      	adds	r1, r5, r1
 80024ba:	3128      	adds	r1, #40	; 0x28
 80024bc:	7809      	ldrb	r1, [r1, #0]
 80024be:	0028      	movs	r0, r5
 80024c0:	f7ff fc92 	bl	8001de8 <HAL_PCD_EP_Transmit>
 80024c4:	e771      	b.n	80023aa <PCD_EP_ISR_Handler+0x37a>
        }
      } 
    }
  }
  return HAL_OK;
}
 80024c6:	2000      	movs	r0, #0
 80024c8:	b003      	add	sp, #12
 80024ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024cc:	00000402 	.word	0x00000402
 80024d0:	00000f0f 	.word	0x00000f0f
 80024d4:	ffffc080 	.word	0xffffc080
 80024d8:	00000f8f 	.word	0x00000f8f
 80024dc:	00000406 	.word	0x00000406
 80024e0:	ffff8000 	.word	0xffff8000
 80024e4:	ffffbf8f 	.word	0xffffbf8f
 80024e8:	ffff8080 	.word	0xffff8080

080024ec <HAL_PCD_IRQHandler>:
{
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0004      	movs	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80024f0:	2344      	movs	r3, #68	; 0x44
 80024f2:	6802      	ldr	r2, [r0, #0]
 80024f4:	5ad3      	ldrh	r3, [r2, r3]
 80024f6:	b21b      	sxth	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	db48      	blt.n	800258e <HAL_PCD_IRQHandler+0xa2>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80024fc:	6823      	ldr	r3, [r4, #0]
 80024fe:	2244      	movs	r2, #68	; 0x44
 8002500:	5a9a      	ldrh	r2, [r3, r2]
 8002502:	0552      	lsls	r2, r2, #21
 8002504:	d446      	bmi.n	8002594 <HAL_PCD_IRQHandler+0xa8>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	2244      	movs	r2, #68	; 0x44
 800250a:	5a9a      	ldrh	r2, [r3, r2]
 800250c:	0452      	lsls	r2, r2, #17
 800250e:	d504      	bpl.n	800251a <HAL_PCD_IRQHandler+0x2e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8002510:	2144      	movs	r1, #68	; 0x44
 8002512:	5a5a      	ldrh	r2, [r3, r1]
 8002514:	4835      	ldr	r0, [pc, #212]	; (80025ec <HAL_PCD_IRQHandler+0x100>)
 8002516:	4002      	ands	r2, r0
 8002518:	525a      	strh	r2, [r3, r1]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	2244      	movs	r2, #68	; 0x44
 800251e:	5a9a      	ldrh	r2, [r3, r2]
 8002520:	0492      	lsls	r2, r2, #18
 8002522:	d504      	bpl.n	800252e <HAL_PCD_IRQHandler+0x42>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002524:	2144      	movs	r1, #68	; 0x44
 8002526:	5a5a      	ldrh	r2, [r3, r1]
 8002528:	4831      	ldr	r0, [pc, #196]	; (80025f0 <HAL_PCD_IRQHandler+0x104>)
 800252a:	4002      	ands	r2, r0
 800252c:	525a      	strh	r2, [r3, r1]
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	2244      	movs	r2, #68	; 0x44
 8002532:	5a9a      	ldrh	r2, [r3, r2]
 8002534:	04d2      	lsls	r2, r2, #19
 8002536:	d43a      	bmi.n	80025ae <HAL_PCD_IRQHandler+0xc2>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002538:	6823      	ldr	r3, [r4, #0]
 800253a:	2244      	movs	r2, #68	; 0x44
 800253c:	5a9a      	ldrh	r2, [r3, r2]
 800253e:	0512      	lsls	r2, r2, #20
 8002540:	d515      	bpl.n	800256e <HAL_PCD_IRQHandler+0x82>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002542:	2144      	movs	r1, #68	; 0x44
 8002544:	5a5a      	ldrh	r2, [r3, r1]
 8002546:	482b      	ldr	r0, [pc, #172]	; (80025f4 <HAL_PCD_IRQHandler+0x108>)
 8002548:	4002      	ands	r2, r0
 800254a:	525a      	strh	r2, [r3, r1]
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 800254c:	6820      	ldr	r0, [r4, #0]
 800254e:	2240      	movs	r2, #64	; 0x40
 8002550:	5a83      	ldrh	r3, [r0, r2]
 8002552:	2508      	movs	r5, #8
 8002554:	432b      	orrs	r3, r5
 8002556:	b29b      	uxth	r3, r3
 8002558:	5283      	strh	r3, [r0, r2]
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 800255a:	6820      	ldr	r0, [r4, #0]
 800255c:	5a83      	ldrh	r3, [r0, r2]
 800255e:	2504      	movs	r5, #4
 8002560:	432b      	orrs	r3, r5
 8002562:	b29b      	uxth	r3, r3
 8002564:	5283      	strh	r3, [r0, r2]
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002566:	6823      	ldr	r3, [r4, #0]
 8002568:	5a5b      	ldrh	r3, [r3, r1]
 800256a:	04db      	lsls	r3, r3, #19
 800256c:	d531      	bpl.n	80025d2 <HAL_PCD_IRQHandler+0xe6>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	2244      	movs	r2, #68	; 0x44
 8002572:	5a9a      	ldrh	r2, [r3, r2]
 8002574:	0592      	lsls	r2, r2, #22
 8002576:	d430      	bmi.n	80025da <HAL_PCD_IRQHandler+0xee>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002578:	6823      	ldr	r3, [r4, #0]
 800257a:	2244      	movs	r2, #68	; 0x44
 800257c:	5a9a      	ldrh	r2, [r3, r2]
 800257e:	05d2      	lsls	r2, r2, #23
 8002580:	d504      	bpl.n	800258c <HAL_PCD_IRQHandler+0xa0>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8002582:	2144      	movs	r1, #68	; 0x44
 8002584:	5a5a      	ldrh	r2, [r3, r1]
 8002586:	481c      	ldr	r0, [pc, #112]	; (80025f8 <HAL_PCD_IRQHandler+0x10c>)
 8002588:	4002      	ands	r2, r0
 800258a:	525a      	strh	r2, [r3, r1]
}
 800258c:	bd70      	pop	{r4, r5, r6, pc}
    PCD_EP_ISR_Handler(hpcd);
 800258e:	f7ff fd4f 	bl	8002030 <PCD_EP_ISR_Handler>
 8002592:	e7b3      	b.n	80024fc <HAL_PCD_IRQHandler+0x10>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002594:	2144      	movs	r1, #68	; 0x44
 8002596:	5a5a      	ldrh	r2, [r3, r1]
 8002598:	4818      	ldr	r0, [pc, #96]	; (80025fc <HAL_PCD_IRQHandler+0x110>)
 800259a:	4002      	ands	r2, r0
 800259c:	525a      	strh	r2, [r3, r1]
    HAL_PCD_ResetCallback(hpcd);
 800259e:	0020      	movs	r0, r4
 80025a0:	f003 f9f5 	bl	800598e <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 80025a4:	2100      	movs	r1, #0
 80025a6:	0020      	movs	r0, r4
 80025a8:	f7fe ff80 	bl	80014ac <HAL_PCD_SetAddress>
 80025ac:	e7ab      	b.n	8002506 <HAL_PCD_IRQHandler+0x1a>
    hpcd->Instance->CNTR &= (uint16_t)(~(USB_CNTR_LPMODE));
 80025ae:	2240      	movs	r2, #64	; 0x40
 80025b0:	5a99      	ldrh	r1, [r3, r2]
 80025b2:	2004      	movs	r0, #4
 80025b4:	4381      	bics	r1, r0
 80025b6:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR = wInterrupt_Mask;
 80025b8:	4b11      	ldr	r3, [pc, #68]	; (8002600 <HAL_PCD_IRQHandler+0x114>)
 80025ba:	6821      	ldr	r1, [r4, #0]
 80025bc:	528b      	strh	r3, [r1, r2]
    HAL_PCD_ResumeCallback(hpcd);
 80025be:	0020      	movs	r0, r4
 80025c0:	f003 fa04 	bl	80059cc <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 80025c4:	6821      	ldr	r1, [r4, #0]
 80025c6:	2244      	movs	r2, #68	; 0x44
 80025c8:	5a8b      	ldrh	r3, [r1, r2]
 80025ca:	480e      	ldr	r0, [pc, #56]	; (8002604 <HAL_PCD_IRQHandler+0x118>)
 80025cc:	4003      	ands	r3, r0
 80025ce:	528b      	strh	r3, [r1, r2]
 80025d0:	e7b2      	b.n	8002538 <HAL_PCD_IRQHandler+0x4c>
      HAL_PCD_SuspendCallback(hpcd);
 80025d2:	0020      	movs	r0, r4
 80025d4:	f003 f9e8 	bl	80059a8 <HAL_PCD_SuspendCallback>
 80025d8:	e7c9      	b.n	800256e <HAL_PCD_IRQHandler+0x82>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80025da:	2144      	movs	r1, #68	; 0x44
 80025dc:	5a5a      	ldrh	r2, [r3, r1]
 80025de:	480a      	ldr	r0, [pc, #40]	; (8002608 <HAL_PCD_IRQHandler+0x11c>)
 80025e0:	4002      	ands	r2, r0
 80025e2:	525a      	strh	r2, [r3, r1]
    HAL_PCD_SOFCallback(hpcd);
 80025e4:	0020      	movs	r0, r4
 80025e6:	f003 f9cb 	bl	8005980 <HAL_PCD_SOFCallback>
 80025ea:	e7c5      	b.n	8002578 <HAL_PCD_IRQHandler+0x8c>
 80025ec:	ffffbfff 	.word	0xffffbfff
 80025f0:	ffffdfff 	.word	0xffffdfff
 80025f4:	fffff7ff 	.word	0xfffff7ff
 80025f8:	fffffeff 	.word	0xfffffeff
 80025fc:	fffffbff 	.word	0xfffffbff
 8002600:	ffffbd00 	.word	0xffffbd00
 8002604:	ffffefff 	.word	0xffffefff
 8002608:	fffffdff 	.word	0xfffffdff

0800260c <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 800260c:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800260e:	060c      	lsls	r4, r1, #24
 8002610:	d50f      	bpl.n	8002632 <HAL_PCDEx_PMAConfig+0x26>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002612:	247f      	movs	r4, #127	; 0x7f
 8002614:	4021      	ands	r1, r4
 8002616:	00cc      	lsls	r4, r1, #3
 8002618:	1a61      	subs	r1, r4, r1
 800261a:	008c      	lsls	r4, r1, #2
 800261c:	3428      	adds	r4, #40	; 0x28
 800261e:	1900      	adds	r0, r0, r4
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002620:	2a00      	cmp	r2, #0
 8002622:	d00d      	beq.n	8002640 <HAL_PCDEx_PMAConfig+0x34>
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1U;
 8002624:	2201      	movs	r2, #1
 8002626:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
 8002628:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 800262a:	0c1b      	lsrs	r3, r3, #16
 800262c:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK;
}
 800262e:	2000      	movs	r0, #0
 8002630:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8002632:	00cc      	lsls	r4, r1, #3
 8002634:	1a61      	subs	r1, r4, r1
 8002636:	008c      	lsls	r4, r1, #2
 8002638:	3409      	adds	r4, #9
 800263a:	34ff      	adds	r4, #255	; 0xff
 800263c:	1900      	adds	r0, r0, r4
 800263e:	e7ef      	b.n	8002620 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 0U;
 8002640:	7282      	strb	r2, [r0, #10]
    ep->pmaadress = (uint16_t)pmaadress;
 8002642:	8083      	strh	r3, [r0, #4]
 8002644:	e7f3      	b.n	800262e <HAL_PCDEx_PMAConfig+0x22>
	...

08002648 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800264c:	6803      	ldr	r3, [r0, #0]
 800264e:	07db      	lsls	r3, r3, #31
 8002650:	d53b      	bpl.n	80026ca <HAL_RCC_OscConfig+0x82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002652:	4b87      	ldr	r3, [pc, #540]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	230c      	movs	r3, #12
 8002658:	4013      	ands	r3, r2
 800265a:	2b04      	cmp	r3, #4
 800265c:	d02d      	beq.n	80026ba <HAL_RCC_OscConfig+0x72>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800265e:	4b84      	ldr	r3, [pc, #528]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	230c      	movs	r3, #12
 8002664:	4013      	ands	r3, r2
 8002666:	2b08      	cmp	r3, #8
 8002668:	d01e      	beq.n	80026a8 <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800266a:	6863      	ldr	r3, [r4, #4]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d052      	beq.n	8002716 <HAL_RCC_OscConfig+0xce>
 8002670:	2b00      	cmp	r3, #0
 8002672:	d157      	bne.n	8002724 <HAL_RCC_OscConfig+0xdc>
 8002674:	4b7e      	ldr	r3, [pc, #504]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	497e      	ldr	r1, [pc, #504]	; (8002874 <HAL_RCC_OscConfig+0x22c>)
 800267a:	400a      	ands	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	497d      	ldr	r1, [pc, #500]	; (8002878 <HAL_RCC_OscConfig+0x230>)
 8002682:	400a      	ands	r2, r1
 8002684:	601a      	str	r2, [r3, #0]


       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002686:	6863      	ldr	r3, [r4, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d063      	beq.n	8002754 <HAL_RCC_OscConfig+0x10c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268c:	f7fd fe0e 	bl	80002ac <HAL_GetTick>
 8002690:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002692:	4b77      	ldr	r3, [pc, #476]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	039b      	lsls	r3, r3, #14
 8002698:	d417      	bmi.n	80026ca <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800269a:	f7fd fe07 	bl	80002ac <HAL_GetTick>
 800269e:	1b40      	subs	r0, r0, r5
 80026a0:	2864      	cmp	r0, #100	; 0x64
 80026a2:	d9f6      	bls.n	8002692 <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 80026a4:	2003      	movs	r0, #3
 80026a6:	e0e0      	b.n	800286a <HAL_RCC_OscConfig+0x222>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026a8:	4b71      	ldr	r3, [pc, #452]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	22c0      	movs	r2, #192	; 0xc0
 80026ae:	0252      	lsls	r2, r2, #9
 80026b0:	4013      	ands	r3, r2
 80026b2:	2280      	movs	r2, #128	; 0x80
 80026b4:	0252      	lsls	r2, r2, #9
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d1d7      	bne.n	800266a <HAL_RCC_OscConfig+0x22>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ba:	4b6d      	ldr	r3, [pc, #436]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	039b      	lsls	r3, r3, #14
 80026c0:	d503      	bpl.n	80026ca <HAL_RCC_OscConfig+0x82>
 80026c2:	6863      	ldr	r3, [r4, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d100      	bne.n	80026ca <HAL_RCC_OscConfig+0x82>
 80026c8:	e0cc      	b.n	8002864 <HAL_RCC_OscConfig+0x21c>
//    }
//  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026ca:	6823      	ldr	r3, [r4, #0]
 80026cc:	069b      	lsls	r3, r3, #26
 80026ce:	d572      	bpl.n	80027b6 <HAL_RCC_OscConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026d0:	4b67      	ldr	r3, [pc, #412]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	230c      	movs	r3, #12
 80026d6:	4013      	ands	r3, r2
 80026d8:	2b0c      	cmp	r3, #12
 80026da:	d050      	beq.n	800277e <HAL_RCC_OscConfig+0x136>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80026dc:	4b64      	ldr	r3, [pc, #400]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	230c      	movs	r3, #12
 80026e2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	d043      	beq.n	8002770 <HAL_RCC_OscConfig+0x128>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026e8:	6a23      	ldr	r3, [r4, #32]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d050      	beq.n	8002790 <HAL_RCC_OscConfig+0x148>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80026ee:	4a60      	ldr	r2, [pc, #384]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80026f0:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80026f2:	2380      	movs	r3, #128	; 0x80
 80026f4:	025b      	lsls	r3, r3, #9
 80026f6:	430b      	orrs	r3, r1
 80026f8:	6353      	str	r3, [r2, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7fd fdd7 	bl	80002ac <HAL_GetTick>
 80026fe:	0005      	movs	r5, r0
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002700:	4b5b      	ldr	r3, [pc, #364]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002704:	03db      	lsls	r3, r3, #15
 8002706:	d456      	bmi.n	80027b6 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002708:	f7fd fdd0 	bl	80002ac <HAL_GetTick>
 800270c:	1b40      	subs	r0, r0, r5
 800270e:	2802      	cmp	r0, #2
 8002710:	d9f6      	bls.n	8002700 <HAL_RCC_OscConfig+0xb8>
          {
            return HAL_TIMEOUT;
 8002712:	2003      	movs	r0, #3
 8002714:	e0a9      	b.n	800286a <HAL_RCC_OscConfig+0x222>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002716:	4a56      	ldr	r2, [pc, #344]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002718:	6811      	ldr	r1, [r2, #0]
 800271a:	2380      	movs	r3, #128	; 0x80
 800271c:	025b      	lsls	r3, r3, #9
 800271e:	430b      	orrs	r3, r1
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e7b0      	b.n	8002686 <HAL_RCC_OscConfig+0x3e>
 8002724:	2b05      	cmp	r3, #5
 8002726:	d009      	beq.n	800273c <HAL_RCC_OscConfig+0xf4>
 8002728:	4b51      	ldr	r3, [pc, #324]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4951      	ldr	r1, [pc, #324]	; (8002874 <HAL_RCC_OscConfig+0x22c>)
 800272e:	400a      	ands	r2, r1
 8002730:	601a      	str	r2, [r3, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4950      	ldr	r1, [pc, #320]	; (8002878 <HAL_RCC_OscConfig+0x230>)
 8002736:	400a      	ands	r2, r1
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	e7a4      	b.n	8002686 <HAL_RCC_OscConfig+0x3e>
 800273c:	4b4c      	ldr	r3, [pc, #304]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 800273e:	6819      	ldr	r1, [r3, #0]
 8002740:	2280      	movs	r2, #128	; 0x80
 8002742:	02d2      	lsls	r2, r2, #11
 8002744:	430a      	orrs	r2, r1
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	6819      	ldr	r1, [r3, #0]
 800274a:	2280      	movs	r2, #128	; 0x80
 800274c:	0252      	lsls	r2, r2, #9
 800274e:	430a      	orrs	r2, r1
 8002750:	601a      	str	r2, [r3, #0]
 8002752:	e798      	b.n	8002686 <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8002754:	f7fd fdaa 	bl	80002ac <HAL_GetTick>
 8002758:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275a:	4b45      	ldr	r3, [pc, #276]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	039b      	lsls	r3, r3, #14
 8002760:	d5b3      	bpl.n	80026ca <HAL_RCC_OscConfig+0x82>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002762:	f7fd fda3 	bl	80002ac <HAL_GetTick>
 8002766:	1b40      	subs	r0, r0, r5
 8002768:	2864      	cmp	r0, #100	; 0x64
 800276a:	d9f6      	bls.n	800275a <HAL_RCC_OscConfig+0x112>
            return HAL_TIMEOUT;
 800276c:	2003      	movs	r0, #3
 800276e:	e07c      	b.n	800286a <HAL_RCC_OscConfig+0x222>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002770:	4b3f      	ldr	r3, [pc, #252]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	22c0      	movs	r2, #192	; 0xc0
 8002776:	0252      	lsls	r2, r2, #9
 8002778:	4013      	ands	r3, r2
 800277a:	4293      	cmp	r3, r2
 800277c:	d1b4      	bne.n	80026e8 <HAL_RCC_OscConfig+0xa0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800277e:	4b3c      	ldr	r3, [pc, #240]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002782:	03db      	lsls	r3, r3, #15
 8002784:	d517      	bpl.n	80027b6 <HAL_RCC_OscConfig+0x16e>
 8002786:	6a23      	ldr	r3, [r4, #32]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d014      	beq.n	80027b6 <HAL_RCC_OscConfig+0x16e>
        return HAL_ERROR;
 800278c:	2001      	movs	r0, #1
 800278e:	e06c      	b.n	800286a <HAL_RCC_OscConfig+0x222>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002790:	4a37      	ldr	r2, [pc, #220]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002792:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002794:	4937      	ldr	r1, [pc, #220]	; (8002874 <HAL_RCC_OscConfig+0x22c>)
 8002796:	400b      	ands	r3, r1
 8002798:	6353      	str	r3, [r2, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279a:	f7fd fd87 	bl	80002ac <HAL_GetTick>
 800279e:	0005      	movs	r5, r0
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80027a0:	4b33      	ldr	r3, [pc, #204]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80027a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a4:	03db      	lsls	r3, r3, #15
 80027a6:	d506      	bpl.n	80027b6 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027a8:	f7fd fd80 	bl	80002ac <HAL_GetTick>
 80027ac:	1b40      	subs	r0, r0, r5
 80027ae:	2802      	cmp	r0, #2
 80027b0:	d9f6      	bls.n	80027a0 <HAL_RCC_OscConfig+0x158>
          {
            return HAL_TIMEOUT;
 80027b2:	2003      	movs	r0, #3
 80027b4:	e059      	b.n	800286a <HAL_RCC_OscConfig+0x222>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d055      	beq.n	8002868 <HAL_RCC_OscConfig+0x220>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027bc:	4a2c      	ldr	r2, [pc, #176]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80027be:	6851      	ldr	r1, [r2, #4]
 80027c0:	220c      	movs	r2, #12
 80027c2:	400a      	ands	r2, r1
 80027c4:	2a08      	cmp	r2, #8
 80027c6:	d051      	beq.n	800286c <HAL_RCC_OscConfig+0x224>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d012      	beq.n	80027f2 <HAL_RCC_OscConfig+0x1aa>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027cc:	4a28      	ldr	r2, [pc, #160]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80027ce:	6813      	ldr	r3, [r2, #0]
 80027d0:	492a      	ldr	r1, [pc, #168]	; (800287c <HAL_RCC_OscConfig+0x234>)
 80027d2:	400b      	ands	r3, r1
 80027d4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d6:	f7fd fd69 	bl	80002ac <HAL_GetTick>
 80027da:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027dc:	4b24      	ldr	r3, [pc, #144]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	019b      	lsls	r3, r3, #6
 80027e2:	d53d      	bpl.n	8002860 <HAL_RCC_OscConfig+0x218>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027e4:	f7fd fd62 	bl	80002ac <HAL_GetTick>
 80027e8:	1b00      	subs	r0, r0, r4
 80027ea:	2802      	cmp	r0, #2
 80027ec:	d9f6      	bls.n	80027dc <HAL_RCC_OscConfig+0x194>
          {
            return HAL_TIMEOUT;
 80027ee:	2003      	movs	r0, #3
 80027f0:	e03b      	b.n	800286a <HAL_RCC_OscConfig+0x222>
        __HAL_RCC_PLL_DISABLE();
 80027f2:	4a1f      	ldr	r2, [pc, #124]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 80027f4:	6813      	ldr	r3, [r2, #0]
 80027f6:	4921      	ldr	r1, [pc, #132]	; (800287c <HAL_RCC_OscConfig+0x234>)
 80027f8:	400b      	ands	r3, r1
 80027fa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80027fc:	f7fd fd56 	bl	80002ac <HAL_GetTick>
 8002800:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002802:	4b1b      	ldr	r3, [pc, #108]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	019b      	lsls	r3, r3, #6
 8002808:	d506      	bpl.n	8002818 <HAL_RCC_OscConfig+0x1d0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800280a:	f7fd fd4f 	bl	80002ac <HAL_GetTick>
 800280e:	1b40      	subs	r0, r0, r5
 8002810:	2802      	cmp	r0, #2
 8002812:	d9f6      	bls.n	8002802 <HAL_RCC_OscConfig+0x1ba>
            return HAL_TIMEOUT;
 8002814:	2003      	movs	r0, #3
 8002816:	e028      	b.n	800286a <HAL_RCC_OscConfig+0x222>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002818:	4b15      	ldr	r3, [pc, #84]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 800281a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800281c:	210f      	movs	r1, #15
 800281e:	438a      	bics	r2, r1
 8002820:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002822:	430a      	orrs	r2, r1
 8002824:	62da      	str	r2, [r3, #44]	; 0x2c
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	4915      	ldr	r1, [pc, #84]	; (8002880 <HAL_RCC_OscConfig+0x238>)
 800282a:	400a      	ands	r2, r1
 800282c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800282e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002830:	4301      	orrs	r1, r0
 8002832:	430a      	orrs	r2, r1
 8002834:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	2280      	movs	r2, #128	; 0x80
 800283a:	0452      	lsls	r2, r2, #17
 800283c:	430a      	orrs	r2, r1
 800283e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002840:	f7fd fd34 	bl	80002ac <HAL_GetTick>
 8002844:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <HAL_RCC_OscConfig+0x228>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	019b      	lsls	r3, r3, #6
 800284c:	d406      	bmi.n	800285c <HAL_RCC_OscConfig+0x214>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800284e:	f7fd fd2d 	bl	80002ac <HAL_GetTick>
 8002852:	1b00      	subs	r0, r0, r4
 8002854:	2802      	cmp	r0, #2
 8002856:	d9f6      	bls.n	8002846 <HAL_RCC_OscConfig+0x1fe>
            return HAL_TIMEOUT;
 8002858:	2003      	movs	r0, #3
 800285a:	e006      	b.n	800286a <HAL_RCC_OscConfig+0x222>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800285c:	2000      	movs	r0, #0
 800285e:	e004      	b.n	800286a <HAL_RCC_OscConfig+0x222>
 8002860:	2000      	movs	r0, #0
 8002862:	e002      	b.n	800286a <HAL_RCC_OscConfig+0x222>
        return HAL_ERROR;
 8002864:	2001      	movs	r0, #1
 8002866:	e000      	b.n	800286a <HAL_RCC_OscConfig+0x222>
  return HAL_OK;
 8002868:	2000      	movs	r0, #0
}
 800286a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800286c:	2001      	movs	r0, #1
 800286e:	e7fc      	b.n	800286a <HAL_RCC_OscConfig+0x222>
 8002870:	40021000 	.word	0x40021000
 8002874:	fffeffff 	.word	0xfffeffff
 8002878:	fffbffff 	.word	0xfffbffff
 800287c:	feffffff 	.word	0xfeffffff
 8002880:	ffc27fff 	.word	0xffc27fff

08002884 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002884:	b530      	push	{r4, r5, lr}
 8002886:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002888:	aa04      	add	r2, sp, #16
 800288a:	4b1f      	ldr	r3, [pc, #124]	; (8002908 <HAL_RCC_GetSysClockFreq+0x84>)
 800288c:	0018      	movs	r0, r3
 800288e:	c832      	ldmia	r0!, {r1, r4, r5}
 8002890:	c232      	stmia	r2!, {r1, r4, r5}
 8002892:	0011      	movs	r1, r2
 8002894:	6802      	ldr	r2, [r0, #0]
 8002896:	600a      	str	r2, [r1, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002898:	466a      	mov	r2, sp
 800289a:	3310      	adds	r3, #16
 800289c:	cb13      	ldmia	r3!, {r0, r1, r4}
 800289e:	c213      	stmia	r2!, {r0, r1, r4}
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80028a4:	4b19      	ldr	r3, [pc, #100]	; (800290c <HAL_RCC_GetSysClockFreq+0x88>)
 80028a6:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028a8:	230c      	movs	r3, #12
 80028aa:	4013      	ands	r3, r2
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d004      	beq.n	80028ba <HAL_RCC_GetSysClockFreq+0x36>
 80028b0:	2b0c      	cmp	r3, #12
 80028b2:	d026      	beq.n	8002902 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028b4:	4816      	ldr	r0, [pc, #88]	; (8002910 <HAL_RCC_GetSysClockFreq+0x8c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80028b6:	b009      	add	sp, #36	; 0x24
 80028b8:	bd30      	pop	{r4, r5, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80028ba:	0c91      	lsrs	r1, r2, #18
 80028bc:	230f      	movs	r3, #15
 80028be:	4019      	ands	r1, r3
 80028c0:	a804      	add	r0, sp, #16
 80028c2:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80028c4:	4911      	ldr	r1, [pc, #68]	; (800290c <HAL_RCC_GetSysClockFreq+0x88>)
 80028c6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80028c8:	400b      	ands	r3, r1
 80028ca:	4669      	mov	r1, sp
 80028cc:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80028ce:	23c0      	movs	r3, #192	; 0xc0
 80028d0:	025b      	lsls	r3, r3, #9
 80028d2:	401a      	ands	r2, r3
 80028d4:	2380      	movs	r3, #128	; 0x80
 80028d6:	025b      	lsls	r3, r3, #9
 80028d8:	429a      	cmp	r2, r3
 80028da:	d008      	beq.n	80028ee <HAL_RCC_GetSysClockFreq+0x6a>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80028dc:	23c0      	movs	r3, #192	; 0xc0
 80028de:	025b      	lsls	r3, r3, #9
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d009      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0x74>
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80028e4:	480a      	ldr	r0, [pc, #40]	; (8002910 <HAL_RCC_GetSysClockFreq+0x8c>)
 80028e6:	f7fd fc2b 	bl	8000140 <__udivsi3>
 80028ea:	4360      	muls	r0, r4
 80028ec:	e7e3      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80028ee:	4808      	ldr	r0, [pc, #32]	; (8002910 <HAL_RCC_GetSysClockFreq+0x8c>)
 80028f0:	f7fd fc26 	bl	8000140 <__udivsi3>
 80028f4:	4360      	muls	r0, r4
 80028f6:	e7de      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x32>
        pllclk = (HSI48_VALUE / prediv) * pllmul;
 80028f8:	4806      	ldr	r0, [pc, #24]	; (8002914 <HAL_RCC_GetSysClockFreq+0x90>)
 80028fa:	f7fd fc21 	bl	8000140 <__udivsi3>
 80028fe:	4360      	muls	r0, r4
 8002900:	e7d9      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSI48_VALUE;
 8002902:	4804      	ldr	r0, [pc, #16]	; (8002914 <HAL_RCC_GetSysClockFreq+0x90>)
  return sysclockfreq;
 8002904:	e7d7      	b.n	80028b6 <HAL_RCC_GetSysClockFreq+0x32>
 8002906:	46c0      	nop			; (mov r8, r8)
 8002908:	08005da8 	.word	0x08005da8
 800290c:	40021000 	.word	0x40021000
 8002910:	007a1200 	.word	0x007a1200
 8002914:	02dc6c00 	.word	0x02dc6c00

08002918 <HAL_RCC_ClockConfig>:
{
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	0005      	movs	r5, r0
 800291c:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800291e:	4b59      	ldr	r3, [pc, #356]	; (8002a84 <HAL_RCC_ClockConfig+0x16c>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	2301      	movs	r3, #1
 8002924:	4013      	ands	r3, r2
 8002926:	428b      	cmp	r3, r1
 8002928:	d20b      	bcs.n	8002942 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292a:	4956      	ldr	r1, [pc, #344]	; (8002a84 <HAL_RCC_ClockConfig+0x16c>)
 800292c:	680b      	ldr	r3, [r1, #0]
 800292e:	2201      	movs	r2, #1
 8002930:	4393      	bics	r3, r2
 8002932:	4323      	orrs	r3, r4
 8002934:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002936:	680b      	ldr	r3, [r1, #0]
 8002938:	401a      	ands	r2, r3
 800293a:	4294      	cmp	r4, r2
 800293c:	d001      	beq.n	8002942 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 800293e:	2001      	movs	r0, #1
 8002940:	e09d      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002942:	682b      	ldr	r3, [r5, #0]
 8002944:	079b      	lsls	r3, r3, #30
 8002946:	d506      	bpl.n	8002956 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002948:	4a4f      	ldr	r2, [pc, #316]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 800294a:	6853      	ldr	r3, [r2, #4]
 800294c:	21f0      	movs	r1, #240	; 0xf0
 800294e:	438b      	bics	r3, r1
 8002950:	68a9      	ldr	r1, [r5, #8]
 8002952:	430b      	orrs	r3, r1
 8002954:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002956:	682b      	ldr	r3, [r5, #0]
 8002958:	07db      	lsls	r3, r3, #31
 800295a:	d564      	bpl.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800295c:	686b      	ldr	r3, [r5, #4]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d025      	beq.n	80029ae <HAL_RCC_ClockConfig+0x96>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002962:	2b02      	cmp	r3, #2
 8002964:	d029      	beq.n	80029ba <HAL_RCC_ClockConfig+0xa2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002966:	2b03      	cmp	r3, #3
 8002968:	d02d      	beq.n	80029c6 <HAL_RCC_ClockConfig+0xae>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296a:	4a47      	ldr	r2, [pc, #284]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 800296c:	6812      	ldr	r2, [r2, #0]
 800296e:	0792      	lsls	r2, r2, #30
 8002970:	d400      	bmi.n	8002974 <HAL_RCC_ClockConfig+0x5c>
 8002972:	e085      	b.n	8002a80 <HAL_RCC_ClockConfig+0x168>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002974:	4944      	ldr	r1, [pc, #272]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 8002976:	684a      	ldr	r2, [r1, #4]
 8002978:	2003      	movs	r0, #3
 800297a:	4382      	bics	r2, r0
 800297c:	4313      	orrs	r3, r2
 800297e:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002980:	f7fd fc94 	bl	80002ac <HAL_GetTick>
 8002984:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002986:	686b      	ldr	r3, [r5, #4]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d022      	beq.n	80029d2 <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800298c:	2b02      	cmp	r3, #2
 800298e:	d02e      	beq.n	80029ee <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002990:	2b03      	cmp	r3, #3
 8002992:	d03a      	beq.n	8002a0a <HAL_RCC_ClockConfig+0xf2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002994:	4b3c      	ldr	r3, [pc, #240]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	220c      	movs	r2, #12
 800299a:	421a      	tst	r2, r3
 800299c:	d043      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299e:	f7fd fc85 	bl	80002ac <HAL_GetTick>
 80029a2:	1b80      	subs	r0, r0, r6
 80029a4:	4b39      	ldr	r3, [pc, #228]	; (8002a8c <HAL_RCC_ClockConfig+0x174>)
 80029a6:	4298      	cmp	r0, r3
 80029a8:	d9f4      	bls.n	8002994 <HAL_RCC_ClockConfig+0x7c>
          return HAL_TIMEOUT;
 80029aa:	2003      	movs	r0, #3
 80029ac:	e067      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ae:	4a36      	ldr	r2, [pc, #216]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	0392      	lsls	r2, r2, #14
 80029b4:	d4de      	bmi.n	8002974 <HAL_RCC_ClockConfig+0x5c>
        return HAL_ERROR;
 80029b6:	2001      	movs	r0, #1
 80029b8:	e061      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ba:	4a33      	ldr	r2, [pc, #204]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	0192      	lsls	r2, r2, #6
 80029c0:	d4d8      	bmi.n	8002974 <HAL_RCC_ClockConfig+0x5c>
        return HAL_ERROR;
 80029c2:	2001      	movs	r0, #1
 80029c4:	e05b      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029c6:	4a30      	ldr	r2, [pc, #192]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 80029c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029ca:	03d2      	lsls	r2, r2, #15
 80029cc:	d4d2      	bmi.n	8002974 <HAL_RCC_ClockConfig+0x5c>
        return HAL_ERROR;
 80029ce:	2001      	movs	r0, #1
 80029d0:	e055      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80029d2:	4b2d      	ldr	r3, [pc, #180]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	230c      	movs	r3, #12
 80029d8:	4013      	ands	r3, r2
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d023      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029de:	f7fd fc65 	bl	80002ac <HAL_GetTick>
 80029e2:	1b80      	subs	r0, r0, r6
 80029e4:	4b29      	ldr	r3, [pc, #164]	; (8002a8c <HAL_RCC_ClockConfig+0x174>)
 80029e6:	4298      	cmp	r0, r3
 80029e8:	d9f3      	bls.n	80029d2 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80029ea:	2003      	movs	r0, #3
 80029ec:	e047      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029ee:	4b26      	ldr	r3, [pc, #152]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	230c      	movs	r3, #12
 80029f4:	4013      	ands	r3, r2
 80029f6:	2b08      	cmp	r3, #8
 80029f8:	d015      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029fa:	f7fd fc57 	bl	80002ac <HAL_GetTick>
 80029fe:	1b80      	subs	r0, r0, r6
 8002a00:	4b22      	ldr	r3, [pc, #136]	; (8002a8c <HAL_RCC_ClockConfig+0x174>)
 8002a02:	4298      	cmp	r0, r3
 8002a04:	d9f3      	bls.n	80029ee <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8002a06:	2003      	movs	r0, #3
 8002a08:	e039      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 8002a0a:	4b1f      	ldr	r3, [pc, #124]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	230c      	movs	r3, #12
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b0c      	cmp	r3, #12
 8002a14:	d007      	beq.n	8002a26 <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a16:	f7fd fc49 	bl	80002ac <HAL_GetTick>
 8002a1a:	1b80      	subs	r0, r0, r6
 8002a1c:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <HAL_RCC_ClockConfig+0x174>)
 8002a1e:	4298      	cmp	r0, r3
 8002a20:	d9f3      	bls.n	8002a0a <HAL_RCC_ClockConfig+0xf2>
          return HAL_TIMEOUT;
 8002a22:	2003      	movs	r0, #3
 8002a24:	e02b      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a26:	4b17      	ldr	r3, [pc, #92]	; (8002a84 <HAL_RCC_ClockConfig+0x16c>)
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	429c      	cmp	r4, r3
 8002a30:	d20b      	bcs.n	8002a4a <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a32:	4914      	ldr	r1, [pc, #80]	; (8002a84 <HAL_RCC_ClockConfig+0x16c>)
 8002a34:	680b      	ldr	r3, [r1, #0]
 8002a36:	2201      	movs	r2, #1
 8002a38:	4393      	bics	r3, r2
 8002a3a:	4323      	orrs	r3, r4
 8002a3c:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a3e:	680b      	ldr	r3, [r1, #0]
 8002a40:	401a      	ands	r2, r3
 8002a42:	4294      	cmp	r4, r2
 8002a44:	d001      	beq.n	8002a4a <HAL_RCC_ClockConfig+0x132>
      return HAL_ERROR;
 8002a46:	2001      	movs	r0, #1
 8002a48:	e019      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4a:	682b      	ldr	r3, [r5, #0]
 8002a4c:	075b      	lsls	r3, r3, #29
 8002a4e:	d506      	bpl.n	8002a5e <HAL_RCC_ClockConfig+0x146>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a50:	4a0d      	ldr	r2, [pc, #52]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 8002a52:	6853      	ldr	r3, [r2, #4]
 8002a54:	490e      	ldr	r1, [pc, #56]	; (8002a90 <HAL_RCC_ClockConfig+0x178>)
 8002a56:	400b      	ands	r3, r1
 8002a58:	68e9      	ldr	r1, [r5, #12]
 8002a5a:	430b      	orrs	r3, r1
 8002a5c:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a5e:	f7ff ff11 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002a62:	4b09      	ldr	r3, [pc, #36]	; (8002a88 <HAL_RCC_ClockConfig+0x170>)
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	0912      	lsrs	r2, r2, #4
 8002a68:	230f      	movs	r3, #15
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	4a09      	ldr	r2, [pc, #36]	; (8002a94 <HAL_RCC_ClockConfig+0x17c>)
 8002a6e:	5cd3      	ldrb	r3, [r2, r3]
 8002a70:	40d8      	lsrs	r0, r3
 8002a72:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <HAL_RCC_ClockConfig+0x180>)
 8002a74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a76:	2000      	movs	r0, #0
 8002a78:	f7fd fbee 	bl	8000258 <HAL_InitTick>
  return HAL_OK;
 8002a7c:	2000      	movs	r0, #0
}
 8002a7e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002a80:	2001      	movs	r0, #1
 8002a82:	e7fc      	b.n	8002a7e <HAL_RCC_ClockConfig+0x166>
 8002a84:	40022000 	.word	0x40022000
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	00001388 	.word	0x00001388
 8002a90:	fffff8ff 	.word	0xfffff8ff
 8002a94:	08005fd4 	.word	0x08005fd4
 8002a98:	20000118 	.word	0x20000118

08002a9c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002a9c:	4b01      	ldr	r3, [pc, #4]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x8>)
 8002a9e:	6818      	ldr	r0, [r3, #0]
}
 8002aa0:	4770      	bx	lr
 8002aa2:	46c0      	nop			; (mov r8, r8)
 8002aa4:	20000118 	.word	0x20000118

08002aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa8:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002aaa:	f7ff fff7 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 8002aae:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	0a12      	lsrs	r2, r2, #8
 8002ab4:	2307      	movs	r3, #7
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	4a02      	ldr	r2, [pc, #8]	; (8002ac4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002aba:	5cd3      	ldrb	r3, [r2, r3]
 8002abc:	40d8      	lsrs	r0, r3
}    
 8002abe:	bd10      	pop	{r4, pc}
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	08005fe4 	.word	0x08005fe4

08002ac8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ac8:	b570      	push	{r4, r5, r6, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ace:	6803      	ldr	r3, [r0, #0]
 8002ad0:	03db      	lsls	r3, r3, #15
 8002ad2:	d535      	bpl.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ad4:	4b46      	ldr	r3, [pc, #280]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002ad6:	69db      	ldr	r3, [r3, #28]
 8002ad8:	00db      	lsls	r3, r3, #3
 8002ada:	d45c      	bmi.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002adc:	4a44      	ldr	r2, [pc, #272]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002ade:	69d1      	ldr	r1, [r2, #28]
 8002ae0:	2080      	movs	r0, #128	; 0x80
 8002ae2:	0540      	lsls	r0, r0, #21
 8002ae4:	4301      	orrs	r1, r0
 8002ae6:	61d1      	str	r1, [r2, #28]
 8002ae8:	69d3      	ldr	r3, [r2, #28]
 8002aea:	4003      	ands	r3, r0
 8002aec:	9301      	str	r3, [sp, #4]
 8002aee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002af0:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af2:	4b40      	ldr	r3, [pc, #256]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	05db      	lsls	r3, r3, #23
 8002af8:	d54f      	bpl.n	8002b9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002afa:	4b3d      	ldr	r3, [pc, #244]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	22c0      	movs	r2, #192	; 0xc0
 8002b00:	0092      	lsls	r2, r2, #2
 8002b02:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b04:	d013      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x66>
 8002b06:	6861      	ldr	r1, [r4, #4]
 8002b08:	400a      	ands	r2, r1
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d00f      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b0e:	4b38      	ldr	r3, [pc, #224]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b10:	6a18      	ldr	r0, [r3, #32]
 8002b12:	4a39      	ldr	r2, [pc, #228]	; (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b14:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b16:	6a1e      	ldr	r6, [r3, #32]
 8002b18:	2180      	movs	r1, #128	; 0x80
 8002b1a:	0249      	lsls	r1, r1, #9
 8002b1c:	4331      	orrs	r1, r6
 8002b1e:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b20:	6a19      	ldr	r1, [r3, #32]
 8002b22:	4e36      	ldr	r6, [pc, #216]	; (8002bfc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002b24:	4031      	ands	r1, r6
 8002b26:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002b28:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b2a:	07c3      	lsls	r3, r0, #31
 8002b2c:	d449      	bmi.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b2e:	4a30      	ldr	r2, [pc, #192]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b30:	6a13      	ldr	r3, [r2, #32]
 8002b32:	4931      	ldr	r1, [pc, #196]	; (8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002b34:	400b      	ands	r3, r1
 8002b36:	6861      	ldr	r1, [r4, #4]
 8002b38:	430b      	orrs	r3, r1
 8002b3a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b3c:	2d01      	cmp	r5, #1
 8002b3e:	d04f      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	07db      	lsls	r3, r3, #31
 8002b44:	d506      	bpl.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b46:	4a2a      	ldr	r2, [pc, #168]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b48:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b4a:	2103      	movs	r1, #3
 8002b4c:	438b      	bics	r3, r1
 8002b4e:	68a1      	ldr	r1, [r4, #8]
 8002b50:	430b      	orrs	r3, r1
 8002b52:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	069b      	lsls	r3, r3, #26
 8002b58:	d506      	bpl.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b5a:	4a25      	ldr	r2, [pc, #148]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b5e:	2110      	movs	r1, #16
 8002b60:	438b      	bics	r3, r1
 8002b62:	68e1      	ldr	r1, [r4, #12]
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	039b      	lsls	r3, r3, #14
 8002b6c:	d506      	bpl.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b6e:	4a20      	ldr	r2, [pc, #128]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b70:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b72:	2180      	movs	r1, #128	; 0x80
 8002b74:	438b      	bics	r3, r1
 8002b76:	6961      	ldr	r1, [r4, #20]
 8002b78:	430b      	orrs	r3, r1
 8002b7a:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	055b      	lsls	r3, r3, #21
 8002b80:	d533      	bpl.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002b82:	4a1b      	ldr	r2, [pc, #108]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002b84:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b86:	2140      	movs	r1, #64	; 0x40
 8002b88:	438b      	bics	r3, r1
 8002b8a:	6921      	ldr	r1, [r4, #16]
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002b90:	2000      	movs	r0, #0
}
 8002b92:	b002      	add	sp, #8
 8002b94:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8002b96:	2500      	movs	r5, #0
 8002b98:	e7ab      	b.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b9a:	4a16      	ldr	r2, [pc, #88]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8002b9c:	6811      	ldr	r1, [r2, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	430b      	orrs	r3, r1
 8002ba4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002ba6:	f7fd fb81 	bl	80002ac <HAL_GetTick>
 8002baa:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	4b11      	ldr	r3, [pc, #68]	; (8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	05db      	lsls	r3, r3, #23
 8002bb2:	d4a2      	bmi.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bb4:	f7fd fb7a 	bl	80002ac <HAL_GetTick>
 8002bb8:	1b80      	subs	r0, r0, r6
 8002bba:	2864      	cmp	r0, #100	; 0x64
 8002bbc:	d9f6      	bls.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0xe4>
          return HAL_TIMEOUT;
 8002bbe:	2003      	movs	r0, #3
 8002bc0:	e7e7      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0xca>
        tickstart = HAL_GetTick();
 8002bc2:	f7fd fb73 	bl	80002ac <HAL_GetTick>
 8002bc6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bc8:	4b09      	ldr	r3, [pc, #36]	; (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	079b      	lsls	r3, r3, #30
 8002bce:	d4ae      	bmi.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd0:	f7fd fb6c 	bl	80002ac <HAL_GetTick>
 8002bd4:	1b80      	subs	r0, r0, r6
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8002bd8:	4298      	cmp	r0, r3
 8002bda:	d9f5      	bls.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x100>
            return HAL_TIMEOUT;
 8002bdc:	2003      	movs	r0, #3
 8002bde:	e7d8      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0xca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be0:	69d3      	ldr	r3, [r2, #28]
 8002be2:	4908      	ldr	r1, [pc, #32]	; (8002c04 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002be4:	400b      	ands	r3, r1
 8002be6:	61d3      	str	r3, [r2, #28]
 8002be8:	e7aa      	b.n	8002b40 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8002bea:	2000      	movs	r0, #0
 8002bec:	e7d1      	b.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002bee:	46c0      	nop			; (mov r8, r8)
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40007000 	.word	0x40007000
 8002bf8:	fffffcff 	.word	0xfffffcff
 8002bfc:	fffeffff 	.word	0xfffeffff
 8002c00:	00001388 	.word	0x00001388
 8002c04:	efffffff 	.word	0xefffffff

08002c08 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c0a:	0006      	movs	r6, r0
 8002c0c:	000c      	movs	r4, r1
 8002c0e:	0017      	movs	r7, r2
 8002c10:	001d      	movs	r5, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c12:	e03e      	b.n	8002c92 <SPI_WaitFlagStateUntilTimeout+0x8a>
  {
    if (Timeout != HAL_MAX_DELAY)
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002c14:	2d00      	cmp	r5, #0
 8002c16:	d005      	beq.n	8002c24 <SPI_WaitFlagStateUntilTimeout+0x1c>
 8002c18:	f7fd fb48 	bl	80002ac <HAL_GetTick>
 8002c1c:	9b06      	ldr	r3, [sp, #24]
 8002c1e:	1ac0      	subs	r0, r0, r3
 8002c20:	4285      	cmp	r5, r0
 8002c22:	d836      	bhi.n	8002c92 <SPI_WaitFlagStateUntilTimeout+0x8a>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c24:	6832      	ldr	r2, [r6, #0]
 8002c26:	6853      	ldr	r3, [r2, #4]
 8002c28:	21e0      	movs	r1, #224	; 0xe0
 8002c2a:	438b      	bics	r3, r1
 8002c2c:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c2e:	2382      	movs	r3, #130	; 0x82
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	6872      	ldr	r2, [r6, #4]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d00c      	beq.n	8002c52 <SPI_WaitFlagStateUntilTimeout+0x4a>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c38:	2380      	movs	r3, #128	; 0x80
 8002c3a:	019b      	lsls	r3, r3, #6
 8002c3c:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d016      	beq.n	8002c70 <SPI_WaitFlagStateUntilTimeout+0x68>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c42:	2201      	movs	r2, #1
 8002c44:	235d      	movs	r3, #93	; 0x5d
 8002c46:	54f2      	strb	r2, [r6, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c48:	2200      	movs	r2, #0
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	54f2      	strb	r2, [r6, r3]

        return HAL_TIMEOUT;
 8002c4e:	2003      	movs	r0, #3
 8002c50:	e027      	b.n	8002ca2 <SPI_WaitFlagStateUntilTimeout+0x9a>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c52:	68b3      	ldr	r3, [r6, #8]
 8002c54:	2280      	movs	r2, #128	; 0x80
 8002c56:	0212      	lsls	r2, r2, #8
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d003      	beq.n	8002c64 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c5c:	2280      	movs	r2, #128	; 0x80
 8002c5e:	00d2      	lsls	r2, r2, #3
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d1e9      	bne.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0x30>
          __HAL_SPI_DISABLE(hspi);
 8002c64:	6832      	ldr	r2, [r6, #0]
 8002c66:	6813      	ldr	r3, [r2, #0]
 8002c68:	2140      	movs	r1, #64	; 0x40
 8002c6a:	438b      	bics	r3, r1
 8002c6c:	6013      	str	r3, [r2, #0]
 8002c6e:	e7e3      	b.n	8002c38 <SPI_WaitFlagStateUntilTimeout+0x30>
          SPI_RESET_CRC(hspi);
 8002c70:	6832      	ldr	r2, [r6, #0]
 8002c72:	6813      	ldr	r3, [r2, #0]
 8002c74:	490b      	ldr	r1, [pc, #44]	; (8002ca4 <SPI_WaitFlagStateUntilTimeout+0x9c>)
 8002c76:	400b      	ands	r3, r1
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	6832      	ldr	r2, [r6, #0]
 8002c7c:	6811      	ldr	r1, [r2, #0]
 8002c7e:	2380      	movs	r3, #128	; 0x80
 8002c80:	019b      	lsls	r3, r3, #6
 8002c82:	430b      	orrs	r3, r1
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	e7dc      	b.n	8002c42 <SPI_WaitFlagStateUntilTimeout+0x3a>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c88:	2301      	movs	r3, #1
 8002c8a:	42bb      	cmp	r3, r7
 8002c8c:	d008      	beq.n	8002ca0 <SPI_WaitFlagStateUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8002c8e:	1c6b      	adds	r3, r5, #1
 8002c90:	d1c0      	bne.n	8002c14 <SPI_WaitFlagStateUntilTimeout+0xc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c92:	6833      	ldr	r3, [r6, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	4023      	ands	r3, r4
 8002c98:	429c      	cmp	r4, r3
 8002c9a:	d0f5      	beq.n	8002c88 <SPI_WaitFlagStateUntilTimeout+0x80>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e7f4      	b.n	8002c8a <SPI_WaitFlagStateUntilTimeout+0x82>
      }
    }
  }

  return HAL_OK;
 8002ca0:	2000      	movs	r0, #0
}
 8002ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ca4:	ffffdfff 	.word	0xffffdfff

08002ca8 <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002caa:	b083      	sub	sp, #12
 8002cac:	0007      	movs	r7, r0
 8002cae:	000c      	movs	r4, r1
 8002cb0:	0015      	movs	r5, r2
 8002cb2:	001e      	movs	r6, r3
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8002cb4:	e001      	b.n	8002cba <SPI_WaitFifoStateUntilTimeout+0x12>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
      /* To avoid GCC warning */
      UNUSED(tmpreg);
    }

    if (Timeout != HAL_MAX_DELAY)
 8002cb6:	1c73      	adds	r3, r6, #1
 8002cb8:	d110      	bne.n	8002cdc <SPI_WaitFifoStateUntilTimeout+0x34>
  while ((hspi->Instance->SR & Fifo) != State)
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	6893      	ldr	r3, [r2, #8]
 8002cbe:	4023      	ands	r3, r4
 8002cc0:	42ab      	cmp	r3, r5
 8002cc2:	d045      	beq.n	8002d50 <SPI_WaitFifoStateUntilTimeout+0xa8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002cc4:	23c0      	movs	r3, #192	; 0xc0
 8002cc6:	00db      	lsls	r3, r3, #3
 8002cc8:	429c      	cmp	r4, r3
 8002cca:	d1f4      	bne.n	8002cb6 <SPI_WaitFifoStateUntilTimeout+0xe>
 8002ccc:	2d00      	cmp	r5, #0
 8002cce:	d1f2      	bne.n	8002cb6 <SPI_WaitFifoStateUntilTimeout+0xe>
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8002cd0:	7b13      	ldrb	r3, [r2, #12]
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	466a      	mov	r2, sp
 8002cd6:	71d3      	strb	r3, [r2, #7]
      UNUSED(tmpreg);
 8002cd8:	79d3      	ldrb	r3, [r2, #7]
 8002cda:	e7ec      	b.n	8002cb6 <SPI_WaitFifoStateUntilTimeout+0xe>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8002cdc:	2e00      	cmp	r6, #0
 8002cde:	d005      	beq.n	8002cec <SPI_WaitFifoStateUntilTimeout+0x44>
 8002ce0:	f7fd fae4 	bl	80002ac <HAL_GetTick>
 8002ce4:	9b08      	ldr	r3, [sp, #32]
 8002ce6:	1ac0      	subs	r0, r0, r3
 8002ce8:	4286      	cmp	r6, r0
 8002cea:	d8e6      	bhi.n	8002cba <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	6853      	ldr	r3, [r2, #4]
 8002cf0:	21e0      	movs	r1, #224	; 0xe0
 8002cf2:	438b      	bics	r3, r1
 8002cf4:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf6:	2382      	movs	r3, #130	; 0x82
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d00c      	beq.n	8002d1a <SPI_WaitFifoStateUntilTimeout+0x72>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	019b      	lsls	r3, r3, #6
 8002d04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d016      	beq.n	8002d38 <SPI_WaitFifoStateUntilTimeout+0x90>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	235d      	movs	r3, #93	; 0x5d
 8002d0e:	54fa      	strb	r2, [r7, r3]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d10:	2200      	movs	r2, #0
 8002d12:	3b01      	subs	r3, #1
 8002d14:	54fa      	strb	r2, [r7, r3]

        return HAL_TIMEOUT;
 8002d16:	2003      	movs	r0, #3
 8002d18:	e01b      	b.n	8002d52 <SPI_WaitFifoStateUntilTimeout+0xaa>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	2280      	movs	r2, #128	; 0x80
 8002d1e:	0212      	lsls	r2, r2, #8
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d003      	beq.n	8002d2c <SPI_WaitFifoStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d24:	2280      	movs	r2, #128	; 0x80
 8002d26:	00d2      	lsls	r2, r2, #3
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d1e9      	bne.n	8002d00 <SPI_WaitFifoStateUntilTimeout+0x58>
          __HAL_SPI_DISABLE(hspi);
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	6813      	ldr	r3, [r2, #0]
 8002d30:	2140      	movs	r1, #64	; 0x40
 8002d32:	438b      	bics	r3, r1
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e7e3      	b.n	8002d00 <SPI_WaitFifoStateUntilTimeout+0x58>
          SPI_RESET_CRC(hspi);
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	6813      	ldr	r3, [r2, #0]
 8002d3c:	4906      	ldr	r1, [pc, #24]	; (8002d58 <SPI_WaitFifoStateUntilTimeout+0xb0>)
 8002d3e:	400b      	ands	r3, r1
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	6811      	ldr	r1, [r2, #0]
 8002d46:	2380      	movs	r3, #128	; 0x80
 8002d48:	019b      	lsls	r3, r3, #6
 8002d4a:	430b      	orrs	r3, r1
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	e7dc      	b.n	8002d0a <SPI_WaitFifoStateUntilTimeout+0x62>
      }
    }
  }

  return HAL_OK;
 8002d50:	2000      	movs	r0, #0
}
 8002d52:	b003      	add	sp, #12
 8002d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d56:	46c0      	nop			; (mov r8, r8)
 8002d58:	ffffdfff 	.word	0xffffdfff

08002d5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	0004      	movs	r4, r0
 8002d62:	000d      	movs	r5, r1
 8002d64:	0016      	movs	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002d66:	9200      	str	r2, [sp, #0]
 8002d68:	000b      	movs	r3, r1
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	21c0      	movs	r1, #192	; 0xc0
 8002d6e:	0149      	lsls	r1, r1, #5
 8002d70:	f7ff ff9a 	bl	8002ca8 <SPI_WaitFifoStateUntilTimeout>
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d006      	beq.n	8002d86 <SPI_EndRxTxTransaction+0x2a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d78:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002d80:	2003      	movs	r0, #3
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8002d82:	b002      	add	sp, #8
 8002d84:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d86:	9600      	str	r6, [sp, #0]
 8002d88:	002b      	movs	r3, r5
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2180      	movs	r1, #128	; 0x80
 8002d8e:	0020      	movs	r0, r4
 8002d90:	f7ff ff3a 	bl	8002c08 <SPI_WaitFlagStateUntilTimeout>
 8002d94:	2800      	cmp	r0, #0
 8002d96:	d005      	beq.n	8002da4 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d98:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002da0:	2003      	movs	r0, #3
 8002da2:	e7ee      	b.n	8002d82 <SPI_EndRxTxTransaction+0x26>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002da4:	9600      	str	r6, [sp, #0]
 8002da6:	002b      	movs	r3, r5
 8002da8:	2200      	movs	r2, #0
 8002daa:	21c0      	movs	r1, #192	; 0xc0
 8002dac:	00c9      	lsls	r1, r1, #3
 8002dae:	0020      	movs	r0, r4
 8002db0:	f7ff ff7a 	bl	8002ca8 <SPI_WaitFifoStateUntilTimeout>
 8002db4:	2800      	cmp	r0, #0
 8002db6:	d0e4      	beq.n	8002d82 <SPI_EndRxTxTransaction+0x26>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002db8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002dba:	2220      	movs	r2, #32
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002dc0:	2003      	movs	r0, #3
 8002dc2:	e7de      	b.n	8002d82 <SPI_EndRxTxTransaction+0x26>

08002dc4 <HAL_SPI_Init>:
{
 8002dc4:	b570      	push	{r4, r5, r6, lr}
 8002dc6:	1e04      	subs	r4, r0, #0
  if (hspi == NULL)
 8002dc8:	d05e      	beq.n	8002e88 <HAL_SPI_Init+0xc4>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002dce:	335d      	adds	r3, #93	; 0x5d
 8002dd0:	5cc3      	ldrb	r3, [r0, r3]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d04c      	beq.n	8002e70 <HAL_SPI_Init+0xac>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	235d      	movs	r3, #93	; 0x5d
 8002dda:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 8002ddc:	6822      	ldr	r2, [r4, #0]
 8002dde:	6813      	ldr	r3, [r2, #0]
 8002de0:	2140      	movs	r1, #64	; 0x40
 8002de2:	438b      	bics	r3, r1
 8002de4:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002de6:	68e3      	ldr	r3, [r4, #12]
 8002de8:	22e0      	movs	r2, #224	; 0xe0
 8002dea:	00d2      	lsls	r2, r2, #3
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d945      	bls.n	8002e7c <HAL_SPI_Init+0xb8>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002df0:	2100      	movs	r1, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002df2:	22f0      	movs	r2, #240	; 0xf0
 8002df4:	0112      	lsls	r2, r2, #4
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d005      	beq.n	8002e06 <HAL_SPI_Init+0x42>
 8002dfa:	22e0      	movs	r2, #224	; 0xe0
 8002dfc:	00d2      	lsls	r2, r2, #3
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d001      	beq.n	8002e06 <HAL_SPI_Init+0x42>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e02:	2200      	movs	r2, #0
 8002e04:	62a2      	str	r2, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002e06:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002e08:	2a00      	cmp	r2, #0
 8002e0a:	d105      	bne.n	8002e18 <HAL_SPI_Init+0x54>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e0c:	22e0      	movs	r2, #224	; 0xe0
 8002e0e:	00d2      	lsls	r2, r2, #3
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d936      	bls.n	8002e82 <HAL_SPI_Init+0xbe>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002e14:	2302      	movs	r3, #2
 8002e16:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002e18:	6822      	ldr	r2, [r4, #0]
 8002e1a:	6863      	ldr	r3, [r4, #4]
 8002e1c:	68a0      	ldr	r0, [r4, #8]
 8002e1e:	4303      	orrs	r3, r0
 8002e20:	6920      	ldr	r0, [r4, #16]
 8002e22:	4303      	orrs	r3, r0
 8002e24:	6960      	ldr	r0, [r4, #20]
 8002e26:	4303      	orrs	r3, r0
 8002e28:	2080      	movs	r0, #128	; 0x80
 8002e2a:	0080      	lsls	r0, r0, #2
 8002e2c:	69a5      	ldr	r5, [r4, #24]
 8002e2e:	4028      	ands	r0, r5
 8002e30:	4303      	orrs	r3, r0
 8002e32:	69e0      	ldr	r0, [r4, #28]
 8002e34:	4303      	orrs	r3, r0
 8002e36:	6a20      	ldr	r0, [r4, #32]
 8002e38:	4303      	orrs	r3, r0
 8002e3a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002e3c:	4303      	orrs	r3, r0
 8002e3e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002e40:	6822      	ldr	r2, [r4, #0]
 8002e42:	8b60      	ldrh	r0, [r4, #26]
 8002e44:	2304      	movs	r3, #4
 8002e46:	4003      	ands	r3, r0
 8002e48:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002e4a:	4303      	orrs	r3, r0
 8002e4c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002e4e:	4303      	orrs	r3, r0
 8002e50:	68e0      	ldr	r0, [r4, #12]
 8002e52:	4303      	orrs	r3, r0
 8002e54:	430b      	orrs	r3, r1
 8002e56:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e58:	6822      	ldr	r2, [r4, #0]
 8002e5a:	69d3      	ldr	r3, [r2, #28]
 8002e5c:	490b      	ldr	r1, [pc, #44]	; (8002e8c <HAL_SPI_Init+0xc8>)
 8002e5e:	400b      	ands	r3, r1
 8002e60:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002e66:	2201      	movs	r2, #1
 8002e68:	335d      	adds	r3, #93	; 0x5d
 8002e6a:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8002e6c:	2000      	movs	r0, #0
}
 8002e6e:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002e70:	2200      	movs	r2, #0
 8002e72:	335c      	adds	r3, #92	; 0x5c
 8002e74:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 8002e76:	f002 fbe3 	bl	8005640 <HAL_SPI_MspInit>
 8002e7a:	e7ac      	b.n	8002dd6 <HAL_SPI_Init+0x12>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002e7c:	2180      	movs	r1, #128	; 0x80
 8002e7e:	0149      	lsls	r1, r1, #5
 8002e80:	e7b7      	b.n	8002df2 <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002e82:	2301      	movs	r3, #1
 8002e84:	6323      	str	r3, [r4, #48]	; 0x30
 8002e86:	e7c7      	b.n	8002e18 <HAL_SPI_Init+0x54>
    return HAL_ERROR;
 8002e88:	2001      	movs	r0, #1
 8002e8a:	e7f0      	b.n	8002e6e <HAL_SPI_Init+0xaa>
 8002e8c:	fffff7ff 	.word	0xfffff7ff

08002e90 <HAL_SPI_Transmit_DMA>:
{
 8002e90:	b510      	push	{r4, lr}
 8002e92:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8002e94:	235c      	movs	r3, #92	; 0x5c
 8002e96:	5cc3      	ldrb	r3, [r0, r3]
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d100      	bne.n	8002e9e <HAL_SPI_Transmit_DMA+0xe>
 8002e9c:	e07c      	b.n	8002f98 <HAL_SPI_Transmit_DMA+0x108>
 8002e9e:	2001      	movs	r0, #1
 8002ea0:	235c      	movs	r3, #92	; 0x5c
 8002ea2:	54e0      	strb	r0, [r4, r3]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	5ce3      	ldrb	r3, [r4, r3]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d004      	beq.n	8002eb6 <HAL_SPI_Transmit_DMA+0x26>
    errorcode = HAL_BUSY;
 8002eac:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	235c      	movs	r3, #92	; 0x5c
 8002eb2:	54e2      	strb	r2, [r4, r3]
}
 8002eb4:	bd10      	pop	{r4, pc}
  if ((pData == NULL) || (Size == 0U))
 8002eb6:	2900      	cmp	r1, #0
 8002eb8:	d06a      	beq.n	8002f90 <HAL_SPI_Transmit_DMA+0x100>
 8002eba:	2a00      	cmp	r2, #0
 8002ebc:	d06a      	beq.n	8002f94 <HAL_SPI_Transmit_DMA+0x104>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ebe:	3002      	adds	r0, #2
 8002ec0:	335c      	adds	r3, #92	; 0x5c
 8002ec2:	54e0      	strb	r0, [r4, r3]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002ec8:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002eca:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002ecc:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ece:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ed0:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002ed2:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8002ed4:	2244      	movs	r2, #68	; 0x44
 8002ed6:	52a3      	strh	r3, [r4, r2]
  hspi->RxXferCount = 0U;
 8002ed8:	3202      	adds	r2, #2
 8002eda:	52a3      	strh	r3, [r4, r2]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	021b      	lsls	r3, r3, #8
 8002ee0:	68a2      	ldr	r2, [r4, #8]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d037      	beq.n	8002f56 <HAL_SPI_Transmit_DMA+0xc6>
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002ee6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ee8:	4a2c      	ldr	r2, [pc, #176]	; (8002f9c <HAL_SPI_Transmit_DMA+0x10c>)
 8002eea:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002eec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002eee:	4a2c      	ldr	r2, [pc, #176]	; (8002fa0 <HAL_SPI_Transmit_DMA+0x110>)
 8002ef0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002ef2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002ef4:	4a2b      	ldr	r2, [pc, #172]	; (8002fa4 <HAL_SPI_Transmit_DMA+0x114>)
 8002ef6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback = NULL;
 8002ef8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002efa:	2200      	movs	r2, #0
 8002efc:	635a      	str	r2, [r3, #52]	; 0x34
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002efe:	6822      	ldr	r2, [r4, #0]
 8002f00:	6853      	ldr	r3, [r2, #4]
 8002f02:	4929      	ldr	r1, [pc, #164]	; (8002fa8 <HAL_SPI_Transmit_DMA+0x118>)
 8002f04:	400b      	ands	r3, r1
 8002f06:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8002f08:	23e0      	movs	r3, #224	; 0xe0
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	68e2      	ldr	r2, [r4, #12]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d805      	bhi.n	8002f1e <HAL_SPI_Transmit_DMA+0x8e>
 8002f12:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f14:	695a      	ldr	r2, [r3, #20]
 8002f16:	2380      	movs	r3, #128	; 0x80
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d022      	beq.n	8002f64 <HAL_SPI_Transmit_DMA+0xd4>
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8002f1e:	6822      	ldr	r2, [r4, #0]
 8002f20:	320c      	adds	r2, #12
 8002f22:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002f28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f2a:	f7fd fef7 	bl	8000d1c <HAL_DMA_Start_IT>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f2e:	6823      	ldr	r3, [r4, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	0652      	lsls	r2, r2, #25
 8002f34:	d403      	bmi.n	8002f3e <HAL_SPI_Transmit_DMA+0xae>
    __HAL_SPI_ENABLE(hspi);
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	2140      	movs	r1, #64	; 0x40
 8002f3a:	430a      	orrs	r2, r1
 8002f3c:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002f3e:	6822      	ldr	r2, [r4, #0]
 8002f40:	6853      	ldr	r3, [r2, #4]
 8002f42:	2120      	movs	r1, #32
 8002f44:	430b      	orrs	r3, r1
 8002f46:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f48:	6822      	ldr	r2, [r4, #0]
 8002f4a:	6853      	ldr	r3, [r2, #4]
 8002f4c:	391e      	subs	r1, #30
 8002f4e:	430b      	orrs	r3, r1
 8002f50:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f52:	2000      	movs	r0, #0
 8002f54:	e7ab      	b.n	8002eae <HAL_SPI_Transmit_DMA+0x1e>
    SPI_1LINE_TX(hspi);
 8002f56:	6822      	ldr	r2, [r4, #0]
 8002f58:	6811      	ldr	r1, [r2, #0]
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	01db      	lsls	r3, r3, #7
 8002f5e:	430b      	orrs	r3, r1
 8002f60:	6013      	str	r3, [r2, #0]
 8002f62:	e7c0      	b.n	8002ee6 <HAL_SPI_Transmit_DMA+0x56>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002f64:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f66:	07db      	lsls	r3, r3, #31
 8002f68:	d407      	bmi.n	8002f7a <HAL_SPI_Transmit_DMA+0xea>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002f6a:	6822      	ldr	r2, [r4, #0]
 8002f6c:	6853      	ldr	r3, [r2, #4]
 8002f6e:	400b      	ands	r3, r1
 8002f70:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8002f72:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f74:	085b      	lsrs	r3, r3, #1
 8002f76:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002f78:	e7d1      	b.n	8002f1e <HAL_SPI_Transmit_DMA+0x8e>
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002f7a:	6822      	ldr	r2, [r4, #0]
 8002f7c:	6851      	ldr	r1, [r2, #4]
 8002f7e:	2380      	movs	r3, #128	; 0x80
 8002f80:	01db      	lsls	r3, r3, #7
 8002f82:	430b      	orrs	r3, r1
 8002f84:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002f86:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002f88:	085b      	lsrs	r3, r3, #1
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8002f8e:	e7c6      	b.n	8002f1e <HAL_SPI_Transmit_DMA+0x8e>
    errorcode = HAL_ERROR;
 8002f90:	2001      	movs	r0, #1
 8002f92:	e78c      	b.n	8002eae <HAL_SPI_Transmit_DMA+0x1e>
 8002f94:	2001      	movs	r0, #1
 8002f96:	e78a      	b.n	8002eae <HAL_SPI_Transmit_DMA+0x1e>
  __HAL_LOCK(hspi);
 8002f98:	2002      	movs	r0, #2
 8002f9a:	e78b      	b.n	8002eb4 <HAL_SPI_Transmit_DMA+0x24>
 8002f9c:	08002fb1 	.word	0x08002fb1
 8002fa0:	08002fdd 	.word	0x08002fdd
 8002fa4:	08002fbb 	.word	0x08002fbb
 8002fa8:	ffffbfff 	.word	0xffffbfff

08002fac <HAL_SPI_TxCpltCallback>:
}
 8002fac:	4770      	bx	lr

08002fae <HAL_SPI_TxHalfCpltCallback>:
}
 8002fae:	4770      	bx	lr

08002fb0 <SPI_DMAHalfTransmitCplt>:
{
 8002fb0:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fb2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002fb4:	f7ff fffb 	bl	8002fae <HAL_SPI_TxHalfCpltCallback>
}
 8002fb8:	bd10      	pop	{r4, pc}

08002fba <SPI_DMAError>:
{
 8002fba:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fbc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002fbe:	6802      	ldr	r2, [r0, #0]
 8002fc0:	6853      	ldr	r3, [r2, #4]
 8002fc2:	2103      	movs	r1, #3
 8002fc4:	438b      	bics	r3, r1
 8002fc6:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002fc8:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002fca:	2210      	movs	r2, #16
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	6603      	str	r3, [r0, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8002fd0:	3a0f      	subs	r2, #15
 8002fd2:	235d      	movs	r3, #93	; 0x5d
 8002fd4:	54c2      	strb	r2, [r0, r3]
  HAL_SPI_ErrorCallback(hspi);
 8002fd6:	f001 fdc3 	bl	8004b60 <HAL_SPI_ErrorCallback>
}
 8002fda:	bd10      	pop	{r4, pc}

08002fdc <SPI_DMATransmitCplt>:
{
 8002fdc:	b530      	push	{r4, r5, lr}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fe2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 8002fe4:	f7fd f962 	bl	80002ac <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	069b      	lsls	r3, r3, #26
 8002fee:	d426      	bmi.n	800303e <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002ff0:	6822      	ldr	r2, [r4, #0]
 8002ff2:	6853      	ldr	r3, [r2, #4]
 8002ff4:	2120      	movs	r1, #32
 8002ff6:	438b      	bics	r3, r1
 8002ff8:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002ffa:	6822      	ldr	r2, [r4, #0]
 8002ffc:	6853      	ldr	r3, [r2, #4]
 8002ffe:	391e      	subs	r1, #30
 8003000:	438b      	bics	r3, r1
 8003002:	6053      	str	r3, [r2, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003004:	0002      	movs	r2, r0
 8003006:	3162      	adds	r1, #98	; 0x62
 8003008:	0020      	movs	r0, r4
 800300a:	f7ff fea7 	bl	8002d5c <SPI_EndRxTxTransaction>
 800300e:	2800      	cmp	r0, #0
 8003010:	d003      	beq.n	800301a <SPI_DMATransmitCplt+0x3e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003012:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003014:	2220      	movs	r2, #32
 8003016:	4313      	orrs	r3, r2
 8003018:	6623      	str	r3, [r4, #96]	; 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800301a:	68a3      	ldr	r3, [r4, #8]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d106      	bne.n	800302e <SPI_DMATransmitCplt+0x52>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003020:	9301      	str	r3, [sp, #4]
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	68da      	ldr	r2, [r3, #12]
 8003026:	9201      	str	r2, [sp, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	9301      	str	r3, [sp, #4]
 800302c:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 800302e:	2300      	movs	r3, #0
 8003030:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003032:	2201      	movs	r2, #1
 8003034:	335d      	adds	r3, #93	; 0x5d
 8003036:	54e2      	strb	r2, [r4, r3]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003038:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800303a:	2b00      	cmp	r3, #0
 800303c:	d104      	bne.n	8003048 <SPI_DMATransmitCplt+0x6c>
  HAL_SPI_TxCpltCallback(hspi);
 800303e:	0020      	movs	r0, r4
 8003040:	f7ff ffb4 	bl	8002fac <HAL_SPI_TxCpltCallback>
}
 8003044:	b003      	add	sp, #12
 8003046:	bd30      	pop	{r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8003048:	0020      	movs	r0, r4
 800304a:	f001 fd89 	bl	8004b60 <HAL_SPI_ErrorCallback>
      return;
 800304e:	e7f9      	b.n	8003044 <SPI_DMATransmitCplt+0x68>

08003050 <HAL_SPI_IRQHandler>:
{
 8003050:	b530      	push	{r4, r5, lr}
 8003052:	b085      	sub	sp, #20
 8003054:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003056:	6801      	ldr	r1, [r0, #0]
 8003058:	6848      	ldr	r0, [r1, #4]
  uint32_t itflag   = hspi->Instance->SR;
 800305a:	688b      	ldr	r3, [r1, #8]
  if (((itflag & SPI_FLAG_OVR) == RESET) &&
 800305c:	2241      	movs	r2, #65	; 0x41
 800305e:	401a      	ands	r2, r3
 8003060:	2a01      	cmp	r2, #1
 8003062:	d058      	beq.n	8003116 <HAL_SPI_IRQHandler+0xc6>
  if (((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 8003064:	079a      	lsls	r2, r3, #30
 8003066:	d501      	bpl.n	800306c <HAL_SPI_IRQHandler+0x1c>
 8003068:	0602      	lsls	r2, r0, #24
 800306a:	d45a      	bmi.n	8003122 <HAL_SPI_IRQHandler+0xd2>
  if (((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800306c:	22b0      	movs	r2, #176	; 0xb0
 800306e:	0052      	lsls	r2, r2, #1
 8003070:	4213      	tst	r3, r2
 8003072:	d059      	beq.n	8003128 <HAL_SPI_IRQHandler+0xd8>
 8003074:	0682      	lsls	r2, r0, #26
 8003076:	d557      	bpl.n	8003128 <HAL_SPI_IRQHandler+0xd8>
    if ((itflag & SPI_FLAG_OVR) != RESET)
 8003078:	065a      	lsls	r2, r3, #25
 800307a:	d50e      	bpl.n	800309a <HAL_SPI_IRQHandler+0x4a>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800307c:	225d      	movs	r2, #93	; 0x5d
 800307e:	5ca2      	ldrb	r2, [r4, r2]
 8003080:	2a03      	cmp	r2, #3
 8003082:	d053      	beq.n	800312c <HAL_SPI_IRQHandler+0xdc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003084:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8003086:	2504      	movs	r5, #4
 8003088:	432a      	orrs	r2, r5
 800308a:	6622      	str	r2, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800308c:	2200      	movs	r2, #0
 800308e:	9200      	str	r2, [sp, #0]
 8003090:	68ca      	ldr	r2, [r1, #12]
 8003092:	9200      	str	r2, [sp, #0]
 8003094:	688a      	ldr	r2, [r1, #8]
 8003096:	9200      	str	r2, [sp, #0]
 8003098:	9a00      	ldr	r2, [sp, #0]
    if ((itflag & SPI_FLAG_MODF) != RESET)
 800309a:	069a      	lsls	r2, r3, #26
 800309c:	d50c      	bpl.n	80030b8 <HAL_SPI_IRQHandler+0x68>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800309e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80030a0:	2501      	movs	r5, #1
 80030a2:	432a      	orrs	r2, r5
 80030a4:	6622      	str	r2, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80030a6:	2200      	movs	r2, #0
 80030a8:	9202      	str	r2, [sp, #8]
 80030aa:	688a      	ldr	r2, [r1, #8]
 80030ac:	9202      	str	r2, [sp, #8]
 80030ae:	680a      	ldr	r2, [r1, #0]
 80030b0:	353f      	adds	r5, #63	; 0x3f
 80030b2:	43aa      	bics	r2, r5
 80030b4:	600a      	str	r2, [r1, #0]
 80030b6:	9a02      	ldr	r2, [sp, #8]
    if ((itflag & SPI_FLAG_FRE) != RESET)
 80030b8:	05db      	lsls	r3, r3, #23
 80030ba:	d509      	bpl.n	80030d0 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80030bc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80030be:	2208      	movs	r2, #8
 80030c0:	4313      	orrs	r3, r2
 80030c2:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80030c4:	2300      	movs	r3, #0
 80030c6:	9303      	str	r3, [sp, #12]
 80030c8:	6823      	ldr	r3, [r4, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	9303      	str	r3, [sp, #12]
 80030ce:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80030d0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d028      	beq.n	8003128 <HAL_SPI_IRQHandler+0xd8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80030d6:	6822      	ldr	r2, [r4, #0]
 80030d8:	6853      	ldr	r3, [r2, #4]
 80030da:	21e0      	movs	r1, #224	; 0xe0
 80030dc:	438b      	bics	r3, r1
 80030de:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80030e0:	2201      	movs	r2, #1
 80030e2:	235d      	movs	r3, #93	; 0x5d
 80030e4:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80030e6:	0783      	lsls	r3, r0, #30
 80030e8:	d028      	beq.n	800313c <HAL_SPI_IRQHandler+0xec>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80030ea:	6822      	ldr	r2, [r4, #0]
 80030ec:	6853      	ldr	r3, [r2, #4]
 80030ee:	39dd      	subs	r1, #221	; 0xdd
 80030f0:	438b      	bics	r3, r1
 80030f2:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 80030f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d004      	beq.n	8003104 <HAL_SPI_IRQHandler+0xb4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80030fa:	4a12      	ldr	r2, [pc, #72]	; (8003144 <HAL_SPI_IRQHandler+0xf4>)
 80030fc:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmarx);
 80030fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003100:	f7fd fe5c 	bl	8000dbc <HAL_DMA_Abort_IT>
        if (hspi->hdmatx != NULL)
 8003104:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003106:	2b00      	cmp	r3, #0
 8003108:	d00e      	beq.n	8003128 <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800310a:	4a0e      	ldr	r2, [pc, #56]	; (8003144 <HAL_SPI_IRQHandler+0xf4>)
 800310c:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800310e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003110:	f7fd fe54 	bl	8000dbc <HAL_DMA_Abort_IT>
 8003114:	e008      	b.n	8003128 <HAL_SPI_IRQHandler+0xd8>
      ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 8003116:	0642      	lsls	r2, r0, #25
 8003118:	d5a4      	bpl.n	8003064 <HAL_SPI_IRQHandler+0x14>
    hspi->RxISR(hspi);
 800311a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800311c:	0020      	movs	r0, r4
 800311e:	4798      	blx	r3
    return;
 8003120:	e002      	b.n	8003128 <HAL_SPI_IRQHandler+0xd8>
    hspi->TxISR(hspi);
 8003122:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003124:	0020      	movs	r0, r4
 8003126:	4798      	blx	r3
}
 8003128:	b005      	add	sp, #20
 800312a:	bd30      	pop	{r4, r5, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800312c:	2300      	movs	r3, #0
 800312e:	9301      	str	r3, [sp, #4]
 8003130:	68cb      	ldr	r3, [r1, #12]
 8003132:	9301      	str	r3, [sp, #4]
 8003134:	688b      	ldr	r3, [r1, #8]
 8003136:	9301      	str	r3, [sp, #4]
 8003138:	9b01      	ldr	r3, [sp, #4]
        return;
 800313a:	e7f5      	b.n	8003128 <HAL_SPI_IRQHandler+0xd8>
        HAL_SPI_ErrorCallback(hspi);
 800313c:	0020      	movs	r0, r4
 800313e:	f001 fd0f 	bl	8004b60 <HAL_SPI_ErrorCallback>
 8003142:	e7f1      	b.n	8003128 <HAL_SPI_IRQHandler+0xd8>
 8003144:	08003149 	.word	0x08003149

08003148 <SPI_DMAAbortOnError>:
{
 8003148:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800314a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 800314c:	2300      	movs	r3, #0
 800314e:	2246      	movs	r2, #70	; 0x46
 8003150:	5283      	strh	r3, [r0, r2]
  hspi->TxXferCount = 0U;
 8003152:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8003154:	f001 fd04 	bl	8004b60 <HAL_SPI_ErrorCallback>
}
 8003158:	bd10      	pop	{r4, pc}
	...

0800315c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800315c:	6803      	ldr	r3, [r0, #0]
 800315e:	4906      	ldr	r1, [pc, #24]	; (8003178 <UART_EndRxTransfer+0x1c>)
 8003160:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003162:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003164:	400a      	ands	r2, r1
 8003166:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	3123      	adds	r1, #35	; 0x23
 800316c:	31ff      	adds	r1, #255	; 0xff
 800316e:	438a      	bics	r2, r1
 8003170:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8003172:	2320      	movs	r3, #32
 8003174:	7003      	strb	r3, [r0, #0]
}
 8003176:	4770      	bx	lr
 8003178:	fffffedf 	.word	0xfffffedf

0800317c <HAL_UART_Transmit_DMA>:
{
 800317c:	0013      	movs	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800317e:	0002      	movs	r2, r0
{
 8003180:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8003182:	3269      	adds	r2, #105	; 0x69
 8003184:	7814      	ldrb	r4, [r2, #0]
{
 8003186:	0005      	movs	r5, r0
    return HAL_BUSY;
 8003188:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 800318a:	2c20      	cmp	r4, #32
 800318c:	d134      	bne.n	80031f8 <HAL_UART_Transmit_DMA+0x7c>
      return HAL_ERROR;
 800318e:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8003190:	2900      	cmp	r1, #0
 8003192:	d031      	beq.n	80031f8 <HAL_UART_Transmit_DMA+0x7c>
 8003194:	2b00      	cmp	r3, #0
 8003196:	d02f      	beq.n	80031f8 <HAL_UART_Transmit_DMA+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003198:	2480      	movs	r4, #128	; 0x80
 800319a:	68ae      	ldr	r6, [r5, #8]
 800319c:	0164      	lsls	r4, r4, #5
 800319e:	42a6      	cmp	r6, r4
 80031a0:	d104      	bne.n	80031ac <HAL_UART_Transmit_DMA+0x30>
 80031a2:	692c      	ldr	r4, [r5, #16]
 80031a4:	2c00      	cmp	r4, #0
 80031a6:	d101      	bne.n	80031ac <HAL_UART_Transmit_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 80031a8:	4201      	tst	r1, r0
 80031aa:	d125      	bne.n	80031f8 <HAL_UART_Transmit_DMA+0x7c>
    __HAL_LOCK(huart);
 80031ac:	002e      	movs	r6, r5
 80031ae:	3668      	adds	r6, #104	; 0x68
 80031b0:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 80031b2:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80031b4:	2c01      	cmp	r4, #1
 80031b6:	d01f      	beq.n	80031f8 <HAL_UART_Transmit_DMA+0x7c>
 80031b8:	3801      	subs	r0, #1
 80031ba:	7030      	strb	r0, [r6, #0]
    huart->TxXferSize = Size;
 80031bc:	0028      	movs	r0, r5
 80031be:	3050      	adds	r0, #80	; 0x50
    huart->pTxBuffPtr = pData;
 80031c0:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031c2:	2400      	movs	r4, #0
    huart->TxXferSize = Size;
 80031c4:	8003      	strh	r3, [r0, #0]
    huart->TxXferCount = Size;
 80031c6:	8043      	strh	r3, [r0, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031c8:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ca:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031cc:	7010      	strb	r0, [r2, #0]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031ce:	6e28      	ldr	r0, [r5, #96]	; 0x60
 80031d0:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 80031d2:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80031d4:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80031d6:	4a0a      	ldr	r2, [pc, #40]	; (8003200 <HAL_UART_Transmit_DMA+0x84>)
 80031d8:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80031da:	4a0a      	ldr	r2, [pc, #40]	; (8003204 <HAL_UART_Transmit_DMA+0x88>)
 80031dc:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 80031de:	682a      	ldr	r2, [r5, #0]
 80031e0:	3228      	adds	r2, #40	; 0x28
 80031e2:	f7fd fd9b 	bl	8000d1c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80031e6:	2240      	movs	r2, #64	; 0x40
    return HAL_OK;
 80031e8:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80031ea:	682b      	ldr	r3, [r5, #0]
 80031ec:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031ee:	6899      	ldr	r1, [r3, #8]
 80031f0:	1892      	adds	r2, r2, r2
 80031f2:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 80031f4:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031f6:	609a      	str	r2, [r3, #8]
}
 80031f8:	bd70      	pop	{r4, r5, r6, pc}
 80031fa:	46c0      	nop			; (mov r8, r8)
 80031fc:	08003309 	.word	0x08003309
 8003200:	0800333b 	.word	0x0800333b
 8003204:	08003395 	.word	0x08003395

08003208 <HAL_UART_Receive_DMA>:
{
 8003208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800320a:	0013      	movs	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 800320c:	0002      	movs	r2, r0
 800320e:	326a      	adds	r2, #106	; 0x6a
 8003210:	7814      	ldrb	r4, [r2, #0]
{
 8003212:	0005      	movs	r5, r0
    return HAL_BUSY;
 8003214:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8003216:	2c20      	cmp	r4, #32
 8003218:	d13c      	bne.n	8003294 <HAL_UART_Receive_DMA+0x8c>
      return HAL_ERROR;
 800321a:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800321c:	2900      	cmp	r1, #0
 800321e:	d039      	beq.n	8003294 <HAL_UART_Receive_DMA+0x8c>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d037      	beq.n	8003294 <HAL_UART_Receive_DMA+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003224:	2480      	movs	r4, #128	; 0x80
 8003226:	68ae      	ldr	r6, [r5, #8]
 8003228:	0164      	lsls	r4, r4, #5
 800322a:	42a6      	cmp	r6, r4
 800322c:	d104      	bne.n	8003238 <HAL_UART_Receive_DMA+0x30>
 800322e:	692c      	ldr	r4, [r5, #16]
 8003230:	2c00      	cmp	r4, #0
 8003232:	d101      	bne.n	8003238 <HAL_UART_Receive_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 8003234:	4201      	tst	r1, r0
 8003236:	d12d      	bne.n	8003294 <HAL_UART_Receive_DMA+0x8c>
    __HAL_LOCK(huart);
 8003238:	002e      	movs	r6, r5
 800323a:	3668      	adds	r6, #104	; 0x68
 800323c:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 800323e:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8003240:	2c01      	cmp	r4, #1
 8003242:	d027      	beq.n	8003294 <HAL_UART_Receive_DMA+0x8c>
    huart->RxXferSize = Size;
 8003244:	0028      	movs	r0, r5
    __HAL_LOCK(huart);
 8003246:	2701      	movs	r7, #1
    huart->RxXferSize = Size;
 8003248:	3058      	adds	r0, #88	; 0x58
    __HAL_LOCK(huart);
 800324a:	7037      	strb	r7, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324c:	2400      	movs	r4, #0
    huart->pRxBuffPtr = pData;
 800324e:	6569      	str	r1, [r5, #84]	; 0x54
    huart->RxXferSize = Size;
 8003250:	8003      	strh	r3, [r0, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003252:	2022      	movs	r0, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003254:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003256:	7010      	strb	r0, [r2, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003258:	6e68      	ldr	r0, [r5, #100]	; 0x64
 800325a:	4a0f      	ldr	r2, [pc, #60]	; (8003298 <HAL_UART_Receive_DMA+0x90>)
    huart->hdmarx->XferAbortCallback = NULL;
 800325c:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800325e:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003260:	4a0e      	ldr	r2, [pc, #56]	; (800329c <HAL_UART_Receive_DMA+0x94>)
 8003262:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003264:	4a0e      	ldr	r2, [pc, #56]	; (80032a0 <HAL_UART_Receive_DMA+0x98>)
 8003266:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8003268:	682a      	ldr	r2, [r5, #0]
 800326a:	3224      	adds	r2, #36	; 0x24
 800326c:	4694      	mov	ip, r2
 800326e:	000a      	movs	r2, r1
 8003270:	4661      	mov	r1, ip
 8003272:	f7fd fd53 	bl	8000d1c <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003276:	2280      	movs	r2, #128	; 0x80
 8003278:	682b      	ldr	r3, [r5, #0]
 800327a:	0052      	lsls	r2, r2, #1
 800327c:	6819      	ldr	r1, [r3, #0]
    __HAL_UNLOCK(huart);
 800327e:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003280:	430a      	orrs	r2, r1
 8003282:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003284:	689a      	ldr	r2, [r3, #8]
    return HAL_OK;
 8003286:	0020      	movs	r0, r4
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003288:	4317      	orrs	r7, r2
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800328a:	2240      	movs	r2, #64	; 0x40
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800328c:	609f      	str	r7, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800328e:	6899      	ldr	r1, [r3, #8]
 8003290:	430a      	orrs	r2, r1
 8003292:	609a      	str	r2, [r3, #8]
}
 8003294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003296:	46c0      	nop			; (mov r8, r8)
 8003298:	08003345 	.word	0x08003345
 800329c:	0800338b 	.word	0x0800338b
 80032a0:	08003395 	.word	0x08003395

080032a4 <HAL_UART_DMAStop>:
{
 80032a4:	b570      	push	{r4, r5, r6, lr}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 80032a6:	0005      	movs	r5, r0
 80032a8:	3569      	adds	r5, #105	; 0x69
 80032aa:	782b      	ldrb	r3, [r5, #0]
{
 80032ac:	0004      	movs	r4, r0
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 80032ae:	2b21      	cmp	r3, #33	; 0x21
 80032b0:	d113      	bne.n	80032da <HAL_UART_DMAStop+0x36>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 80032b2:	2180      	movs	r1, #128	; 0x80
 80032b4:	6803      	ldr	r3, [r0, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 80032b8:	420a      	tst	r2, r1
 80032ba:	d00e      	beq.n	80032da <HAL_UART_DMAStop+0x36>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032bc:	689a      	ldr	r2, [r3, #8]
    if(huart->hdmatx != NULL)
 80032be:	6e00      	ldr	r0, [r0, #96]	; 0x60
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032c0:	438a      	bics	r2, r1
 80032c2:	609a      	str	r2, [r3, #8]
    if(huart->hdmatx != NULL)
 80032c4:	2800      	cmp	r0, #0
 80032c6:	d001      	beq.n	80032cc <HAL_UART_DMAStop+0x28>
      HAL_DMA_Abort(huart->hdmatx);
 80032c8:	f7fd fd63 	bl	8000d92 <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032cc:	21c0      	movs	r1, #192	; 0xc0
 80032ce:	6822      	ldr	r2, [r4, #0]
 80032d0:	6813      	ldr	r3, [r2, #0]
 80032d2:	438b      	bics	r3, r1
 80032d4:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80032d6:	2320      	movs	r3, #32
 80032d8:	702b      	strb	r3, [r5, #0]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 80032da:	0023      	movs	r3, r4
 80032dc:	336a      	adds	r3, #106	; 0x6a
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b22      	cmp	r3, #34	; 0x22
 80032e2:	d10f      	bne.n	8003304 <HAL_UART_DMAStop+0x60>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80032e4:	2140      	movs	r1, #64	; 0x40
 80032e6:	6823      	ldr	r3, [r4, #0]
 80032e8:	689a      	ldr	r2, [r3, #8]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 80032ea:	420a      	tst	r2, r1
 80032ec:	d00a      	beq.n	8003304 <HAL_UART_DMAStop+0x60>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ee:	689a      	ldr	r2, [r3, #8]
    if(huart->hdmarx != NULL)
 80032f0:	6e60      	ldr	r0, [r4, #100]	; 0x64
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032f2:	438a      	bics	r2, r1
 80032f4:	609a      	str	r2, [r3, #8]
    if(huart->hdmarx != NULL)
 80032f6:	2800      	cmp	r0, #0
 80032f8:	d001      	beq.n	80032fe <HAL_UART_DMAStop+0x5a>
      HAL_DMA_Abort(huart->hdmarx);
 80032fa:	f7fd fd4a 	bl	8000d92 <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 80032fe:	0020      	movs	r0, r4
 8003300:	f7ff ff2c 	bl	800315c <UART_EndRxTransfer>
}
 8003304:	2000      	movs	r0, #0
 8003306:	bd70      	pop	{r4, r5, r6, pc}

08003308 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003308:	2120      	movs	r1, #32
 800330a:	6803      	ldr	r3, [r0, #0]
{
 800330c:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800330e:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003310:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003312:	400b      	ands	r3, r1
 8003314:	d10c      	bne.n	8003330 <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0;
 8003316:	0011      	movs	r1, r2
 8003318:	3152      	adds	r1, #82	; 0x52
 800331a:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800331c:	2180      	movs	r1, #128	; 0x80
 800331e:	6813      	ldr	r3, [r2, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	438a      	bics	r2, r1
 8003324:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003326:	2240      	movs	r2, #64	; 0x40
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }

}
 800332e:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 8003330:	0010      	movs	r0, r2
 8003332:	f001 fbe5 	bl	8004b00 <HAL_UART_TxCpltCallback>
}
 8003336:	e7fa      	b.n	800332e <UART_DMATransmitCplt+0x26>

08003338 <HAL_UART_TxHalfCpltCallback>:
 8003338:	4770      	bx	lr

0800333a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800333a:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_TxHalfCpltCallback(huart);
 800333c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800333e:	f7ff fffb 	bl	8003338 <HAL_UART_TxHalfCpltCallback>
}
 8003342:	bd10      	pop	{r4, pc}

08003344 <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003344:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003346:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003348:	2020      	movs	r0, #32
 800334a:	681b      	ldr	r3, [r3, #0]
{
 800334c:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800334e:	4003      	ands	r3, r0
 8003350:	d113      	bne.n	800337a <UART_DMAReceiveCplt+0x36>
  {
    huart->RxXferCount = 0U;
 8003352:	0011      	movs	r1, r2
 8003354:	315a      	adds	r1, #90	; 0x5a
 8003356:	800b      	strh	r3, [r1, #0]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003358:	6813      	ldr	r3, [r2, #0]
 800335a:	4c0a      	ldr	r4, [pc, #40]	; (8003384 <UART_DMAReceiveCplt+0x40>)
 800335c:	6819      	ldr	r1, [r3, #0]
 800335e:	4021      	ands	r1, r4
 8003360:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003362:	6899      	ldr	r1, [r3, #8]
 8003364:	3403      	adds	r4, #3
 8003366:	34ff      	adds	r4, #255	; 0xff
 8003368:	43a1      	bics	r1, r4
 800336a:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800336c:	6899      	ldr	r1, [r3, #8]
 800336e:	343f      	adds	r4, #63	; 0x3f
 8003370:	43a1      	bics	r1, r4
 8003372:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003374:	0013      	movs	r3, r2
 8003376:	336a      	adds	r3, #106	; 0x6a
 8003378:	7018      	strb	r0, [r3, #0]
  }

  HAL_UART_RxCpltCallback(huart);
 800337a:	0010      	movs	r0, r2
 800337c:	f001 fbe2 	bl	8004b44 <HAL_UART_RxCpltCallback>
}
 8003380:	bd10      	pop	{r4, pc}
 8003382:	46c0      	nop			; (mov r8, r8)
 8003384:	fffffeff 	.word	0xfffffeff

08003388 <HAL_UART_RxHalfCpltCallback>:
 8003388:	4770      	bx	lr

0800338a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800338a:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_RxHalfCpltCallback(huart);
 800338c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800338e:	f7ff fffb 	bl	8003388 <HAL_UART_RxHalfCpltCallback>
}
 8003392:	bd10      	pop	{r4, pc}

08003394 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003394:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003396:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003398:	0021      	movs	r1, r4
 800339a:	3169      	adds	r1, #105	; 0x69
 800339c:	780b      	ldrb	r3, [r1, #0]
 800339e:	2b21      	cmp	r3, #33	; 0x21
 80033a0:	d10d      	bne.n	80033be <UART_DMAError+0x2a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	0612      	lsls	r2, r2, #24
 80033a8:	d509      	bpl.n	80033be <UART_DMAError+0x2a>
  {
    huart->TxXferCount = 0U;
 80033aa:	0022      	movs	r2, r4
 80033ac:	2000      	movs	r0, #0
 80033ae:	3252      	adds	r2, #82	; 0x52
 80033b0:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	30c0      	adds	r0, #192	; 0xc0
 80033b6:	4382      	bics	r2, r0
 80033b8:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80033ba:	2320      	movs	r3, #32
 80033bc:	700b      	strb	r3, [r1, #0]
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80033be:	0023      	movs	r3, r4
 80033c0:	336a      	adds	r3, #106	; 0x6a
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b22      	cmp	r3, #34	; 0x22
 80033c6:	d10a      	bne.n	80033de <UART_DMAError+0x4a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	065b      	lsls	r3, r3, #25
 80033ce:	d506      	bpl.n	80033de <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
 80033d0:	0023      	movs	r3, r4
 80033d2:	2200      	movs	r2, #0
 80033d4:	335a      	adds	r3, #90	; 0x5a
 80033d6:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 80033d8:	0020      	movs	r0, r4
 80033da:	f7ff febf 	bl	800315c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80033de:	2310      	movs	r3, #16
 80033e0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80033e2:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80033e4:	4313      	orrs	r3, r2
 80033e6:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80033e8:	f001 fb8c 	bl	8004b04 <HAL_UART_ErrorCallback>
}
 80033ec:	bd10      	pop	{r4, pc}

080033ee <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80033ee:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	0002      	movs	r2, r0
{
 80033f4:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 80033f6:	325a      	adds	r2, #90	; 0x5a
 80033f8:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 80033fa:	3a08      	subs	r2, #8
 80033fc:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 80033fe:	f001 fb81 	bl	8004b04 <HAL_UART_ErrorCallback>
}
 8003402:	bd10      	pop	{r4, pc}

08003404 <UART_SetConfig>:
{
 8003404:	b570      	push	{r4, r5, r6, lr}
 8003406:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003408:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800340a:	69c2      	ldr	r2, [r0, #28]
 800340c:	6883      	ldr	r3, [r0, #8]
 800340e:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003410:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003412:	4303      	orrs	r3, r0
 8003414:	6960      	ldr	r0, [r4, #20]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003416:	4e3f      	ldr	r6, [pc, #252]	; (8003514 <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003418:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800341a:	483f      	ldr	r0, [pc, #252]	; (8003518 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800341c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800341e:	4001      	ands	r1, r0
 8003420:	430b      	orrs	r3, r1
 8003422:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003424:	686b      	ldr	r3, [r5, #4]
 8003426:	493d      	ldr	r1, [pc, #244]	; (800351c <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003428:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800342a:	400b      	ands	r3, r1
 800342c:	68e1      	ldr	r1, [r4, #12]
 800342e:	430b      	orrs	r3, r1
 8003430:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003432:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003434:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003436:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003438:	4839      	ldr	r0, [pc, #228]	; (8003520 <UART_SetConfig+0x11c>)
 800343a:	4001      	ands	r1, r0
 800343c:	430b      	orrs	r3, r1
 800343e:	60ab      	str	r3, [r5, #8]
 8003440:	2380      	movs	r3, #128	; 0x80
 8003442:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003444:	42b5      	cmp	r5, r6
 8003446:	d110      	bne.n	800346a <UART_SetConfig+0x66>
 8003448:	2003      	movs	r0, #3
 800344a:	4936      	ldr	r1, [pc, #216]	; (8003524 <UART_SetConfig+0x120>)
 800344c:	6b09      	ldr	r1, [r1, #48]	; 0x30
 800344e:	4001      	ands	r1, r0
 8003450:	4835      	ldr	r0, [pc, #212]	; (8003528 <UART_SetConfig+0x124>)
 8003452:	5c40      	ldrb	r0, [r0, r1]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003454:	429a      	cmp	r2, r3
 8003456:	d013      	beq.n	8003480 <UART_SetConfig+0x7c>
    switch (clocksource)
 8003458:	2808      	cmp	r0, #8
 800345a:	d858      	bhi.n	800350e <UART_SetConfig+0x10a>
 800345c:	f7fc fe66 	bl	800012c <__gnu_thumb1_case_uqi>
 8003460:	57425737 	.word	0x57425737
 8003464:	5757574b 	.word	0x5757574b
 8003468:	50          	.byte	0x50
 8003469:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800346a:	4930      	ldr	r1, [pc, #192]	; (800352c <UART_SetConfig+0x128>)
 800346c:	428d      	cmp	r5, r1
 800346e:	d14c      	bne.n	800350a <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003470:	429a      	cmp	r2, r3
 8003472:	d12c      	bne.n	80034ce <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003474:	f7ff fb18 	bl	8002aa8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003478:	6863      	ldr	r3, [r4, #4]
 800347a:	0040      	lsls	r0, r0, #1
 800347c:	085b      	lsrs	r3, r3, #1
 800347e:	e00b      	b.n	8003498 <UART_SetConfig+0x94>
    switch (clocksource)
 8003480:	2808      	cmp	r0, #8
 8003482:	d821      	bhi.n	80034c8 <UART_SetConfig+0xc4>
 8003484:	f7fc fe48 	bl	8000118 <__gnu_thumb1_case_sqi>
 8003488:	200520f6 	.word	0x200520f6
 800348c:	20202018 	.word	0x20202018
 8003490:	1b          	.byte	0x1b
 8003491:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003492:	6863      	ldr	r3, [r4, #4]
 8003494:	0858      	lsrs	r0, r3, #1
 8003496:	4b26      	ldr	r3, [pc, #152]	; (8003530 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003498:	18c0      	adds	r0, r0, r3
 800349a:	6861      	ldr	r1, [r4, #4]
 800349c:	f7fc fe50 	bl	8000140 <__udivsi3>
 80034a0:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80034a2:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 80034a4:	220f      	movs	r2, #15
 80034a6:	0019      	movs	r1, r3
 80034a8:	4391      	bics	r1, r2
 80034aa:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034ac:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 80034ae:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80034b0:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 80034b2:	4313      	orrs	r3, r2
 80034b4:	60cb      	str	r3, [r1, #12]
}
 80034b6:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80034b8:	f7ff f9e4 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 80034bc:	e7dc      	b.n	8003478 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80034be:	6863      	ldr	r3, [r4, #4]
 80034c0:	0858      	lsrs	r0, r3, #1
 80034c2:	2380      	movs	r3, #128	; 0x80
 80034c4:	025b      	lsls	r3, r3, #9
 80034c6:	e7e7      	b.n	8003498 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 80034c8:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	e7ea      	b.n	80034a4 <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80034ce:	f7ff faeb 	bl	8002aa8 <HAL_RCC_GetPCLK1Freq>
 80034d2:	6861      	ldr	r1, [r4, #4]
 80034d4:	084b      	lsrs	r3, r1, #1
 80034d6:	1818      	adds	r0, r3, r0
 80034d8:	f7fc fe32 	bl	8000140 <__udivsi3>
 80034dc:	b280      	uxth	r0, r0
 80034de:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80034e0:	2000      	movs	r0, #0
        break;
 80034e2:	e7e8      	b.n	80034b6 <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80034e4:	6861      	ldr	r1, [r4, #4]
 80034e6:	4b13      	ldr	r3, [pc, #76]	; (8003534 <UART_SetConfig+0x130>)
 80034e8:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80034ea:	18c0      	adds	r0, r0, r3
 80034ec:	f7fc fe28 	bl	8000140 <__udivsi3>
 80034f0:	b280      	uxth	r0, r0
 80034f2:	60f0      	str	r0, [r6, #12]
 80034f4:	e7f4      	b.n	80034e0 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80034f6:	f7ff f9c5 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 80034fa:	6861      	ldr	r1, [r4, #4]
 80034fc:	084b      	lsrs	r3, r1, #1
 80034fe:	e7f4      	b.n	80034ea <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	6861      	ldr	r1, [r4, #4]
 8003504:	021b      	lsls	r3, r3, #8
 8003506:	0848      	lsrs	r0, r1, #1
 8003508:	e7ef      	b.n	80034ea <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800350a:	429a      	cmp	r2, r3
 800350c:	d0dc      	beq.n	80034c8 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 800350e:	2001      	movs	r0, #1
  return ret;
 8003510:	e7d1      	b.n	80034b6 <UART_SetConfig+0xb2>
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	40013800 	.word	0x40013800
 8003518:	efff69f3 	.word	0xefff69f3
 800351c:	ffffcfff 	.word	0xffffcfff
 8003520:	fffff4ff 	.word	0xfffff4ff
 8003524:	40021000 	.word	0x40021000
 8003528:	08005dc8 	.word	0x08005dc8
 800352c:	40004400 	.word	0x40004400
 8003530:	00f42400 	.word	0x00f42400
 8003534:	007a1200 	.word	0x007a1200

08003538 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003538:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800353a:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800353c:	07da      	lsls	r2, r3, #31
 800353e:	d506      	bpl.n	800354e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003540:	6801      	ldr	r1, [r0, #0]
 8003542:	4c28      	ldr	r4, [pc, #160]	; (80035e4 <UART_AdvFeatureConfig+0xac>)
 8003544:	684a      	ldr	r2, [r1, #4]
 8003546:	4022      	ands	r2, r4
 8003548:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800354a:	4322      	orrs	r2, r4
 800354c:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800354e:	079a      	lsls	r2, r3, #30
 8003550:	d506      	bpl.n	8003560 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003552:	6801      	ldr	r1, [r0, #0]
 8003554:	4c24      	ldr	r4, [pc, #144]	; (80035e8 <UART_AdvFeatureConfig+0xb0>)
 8003556:	684a      	ldr	r2, [r1, #4]
 8003558:	4022      	ands	r2, r4
 800355a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800355c:	4322      	orrs	r2, r4
 800355e:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003560:	075a      	lsls	r2, r3, #29
 8003562:	d506      	bpl.n	8003572 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003564:	6801      	ldr	r1, [r0, #0]
 8003566:	4c21      	ldr	r4, [pc, #132]	; (80035ec <UART_AdvFeatureConfig+0xb4>)
 8003568:	684a      	ldr	r2, [r1, #4]
 800356a:	4022      	ands	r2, r4
 800356c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800356e:	4322      	orrs	r2, r4
 8003570:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003572:	071a      	lsls	r2, r3, #28
 8003574:	d506      	bpl.n	8003584 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003576:	6801      	ldr	r1, [r0, #0]
 8003578:	4c1d      	ldr	r4, [pc, #116]	; (80035f0 <UART_AdvFeatureConfig+0xb8>)
 800357a:	684a      	ldr	r2, [r1, #4]
 800357c:	4022      	ands	r2, r4
 800357e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003580:	4322      	orrs	r2, r4
 8003582:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003584:	06da      	lsls	r2, r3, #27
 8003586:	d506      	bpl.n	8003596 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003588:	6801      	ldr	r1, [r0, #0]
 800358a:	4c1a      	ldr	r4, [pc, #104]	; (80035f4 <UART_AdvFeatureConfig+0xbc>)
 800358c:	688a      	ldr	r2, [r1, #8]
 800358e:	4022      	ands	r2, r4
 8003590:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003592:	4322      	orrs	r2, r4
 8003594:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003596:	069a      	lsls	r2, r3, #26
 8003598:	d506      	bpl.n	80035a8 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800359a:	6801      	ldr	r1, [r0, #0]
 800359c:	4c16      	ldr	r4, [pc, #88]	; (80035f8 <UART_AdvFeatureConfig+0xc0>)
 800359e:	688a      	ldr	r2, [r1, #8]
 80035a0:	4022      	ands	r2, r4
 80035a2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80035a4:	4322      	orrs	r2, r4
 80035a6:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035a8:	065a      	lsls	r2, r3, #25
 80035aa:	d510      	bpl.n	80035ce <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035ac:	6801      	ldr	r1, [r0, #0]
 80035ae:	4d13      	ldr	r5, [pc, #76]	; (80035fc <UART_AdvFeatureConfig+0xc4>)
 80035b0:	684a      	ldr	r2, [r1, #4]
 80035b2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80035b4:	402a      	ands	r2, r5
 80035b6:	4322      	orrs	r2, r4
 80035b8:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035ba:	2280      	movs	r2, #128	; 0x80
 80035bc:	0352      	lsls	r2, r2, #13
 80035be:	4294      	cmp	r4, r2
 80035c0:	d105      	bne.n	80035ce <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035c2:	684a      	ldr	r2, [r1, #4]
 80035c4:	4c0e      	ldr	r4, [pc, #56]	; (8003600 <UART_AdvFeatureConfig+0xc8>)
 80035c6:	4022      	ands	r2, r4
 80035c8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80035ca:	4322      	orrs	r2, r4
 80035cc:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035ce:	061b      	lsls	r3, r3, #24
 80035d0:	d506      	bpl.n	80035e0 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035d2:	6802      	ldr	r2, [r0, #0]
 80035d4:	490b      	ldr	r1, [pc, #44]	; (8003604 <UART_AdvFeatureConfig+0xcc>)
 80035d6:	6853      	ldr	r3, [r2, #4]
 80035d8:	400b      	ands	r3, r1
 80035da:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80035dc:	430b      	orrs	r3, r1
 80035de:	6053      	str	r3, [r2, #4]
}
 80035e0:	bd30      	pop	{r4, r5, pc}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	fffdffff 	.word	0xfffdffff
 80035e8:	fffeffff 	.word	0xfffeffff
 80035ec:	fffbffff 	.word	0xfffbffff
 80035f0:	ffff7fff 	.word	0xffff7fff
 80035f4:	ffffefff 	.word	0xffffefff
 80035f8:	ffffdfff 	.word	0xffffdfff
 80035fc:	ffefffff 	.word	0xffefffff
 8003600:	ff9fffff 	.word	0xff9fffff
 8003604:	fff7ffff 	.word	0xfff7ffff

08003608 <UART_WaitOnFlagUntilTimeout>:
{
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	0004      	movs	r4, r0
 800360c:	000e      	movs	r6, r1
 800360e:	0015      	movs	r5, r2
 8003610:	001f      	movs	r7, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003612:	6822      	ldr	r2, [r4, #0]
 8003614:	69d3      	ldr	r3, [r2, #28]
 8003616:	4033      	ands	r3, r6
 8003618:	1b9b      	subs	r3, r3, r6
 800361a:	4259      	negs	r1, r3
 800361c:	414b      	adcs	r3, r1
 800361e:	42ab      	cmp	r3, r5
 8003620:	d001      	beq.n	8003626 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003622:	2000      	movs	r0, #0
 8003624:	e018      	b.n	8003658 <UART_WaitOnFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8003626:	9b06      	ldr	r3, [sp, #24]
 8003628:	3301      	adds	r3, #1
 800362a:	d0f3      	beq.n	8003614 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800362c:	9b06      	ldr	r3, [sp, #24]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d113      	bne.n	800365a <UART_WaitOnFlagUntilTimeout+0x52>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003632:	6823      	ldr	r3, [r4, #0]
 8003634:	490c      	ldr	r1, [pc, #48]	; (8003668 <UART_WaitOnFlagUntilTimeout+0x60>)
 8003636:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8003638:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800363a:	400a      	ands	r2, r1
 800363c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	31a3      	adds	r1, #163	; 0xa3
 8003642:	31ff      	adds	r1, #255	; 0xff
 8003644:	438a      	bics	r2, r1
 8003646:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003648:	0022      	movs	r2, r4
 800364a:	2320      	movs	r3, #32
 800364c:	3269      	adds	r2, #105	; 0x69
 800364e:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8003650:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8003652:	2300      	movs	r3, #0
 8003654:	3468      	adds	r4, #104	; 0x68
 8003656:	7023      	strb	r3, [r4, #0]
}
 8003658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800365a:	f7fc fe27 	bl	80002ac <HAL_GetTick>
 800365e:	9b06      	ldr	r3, [sp, #24]
 8003660:	1bc0      	subs	r0, r0, r7
 8003662:	4283      	cmp	r3, r0
 8003664:	d2d5      	bcs.n	8003612 <UART_WaitOnFlagUntilTimeout+0xa>
 8003666:	e7e4      	b.n	8003632 <UART_WaitOnFlagUntilTimeout+0x2a>
 8003668:	fffffe5f 	.word	0xfffffe5f

0800366c <UART_CheckIdleState>:
{
 800366c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800366e:	2600      	movs	r6, #0
{
 8003670:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003672:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8003674:	f7fc fe1a 	bl	80002ac <HAL_GetTick>
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 8003678:	4a16      	ldr	r2, [pc, #88]	; (80036d4 <UART_CheckIdleState+0x68>)
 800367a:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800367c:	0005      	movs	r5, r0
  if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
 800367e:	4293      	cmp	r3, r2
 8003680:	d008      	beq.n	8003694 <UART_CheckIdleState+0x28>
  huart->gState  = HAL_UART_STATE_READY;
 8003682:	0022      	movs	r2, r4
 8003684:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003686:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8003688:	3269      	adds	r2, #105	; 0x69
  __HAL_UNLOCK(huart);
 800368a:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 800368c:	7013      	strb	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800368e:	7053      	strb	r3, [r2, #1]
  __HAL_UNLOCK(huart);
 8003690:	7020      	strb	r0, [r4, #0]
}
 8003692:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	071b      	lsls	r3, r3, #28
 8003698:	d40f      	bmi.n	80036ba <UART_CheckIdleState+0x4e>
    if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	075b      	lsls	r3, r3, #29
 80036a0:	d5ef      	bpl.n	8003682 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036a2:	2180      	movs	r1, #128	; 0x80
 80036a4:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <UART_CheckIdleState+0x6c>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	03c9      	lsls	r1, r1, #15
 80036ac:	002b      	movs	r3, r5
 80036ae:	0020      	movs	r0, r4
 80036b0:	f7ff ffaa 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 80036b4:	2800      	cmp	r0, #0
 80036b6:	d10b      	bne.n	80036d0 <UART_CheckIdleState+0x64>
 80036b8:	e7e3      	b.n	8003682 <UART_CheckIdleState+0x16>
      if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036ba:	2180      	movs	r1, #128	; 0x80
 80036bc:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <UART_CheckIdleState+0x6c>)
 80036be:	0032      	movs	r2, r6
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	0389      	lsls	r1, r1, #14
 80036c4:	0003      	movs	r3, r0
 80036c6:	0020      	movs	r0, r4
 80036c8:	f7ff ff9e 	bl	8003608 <UART_WaitOnFlagUntilTimeout>
 80036cc:	2800      	cmp	r0, #0
 80036ce:	d0e4      	beq.n	800369a <UART_CheckIdleState+0x2e>
        return HAL_TIMEOUT;
 80036d0:	2003      	movs	r0, #3
 80036d2:	e7de      	b.n	8003692 <UART_CheckIdleState+0x26>
 80036d4:	40013800 	.word	0x40013800
 80036d8:	01ffffff 	.word	0x01ffffff

080036dc <HAL_UART_Init>:
{
 80036dc:	b570      	push	{r4, r5, r6, lr}
 80036de:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 80036e0:	d101      	bne.n	80036e6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80036e2:	2001      	movs	r0, #1
}
 80036e4:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 80036e6:	0005      	movs	r5, r0
 80036e8:	3569      	adds	r5, #105	; 0x69
 80036ea:	782b      	ldrb	r3, [r5, #0]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d104      	bne.n	80036fc <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 80036f2:	0002      	movs	r2, r0
 80036f4:	3268      	adds	r2, #104	; 0x68
 80036f6:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80036f8:	f001 ff40 	bl	800557c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80036fc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80036fe:	2101      	movs	r1, #1
 8003700:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003702:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003704:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003706:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8003708:	438b      	bics	r3, r1
 800370a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800370c:	f7ff fe7a 	bl	8003404 <UART_SetConfig>
 8003710:	2801      	cmp	r0, #1
 8003712:	d0e6      	beq.n	80036e2 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003716:	2b00      	cmp	r3, #0
 8003718:	d002      	beq.n	8003720 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 800371a:	0020      	movs	r0, r4
 800371c:	f7ff ff0c 	bl	8003538 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003720:	6823      	ldr	r3, [r4, #0]
 8003722:	4908      	ldr	r1, [pc, #32]	; (8003744 <HAL_UART_Init+0x68>)
 8003724:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003726:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003728:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800372a:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800372c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	438a      	bics	r2, r1
 8003732:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003734:	2201      	movs	r2, #1
 8003736:	6819      	ldr	r1, [r3, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800373c:	f7ff ff96 	bl	800366c <UART_CheckIdleState>
 8003740:	e7d0      	b.n	80036e4 <HAL_UART_Init+0x8>
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	ffffb7ff 	.word	0xffffb7ff

08003748 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003748:	0003      	movs	r3, r0
{
 800374a:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800374c:	3369      	adds	r3, #105	; 0x69
 800374e:	781b      	ldrb	r3, [r3, #0]
{
 8003750:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8003752:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003754:	2b21      	cmp	r3, #33	; 0x21
 8003756:	d10f      	bne.n	8003778 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8003758:	0014      	movs	r4, r2
 800375a:	3452      	adds	r4, #82	; 0x52
 800375c:	8823      	ldrh	r3, [r4, #0]
 800375e:	6811      	ldr	r1, [r2, #0]
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d109      	bne.n	800377a <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003766:	680a      	ldr	r2, [r1, #0]
 8003768:	307e      	adds	r0, #126	; 0x7e
 800376a:	4382      	bics	r2, r0
 800376c:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800376e:	2240      	movs	r2, #64	; 0x40
 8003770:	6808      	ldr	r0, [r1, #0]
 8003772:	4302      	orrs	r2, r0
 8003774:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8003776:	2000      	movs	r0, #0
  }
}
 8003778:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800377a:	2080      	movs	r0, #128	; 0x80
 800377c:	6895      	ldr	r5, [r2, #8]
 800377e:	0140      	lsls	r0, r0, #5
 8003780:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003782:	4285      	cmp	r5, r0
 8003784:	d10d      	bne.n	80037a2 <UART_Transmit_IT+0x5a>
 8003786:	6910      	ldr	r0, [r2, #16]
 8003788:	2800      	cmp	r0, #0
 800378a:	d10a      	bne.n	80037a2 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800378c:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 800378e:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003790:	05c0      	lsls	r0, r0, #23
 8003792:	0dc0      	lsrs	r0, r0, #23
 8003794:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8003796:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8003798:	8823      	ldrh	r3, [r4, #0]
 800379a:	3b01      	subs	r3, #1
 800379c:	b29b      	uxth	r3, r3
 800379e:	8023      	strh	r3, [r4, #0]
 80037a0:	e7e9      	b.n	8003776 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80037a2:	1c58      	adds	r0, r3, #1
 80037a4:	64d0      	str	r0, [r2, #76]	; 0x4c
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	850b      	strh	r3, [r1, #40]	; 0x28
 80037aa:	e7f5      	b.n	8003798 <UART_Transmit_IT+0x50>

080037ac <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037ac:	2140      	movs	r1, #64	; 0x40
 80037ae:	6802      	ldr	r2, [r0, #0]
{
 80037b0:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80037b2:	6813      	ldr	r3, [r2, #0]
 80037b4:	438b      	bics	r3, r1
 80037b6:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037b8:	0003      	movs	r3, r0
 80037ba:	2220      	movs	r2, #32
 80037bc:	3369      	adds	r3, #105	; 0x69
 80037be:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 80037c0:	f001 f99e 	bl	8004b00 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80037c4:	2000      	movs	r0, #0
 80037c6:	bd10      	pop	{r4, pc}

080037c8 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037c8:	0002      	movs	r2, r0
{
 80037ca:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80037cc:	326a      	adds	r2, #106	; 0x6a
 80037ce:	7811      	ldrb	r1, [r2, #0]
 80037d0:	6803      	ldr	r3, [r0, #0]
 80037d2:	2922      	cmp	r1, #34	; 0x22
 80037d4:	d12d      	bne.n	8003832 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 80037d6:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037d8:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 80037da:	315c      	adds	r1, #92	; 0x5c
 80037dc:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80037de:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037e0:	0164      	lsls	r4, r4, #5
 80037e2:	4029      	ands	r1, r5
 80037e4:	6885      	ldr	r5, [r0, #8]
 80037e6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80037e8:	42a5      	cmp	r5, r4
 80037ea:	d11e      	bne.n	800382a <UART_Receive_IT+0x62>
 80037ec:	6904      	ldr	r4, [r0, #16]
 80037ee:	2c00      	cmp	r4, #0
 80037f0:	d11b      	bne.n	800382a <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 80037f2:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 80037f4:	3302      	adds	r3, #2
 80037f6:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 80037f8:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 80037fa:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 80037fc:	315a      	adds	r1, #90	; 0x5a
 80037fe:	880b      	ldrh	r3, [r1, #0]
 8003800:	3b01      	subs	r3, #1
 8003802:	b29b      	uxth	r3, r3
 8003804:	800b      	strh	r3, [r1, #0]
 8003806:	42a3      	cmp	r3, r4
 8003808:	d10d      	bne.n	8003826 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800380a:	6803      	ldr	r3, [r0, #0]
 800380c:	4d0c      	ldr	r5, [pc, #48]	; (8003840 <UART_Receive_IT+0x78>)
 800380e:	6819      	ldr	r1, [r3, #0]
 8003810:	4029      	ands	r1, r5
 8003812:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003814:	6899      	ldr	r1, [r3, #8]
 8003816:	3523      	adds	r5, #35	; 0x23
 8003818:	35ff      	adds	r5, #255	; 0xff
 800381a:	43a9      	bics	r1, r5
 800381c:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800381e:	2320      	movs	r3, #32
 8003820:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8003822:	f001 f98f 	bl	8004b44 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8003826:	0020      	movs	r0, r4
 8003828:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800382a:	1c5c      	adds	r4, r3, #1
 800382c:	6544      	str	r4, [r0, #84]	; 0x54
 800382e:	7019      	strb	r1, [r3, #0]
 8003830:	e7e2      	b.n	80037f8 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003832:	2208      	movs	r2, #8
 8003834:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8003836:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003838:	430a      	orrs	r2, r1
 800383a:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800383c:	e7f3      	b.n	8003826 <UART_Receive_IT+0x5e>
 800383e:	46c0      	nop			; (mov r8, r8)
 8003840:	fffffedf 	.word	0xfffffedf

08003844 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8003844:	210f      	movs	r1, #15
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003846:	6802      	ldr	r2, [r0, #0]
{
 8003848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800384a:	69d3      	ldr	r3, [r2, #28]
{
 800384c:	0004      	movs	r4, r0
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800384e:	4019      	ands	r1, r3
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003850:	6810      	ldr	r0, [r2, #0]
  if (errorflags == RESET)
 8003852:	d108      	bne.n	8003866 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003854:	2520      	movs	r5, #32
 8003856:	422b      	tst	r3, r5
 8003858:	d005      	beq.n	8003866 <HAL_UART_IRQHandler+0x22>
 800385a:	4228      	tst	r0, r5
 800385c:	d003      	beq.n	8003866 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 800385e:	0020      	movs	r0, r4
 8003860:	f7ff ffb2 	bl	80037c8 <UART_Receive_IT>
}
 8003864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8003866:	6896      	ldr	r6, [r2, #8]
  if(   (errorflags != RESET)
 8003868:	2900      	cmp	r1, #0
 800386a:	d061      	beq.n	8003930 <HAL_UART_IRQHandler+0xec>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800386c:	2101      	movs	r1, #1
 800386e:	0035      	movs	r5, r6
 8003870:	400d      	ands	r5, r1
 8003872:	d103      	bne.n	800387c <HAL_UART_IRQHandler+0x38>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8003874:	2790      	movs	r7, #144	; 0x90
 8003876:	007f      	lsls	r7, r7, #1
 8003878:	4238      	tst	r0, r7
 800387a:	d059      	beq.n	8003930 <HAL_UART_IRQHandler+0xec>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800387c:	420b      	tst	r3, r1
 800387e:	d005      	beq.n	800388c <HAL_UART_IRQHandler+0x48>
 8003880:	05c6      	lsls	r6, r0, #23
 8003882:	d503      	bpl.n	800388c <HAL_UART_IRQHandler+0x48>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8003884:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003886:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8003888:	4331      	orrs	r1, r6
 800388a:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800388c:	2102      	movs	r1, #2
 800388e:	420b      	tst	r3, r1
 8003890:	d006      	beq.n	80038a0 <HAL_UART_IRQHandler+0x5c>
 8003892:	2d00      	cmp	r5, #0
 8003894:	d004      	beq.n	80038a0 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8003896:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003898:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 800389a:	1849      	adds	r1, r1, r1
 800389c:	4331      	orrs	r1, r6
 800389e:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038a0:	2104      	movs	r1, #4
 80038a2:	420b      	tst	r3, r1
 80038a4:	d006      	beq.n	80038b4 <HAL_UART_IRQHandler+0x70>
 80038a6:	2d00      	cmp	r5, #0
 80038a8:	d004      	beq.n	80038b4 <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80038aa:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038ac:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 80038ae:	3902      	subs	r1, #2
 80038b0:	4331      	orrs	r1, r6
 80038b2:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80038b4:	0719      	lsls	r1, r3, #28
 80038b6:	d508      	bpl.n	80038ca <HAL_UART_IRQHandler+0x86>
 80038b8:	0681      	lsls	r1, r0, #26
 80038ba:	d401      	bmi.n	80038c0 <HAL_UART_IRQHandler+0x7c>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80038bc:	2d00      	cmp	r5, #0
 80038be:	d004      	beq.n	80038ca <HAL_UART_IRQHandler+0x86>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80038c0:	2108      	movs	r1, #8
 80038c2:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038c4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80038c6:	4311      	orrs	r1, r2
 80038c8:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038ca:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80038cc:	2a00      	cmp	r2, #0
 80038ce:	d0c9      	beq.n	8003864 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038d0:	2220      	movs	r2, #32
 80038d2:	4213      	tst	r3, r2
 80038d4:	d004      	beq.n	80038e0 <HAL_UART_IRQHandler+0x9c>
 80038d6:	4210      	tst	r0, r2
 80038d8:	d002      	beq.n	80038e0 <HAL_UART_IRQHandler+0x9c>
        UART_Receive_IT(huart);
 80038da:	0020      	movs	r0, r4
 80038dc:	f7ff ff74 	bl	80037c8 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80038e0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 80038e2:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80038e4:	071b      	lsls	r3, r3, #28
 80038e6:	d404      	bmi.n	80038f2 <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	689d      	ldr	r5, [r3, #8]
 80038ec:	2340      	movs	r3, #64	; 0x40
 80038ee:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80038f0:	d01a      	beq.n	8003928 <HAL_UART_IRQHandler+0xe4>
        UART_EndRxTransfer(huart);
 80038f2:	f7ff fc33 	bl	800315c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f6:	2140      	movs	r1, #64	; 0x40
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	689a      	ldr	r2, [r3, #8]
 80038fc:	420a      	tst	r2, r1
 80038fe:	d00f      	beq.n	8003920 <HAL_UART_IRQHandler+0xdc>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003900:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003902:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003904:	438a      	bics	r2, r1
 8003906:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8003908:	2800      	cmp	r0, #0
 800390a:	d009      	beq.n	8003920 <HAL_UART_IRQHandler+0xdc>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800390c:	4b1a      	ldr	r3, [pc, #104]	; (8003978 <HAL_UART_IRQHandler+0x134>)
 800390e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003910:	f7fd fa54 	bl	8000dbc <HAL_DMA_Abort_IT>
 8003914:	2800      	cmp	r0, #0
 8003916:	d0a5      	beq.n	8003864 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003918:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800391a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800391c:	4798      	blx	r3
 800391e:	e7a1      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8003920:	0020      	movs	r0, r4
 8003922:	f001 f8ef 	bl	8004b04 <HAL_UART_ErrorCallback>
 8003926:	e79d      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8003928:	f001 f8ec 	bl	8004b04 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	66e5      	str	r5, [r4, #108]	; 0x6c
 800392e:	e799      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8003930:	2180      	movs	r1, #128	; 0x80
 8003932:	0349      	lsls	r1, r1, #13
 8003934:	420b      	tst	r3, r1
 8003936:	d00b      	beq.n	8003950 <HAL_UART_IRQHandler+0x10c>
 8003938:	0275      	lsls	r5, r6, #9
 800393a:	d509      	bpl.n	8003950 <HAL_UART_IRQHandler+0x10c>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800393c:	6211      	str	r1, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 800393e:	0022      	movs	r2, r4
 8003940:	2320      	movs	r3, #32
 8003942:	3269      	adds	r2, #105	; 0x69
 8003944:	7013      	strb	r3, [r2, #0]
    HAL_UARTEx_WakeupCallback(huart);
 8003946:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8003948:	7053      	strb	r3, [r2, #1]
    HAL_UARTEx_WakeupCallback(huart);
 800394a:	f000 f817 	bl	800397c <HAL_UARTEx_WakeupCallback>
    return;
 800394e:	e789      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003950:	2280      	movs	r2, #128	; 0x80
 8003952:	4213      	tst	r3, r2
 8003954:	d005      	beq.n	8003962 <HAL_UART_IRQHandler+0x11e>
 8003956:	4210      	tst	r0, r2
 8003958:	d003      	beq.n	8003962 <HAL_UART_IRQHandler+0x11e>
    UART_Transmit_IT(huart);
 800395a:	0020      	movs	r0, r4
 800395c:	f7ff fef4 	bl	8003748 <UART_Transmit_IT>
    return;
 8003960:	e780      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003962:	2240      	movs	r2, #64	; 0x40
 8003964:	4213      	tst	r3, r2
 8003966:	d100      	bne.n	800396a <HAL_UART_IRQHandler+0x126>
 8003968:	e77c      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
 800396a:	4210      	tst	r0, r2
 800396c:	d100      	bne.n	8003970 <HAL_UART_IRQHandler+0x12c>
 800396e:	e779      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8003970:	0020      	movs	r0, r4
 8003972:	f7ff ff1b 	bl	80037ac <UART_EndTransmit_IT>
    return;
 8003976:	e775      	b.n	8003864 <HAL_UART_IRQHandler+0x20>
 8003978:	080033ef 	.word	0x080033ef

0800397c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800397c:	4770      	bx	lr

0800397e <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800397e:	2386      	movs	r3, #134	; 0x86
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	58c3      	ldr	r3, [r0, r3]
  
  if(pdev->pClassData != NULL)
 8003984:	2b00      	cmp	r3, #0
 8003986:	d005      	beq.n	8003994 <USBD_CDC_DataIn+0x16>
  {
    
    hcdc->TxState = 0;
 8003988:	2100      	movs	r1, #0
 800398a:	2285      	movs	r2, #133	; 0x85
 800398c:	0092      	lsls	r2, r2, #2
 800398e:	5099      	str	r1, [r3, r2]

    return USBD_OK;
 8003990:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8003992:	4770      	bx	lr
    return USBD_FAIL;
 8003994:	2002      	movs	r0, #2
 8003996:	e7fc      	b.n	8003992 <USBD_CDC_DataIn+0x14>

08003998 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003998:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800399a:	2386      	movs	r3, #134	; 0x86
 800399c:	009b      	lsls	r3, r3, #2
 800399e:	58c4      	ldr	r4, [r0, r3]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 80039a0:	3304      	adds	r3, #4
 80039a2:	58c3      	ldr	r3, [r0, r3]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00d      	beq.n	80039c4 <USBD_CDC_EP0_RxReady+0x2c>
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	0092      	lsls	r2, r2, #2
 80039ac:	5ca0      	ldrb	r0, [r4, r2]
 80039ae:	28ff      	cmp	r0, #255	; 0xff
 80039b0:	d008      	beq.n	80039c4 <USBD_CDC_EP0_RxReady+0x2c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <USBD_CDC_EP0_RxReady+0x30>)
 80039b6:	5ca2      	ldrb	r2, [r4, r2]
 80039b8:	0021      	movs	r1, r4
 80039ba:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 80039bc:	22ff      	movs	r2, #255	; 0xff
 80039be:	2380      	movs	r3, #128	; 0x80
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	54e2      	strb	r2, [r4, r3]
      
  }
  return USBD_OK;
}
 80039c4:	2000      	movs	r0, #0
 80039c6:	bd10      	pop	{r4, pc}
 80039c8:	00000201 	.word	0x00000201

080039cc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 80039cc:	2343      	movs	r3, #67	; 0x43
 80039ce:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80039d0:	4800      	ldr	r0, [pc, #0]	; (80039d4 <USBD_CDC_GetFSCfgDesc+0x8>)
 80039d2:	4770      	bx	lr
 80039d4:	20000038 	.word	0x20000038

080039d8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 80039d8:	2343      	movs	r3, #67	; 0x43
 80039da:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80039dc:	4800      	ldr	r0, [pc, #0]	; (80039e0 <USBD_CDC_GetHSCfgDesc+0x8>)
 80039de:	4770      	bx	lr
 80039e0:	2000007c 	.word	0x2000007c

080039e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80039e4:	2343      	movs	r3, #67	; 0x43
 80039e6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80039e8:	4800      	ldr	r0, [pc, #0]	; (80039ec <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80039ea:	4770      	bx	lr
 80039ec:	200000cc 	.word	0x200000cc

080039f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80039f0:	230a      	movs	r3, #10
 80039f2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80039f4:	4800      	ldr	r0, [pc, #0]	; (80039f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80039f6:	4770      	bx	lr
 80039f8:	200000c0 	.word	0x200000c0

080039fc <USBD_CDC_DataOut>:
{      
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003a00:	2686      	movs	r6, #134	; 0x86
 8003a02:	00b6      	lsls	r6, r6, #2
 8003a04:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003a06:	f002 f8dc 	bl	8005bc2 <USBD_LL_GetRxDataSize>
 8003a0a:	2383      	movs	r3, #131	; 0x83
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	50e8      	str	r0, [r5, r3]
  if(pdev->pClassData != NULL)
 8003a10:	59a3      	ldr	r3, [r4, r6]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00b      	beq.n	8003a2e <USBD_CDC_DataOut+0x32>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003a16:	2387      	movs	r3, #135	; 0x87
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	58e3      	ldr	r3, [r4, r3]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	2283      	movs	r2, #131	; 0x83
 8003a20:	0092      	lsls	r2, r2, #2
 8003a22:	18a9      	adds	r1, r5, r2
 8003a24:	3a08      	subs	r2, #8
 8003a26:	58a8      	ldr	r0, [r5, r2]
 8003a28:	4798      	blx	r3
    return USBD_OK;
 8003a2a:	2000      	movs	r0, #0
}
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8003a2e:	2002      	movs	r0, #2
 8003a30:	e7fc      	b.n	8003a2c <USBD_CDC_DataOut+0x30>
	...

08003a34 <USBD_CDC_Setup>:
{
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	0005      	movs	r5, r0
 8003a38:	000c      	movs	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003a3a:	2386      	movs	r3, #134	; 0x86
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	58c6      	ldr	r6, [r0, r3]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003a40:	7809      	ldrb	r1, [r1, #0]
 8003a42:	3bb9      	subs	r3, #185	; 0xb9
 8003a44:	3bff      	subs	r3, #255	; 0xff
 8003a46:	400b      	ands	r3, r1
 8003a48:	d029      	beq.n	8003a9e <USBD_CDC_Setup+0x6a>
 8003a4a:	2b20      	cmp	r3, #32
 8003a4c:	d12a      	bne.n	8003aa4 <USBD_CDC_Setup+0x70>
    if (req->wLength)
 8003a4e:	88e2      	ldrh	r2, [r4, #6]
 8003a50:	2a00      	cmp	r2, #0
 8003a52:	d01b      	beq.n	8003a8c <USBD_CDC_Setup+0x58>
      if (req->bmRequest & 0x80)
 8003a54:	b249      	sxtb	r1, r1
 8003a56:	2900      	cmp	r1, #0
 8003a58:	db0b      	blt.n	8003a72 <USBD_CDC_Setup+0x3e>
        hcdc->CmdOpCode = req->bRequest;
 8003a5a:	7862      	ldrb	r2, [r4, #1]
 8003a5c:	2380      	movs	r3, #128	; 0x80
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	54f2      	strb	r2, [r6, r3]
        hcdc->CmdLength = req->wLength;
 8003a62:	88e2      	ldrh	r2, [r4, #6]
 8003a64:	4b13      	ldr	r3, [pc, #76]	; (8003ab4 <USBD_CDC_Setup+0x80>)
 8003a66:	54f2      	strb	r2, [r6, r3]
        USBD_CtlPrepareRx (pdev, 
 8003a68:	88e2      	ldrh	r2, [r4, #6]
 8003a6a:	0031      	movs	r1, r6
 8003a6c:	f000 fd1e 	bl	80044ac <USBD_CtlPrepareRx>
 8003a70:	e018      	b.n	8003aa4 <USBD_CDC_Setup+0x70>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003a72:	33fd      	adds	r3, #253	; 0xfd
 8003a74:	33ff      	adds	r3, #255	; 0xff
 8003a76:	58c3      	ldr	r3, [r0, r3]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	7860      	ldrb	r0, [r4, #1]
 8003a7c:	0031      	movs	r1, r6
 8003a7e:	4798      	blx	r3
          USBD_CtlSendData (pdev, 
 8003a80:	88e2      	ldrh	r2, [r4, #6]
 8003a82:	0031      	movs	r1, r6
 8003a84:	0028      	movs	r0, r5
 8003a86:	f000 fcfb 	bl	8004480 <USBD_CtlSendData>
 8003a8a:	e00b      	b.n	8003aa4 <USBD_CDC_Setup+0x70>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003a8c:	2387      	movs	r3, #135	; 0x87
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	58c3      	ldr	r3, [r0, r3]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	7860      	ldrb	r0, [r4, #1]
 8003a96:	2200      	movs	r2, #0
 8003a98:	0021      	movs	r1, r4
 8003a9a:	4798      	blx	r3
 8003a9c:	e002      	b.n	8003aa4 <USBD_CDC_Setup+0x70>
    switch (req->bRequest)
 8003a9e:	7863      	ldrb	r3, [r4, #1]
 8003aa0:	2b0a      	cmp	r3, #10
 8003aa2:	d001      	beq.n	8003aa8 <USBD_CDC_Setup+0x74>
}
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	bd70      	pop	{r4, r5, r6, pc}
      USBD_CtlSendData (pdev,
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4903      	ldr	r1, [pc, #12]	; (8003ab8 <USBD_CDC_Setup+0x84>)
 8003aac:	f000 fce8 	bl	8004480 <USBD_CtlSendData>
      break;
 8003ab0:	e7f8      	b.n	8003aa4 <USBD_CDC_Setup+0x70>
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	00000201 	.word	0x00000201
 8003ab8:	2000017c 	.word	0x2000017c

08003abc <USBD_CDC_DeInit>:
{
 8003abc:	b570      	push	{r4, r5, r6, lr}
 8003abe:	0004      	movs	r4, r0
  USBD_LL_CloseEP(pdev,
 8003ac0:	2181      	movs	r1, #129	; 0x81
 8003ac2:	f002 f804 	bl	8005ace <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	0020      	movs	r0, r4
 8003aca:	f002 f800 	bl	8005ace <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003ace:	2182      	movs	r1, #130	; 0x82
 8003ad0:	0020      	movs	r0, r4
 8003ad2:	f001 fffc 	bl	8005ace <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8003ad6:	2386      	movs	r3, #134	; 0x86
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	58e3      	ldr	r3, [r4, r3]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d00b      	beq.n	8003af8 <USBD_CDC_DeInit+0x3c>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003ae0:	2387      	movs	r3, #135	; 0x87
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	58e3      	ldr	r3, [r4, r3]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003aea:	2586      	movs	r5, #134	; 0x86
 8003aec:	00ad      	lsls	r5, r5, #2
 8003aee:	5960      	ldr	r0, [r4, r5]
 8003af0:	f002 f872 	bl	8005bd8 <USBD_static_free>
    pdev->pClassData = NULL;
 8003af4:	2300      	movs	r3, #0
 8003af6:	5163      	str	r3, [r4, r5]
}
 8003af8:	2000      	movs	r0, #0
 8003afa:	bd70      	pop	{r4, r5, r6, pc}

08003afc <USBD_CDC_Init>:
{
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	0004      	movs	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003b00:	7c03      	ldrb	r3, [r0, #16]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d134      	bne.n	8003b70 <USBD_CDC_Init+0x74>
    USBD_LL_OpenEP(pdev,
 8003b06:	2580      	movs	r5, #128	; 0x80
 8003b08:	00ad      	lsls	r5, r5, #2
 8003b0a:	002b      	movs	r3, r5
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	2181      	movs	r1, #129	; 0x81
 8003b10:	f001 ffca 	bl	8005aa8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003b14:	002b      	movs	r3, r5
 8003b16:	2202      	movs	r2, #2
 8003b18:	2101      	movs	r1, #1
 8003b1a:	0020      	movs	r0, r4
 8003b1c:	f001 ffc4 	bl	8005aa8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8003b20:	2308      	movs	r3, #8
 8003b22:	2203      	movs	r2, #3
 8003b24:	2182      	movs	r1, #130	; 0x82
 8003b26:	0020      	movs	r0, r4
 8003b28:	f001 ffbe 	bl	8005aa8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8003b2c:	2087      	movs	r0, #135	; 0x87
 8003b2e:	0080      	lsls	r0, r0, #2
 8003b30:	f002 f84e 	bl	8005bd0 <USBD_static_malloc>
 8003b34:	0005      	movs	r5, r0
 8003b36:	2386      	movs	r3, #134	; 0x86
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	50e0      	str	r0, [r4, r3]
  if(pdev->pClassData == NULL)
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	d02d      	beq.n	8003b9c <USBD_CDC_Init+0xa0>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8003b40:	3304      	adds	r3, #4
 8003b42:	58e3      	ldr	r3, [r4, r3]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4798      	blx	r3
    hcdc->TxState =0;
 8003b48:	2300      	movs	r3, #0
 8003b4a:	2285      	movs	r2, #133	; 0x85
 8003b4c:	0092      	lsls	r2, r2, #2
 8003b4e:	50ab      	str	r3, [r5, r2]
    hcdc->RxState =0;
 8003b50:	3204      	adds	r2, #4
 8003b52:	50ab      	str	r3, [r5, r2]
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003b54:	7c23      	ldrb	r3, [r4, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d016      	beq.n	8003b88 <USBD_CDC_Init+0x8c>
      USBD_LL_PrepareReceive(pdev,
 8003b5a:	2381      	movs	r3, #129	; 0x81
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	58ea      	ldr	r2, [r5, r3]
 8003b60:	3bc5      	subs	r3, #197	; 0xc5
 8003b62:	3bff      	subs	r3, #255	; 0xff
 8003b64:	2101      	movs	r1, #1
 8003b66:	0020      	movs	r0, r4
 8003b68:	f002 f81b 	bl	8005ba2 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8003b6c:	2000      	movs	r0, #0
}
 8003b6e:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev,
 8003b70:	2340      	movs	r3, #64	; 0x40
 8003b72:	2202      	movs	r2, #2
 8003b74:	2181      	movs	r1, #129	; 0x81
 8003b76:	f001 ff97 	bl	8005aa8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003b7a:	2340      	movs	r3, #64	; 0x40
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	2101      	movs	r1, #1
 8003b80:	0020      	movs	r0, r4
 8003b82:	f001 ff91 	bl	8005aa8 <USBD_LL_OpenEP>
 8003b86:	e7cb      	b.n	8003b20 <USBD_CDC_Init+0x24>
      USBD_LL_PrepareReceive(pdev,
 8003b88:	2381      	movs	r3, #129	; 0x81
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	58ea      	ldr	r2, [r5, r3]
 8003b8e:	3b04      	subs	r3, #4
 8003b90:	2101      	movs	r1, #1
 8003b92:	0020      	movs	r0, r4
 8003b94:	f002 f805 	bl	8005ba2 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8003b98:	2000      	movs	r0, #0
 8003b9a:	e7e8      	b.n	8003b6e <USBD_CDC_Init+0x72>
    ret = 1; 
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	e7e6      	b.n	8003b6e <USBD_CDC_Init+0x72>

08003ba0 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8003ba0:	2900      	cmp	r1, #0
 8003ba2:	d004      	beq.n	8003bae <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData= fops;
 8003ba4:	2387      	movs	r3, #135	; 0x87
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;    
 8003baa:	2000      	movs	r0, #0
  }
  
  return ret;
}
 8003bac:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8003bae:	2002      	movs	r0, #2
 8003bb0:	e7fc      	b.n	8003bac <USBD_CDC_RegisterInterface+0xc>

08003bb2 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003bb2:	2386      	movs	r3, #134	; 0x86
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	58c3      	ldr	r3, [r0, r3]
  
  hcdc->TxBuffer = pbuff;
 8003bb8:	2082      	movs	r0, #130	; 0x82
 8003bba:	0080      	lsls	r0, r0, #2
 8003bbc:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;  
 8003bbe:	2184      	movs	r1, #132	; 0x84
 8003bc0:	0089      	lsls	r1, r1, #2
 8003bc2:	505a      	str	r2, [r3, r1]
  
  return USBD_OK;  
}
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	4770      	bx	lr

08003bc8 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003bc8:	2386      	movs	r3, #134	; 0x86
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	58c2      	ldr	r2, [r0, r3]
  
  hcdc->RxBuffer = pbuff;
 8003bce:	3b14      	subs	r3, #20
 8003bd0:	50d1      	str	r1, [r2, r3]
  
  return USBD_OK;
}
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	4770      	bx	lr

08003bd6 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8003bd6:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003bd8:	2386      	movs	r3, #134	; 0x86
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	58c2      	ldr	r2, [r0, r3]
  
  if(pdev->pClassData != NULL)
 8003bde:	2a00      	cmp	r2, #0
 8003be0:	d014      	beq.n	8003c0c <USBD_CDC_TransmitPacket+0x36>
  {
    if(hcdc->TxState == 0)
 8003be2:	3b04      	subs	r3, #4
 8003be4:	58d3      	ldr	r3, [r2, r3]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <USBD_CDC_TransmitPacket+0x18>
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8003bea:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8003bec:	bd10      	pop	{r4, pc}
      hcdc->TxState = 1;
 8003bee:	2101      	movs	r1, #1
 8003bf0:	2385      	movs	r3, #133	; 0x85
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	50d1      	str	r1, [r2, r3]
      USBD_LL_Transmit(pdev,
 8003bf6:	3b04      	subs	r3, #4
 8003bf8:	5ad3      	ldrh	r3, [r2, r3]
 8003bfa:	2182      	movs	r1, #130	; 0x82
 8003bfc:	0089      	lsls	r1, r1, #2
 8003bfe:	5852      	ldr	r2, [r2, r1]
 8003c00:	3988      	subs	r1, #136	; 0x88
 8003c02:	39ff      	subs	r1, #255	; 0xff
 8003c04:	f001 ffbd 	bl	8005b82 <USBD_LL_Transmit>
      return USBD_OK;
 8003c08:	2000      	movs	r0, #0
 8003c0a:	e7ef      	b.n	8003bec <USBD_CDC_TransmitPacket+0x16>
    return USBD_FAIL;
 8003c0c:	2002      	movs	r0, #2
 8003c0e:	e7ed      	b.n	8003bec <USBD_CDC_TransmitPacket+0x16>

08003c10 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8003c10:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003c12:	2386      	movs	r3, #134	; 0x86
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	58c3      	ldr	r3, [r0, r3]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d015      	beq.n	8003c48 <USBD_CDC_ReceivePacket+0x38>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003c1c:	7c02      	ldrb	r2, [r0, #16]
 8003c1e:	2a00      	cmp	r2, #0
 8003c20:	d008      	beq.n	8003c34 <USBD_CDC_ReceivePacket+0x24>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003c22:	2281      	movs	r2, #129	; 0x81
 8003c24:	0092      	lsls	r2, r2, #2
 8003c26:	589a      	ldr	r2, [r3, r2]
 8003c28:	2340      	movs	r3, #64	; 0x40
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	f001 ffb9 	bl	8005ba2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8003c30:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8003c32:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8003c34:	2281      	movs	r2, #129	; 0x81
 8003c36:	0092      	lsls	r2, r2, #2
 8003c38:	589a      	ldr	r2, [r3, r2]
 8003c3a:	2380      	movs	r3, #128	; 0x80
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	2101      	movs	r1, #1
 8003c40:	f001 ffaf 	bl	8005ba2 <USBD_LL_PrepareReceive>
    return USBD_OK;
 8003c44:	2000      	movs	r0, #0
 8003c46:	e7f4      	b.n	8003c32 <USBD_CDC_ReceivePacket+0x22>
    return USBD_FAIL;
 8003c48:	2002      	movs	r0, #2
 8003c4a:	e7f2      	b.n	8003c32 <USBD_CDC_ReceivePacket+0x22>

08003c4c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003c4c:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8003c4e:	2800      	cmp	r0, #0
 8003c50:	d016      	beq.n	8003c80 <USBD_Init+0x34>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8003c52:	2385      	movs	r3, #133	; 0x85
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	58c3      	ldr	r3, [r0, r3]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <USBD_Init+0x18>
  {
    pdev->pClass = NULL;
 8003c5c:	2400      	movs	r4, #0
 8003c5e:	2385      	movs	r3, #133	; 0x85
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	50c4      	str	r4, [r0, r3]
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d002      	beq.n	8003c6e <USBD_Init+0x22>
  {
    pdev->pDesc = pdesc;
 8003c68:	2384      	movs	r3, #132	; 0x84
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	50c1      	str	r1, [r0, r3]
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8003c6e:	2101      	movs	r1, #1
 8003c70:	23fe      	movs	r3, #254	; 0xfe
 8003c72:	005b      	lsls	r3, r3, #1
 8003c74:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8003c76:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003c78:	f001 febe 	bl	80059f8 <USBD_LL_Init>
  
  return USBD_OK; 
 8003c7c:	2000      	movs	r0, #0
}
 8003c7e:	bd10      	pop	{r4, pc}
    return USBD_FAIL; 
 8003c80:	2002      	movs	r0, #2
 8003c82:	e7fc      	b.n	8003c7e <USBD_Init+0x32>

08003c84 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8003c84:	2900      	cmp	r1, #0
 8003c86:	d004      	beq.n	8003c92 <USBD_RegisterClass+0xe>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8003c88:	2385      	movs	r3, #133	; 0x85
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 8003c8e:	2000      	movs	r0, #0
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
  }
  
  return status;
}
 8003c90:	4770      	bx	lr
    status = USBD_FAIL; 
 8003c92:	2002      	movs	r0, #2
 8003c94:	e7fc      	b.n	8003c90 <USBD_RegisterClass+0xc>

08003c96 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8003c96:	b510      	push	{r4, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8003c98:	f001 fef6 	bl	8005a88 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	bd10      	pop	{r4, pc}

08003ca0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003ca0:	b510      	push	{r4, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8003ca2:	2385      	movs	r3, #133	; 0x85
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	58c3      	ldr	r3, [r0, r3]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d005      	beq.n	8003cb8 <USBD_SetClassConfig+0x18>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4798      	blx	r3
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d003      	beq.n	8003cbc <USBD_SetClassConfig+0x1c>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8003cb4:	2002      	movs	r0, #2
 8003cb6:	e000      	b.n	8003cba <USBD_SetClassConfig+0x1a>
 8003cb8:	2002      	movs	r0, #2
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8003cba:	bd10      	pop	{r4, pc}
      ret = USBD_OK;
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	e7fc      	b.n	8003cba <USBD_SetClassConfig+0x1a>

08003cc0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003cc0:	b510      	push	{r4, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8003cc2:	2385      	movs	r3, #133	; 0x85
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	58c3      	ldr	r3, [r0, r3]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	4798      	blx	r3
  return USBD_OK;
}
 8003ccc:	2000      	movs	r0, #0
 8003cce:	bd10      	pop	{r4, pc}

08003cd0 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003cd0:	b570      	push	{r4, r5, r6, lr}
 8003cd2:	0004      	movs	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003cd4:	2382      	movs	r3, #130	; 0x82
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	18c5      	adds	r5, r0, r3
 8003cda:	0028      	movs	r0, r5
 8003cdc:	f000 f92f 	bl	8003f3e <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	23fa      	movs	r3, #250	; 0xfa
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	50e2      	str	r2, [r4, r3]
  pdev->ep0_data_len = pdev->request.wLength;
 8003ce8:	4b12      	ldr	r3, [pc, #72]	; (8003d34 <USBD_LL_SetupStage+0x64>)
 8003cea:	5ae2      	ldrh	r2, [r4, r3]
 8003cec:	3b16      	subs	r3, #22
 8003cee:	50e2      	str	r2, [r4, r3]
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003cf0:	3310      	adds	r3, #16
 8003cf2:	5ce1      	ldrb	r1, [r4, r3]
 8003cf4:	3bea      	subs	r3, #234	; 0xea
 8003cf6:	3bff      	subs	r3, #255	; 0xff
 8003cf8:	400b      	ands	r3, r1
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d00f      	beq.n	8003d1e <USBD_LL_SetupStage+0x4e>
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d007      	beq.n	8003d12 <USBD_LL_SetupStage+0x42>
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d010      	beq.n	8003d28 <USBD_LL_SetupStage+0x58>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8003d06:	237f      	movs	r3, #127	; 0x7f
 8003d08:	4399      	bics	r1, r3
 8003d0a:	0020      	movs	r0, r4
 8003d0c:	f001 feef 	bl	8005aee <USBD_LL_StallEP>
    break;
 8003d10:	e003      	b.n	8003d1a <USBD_LL_SetupStage+0x4a>
    USBD_StdDevReq (pdev, &pdev->request);
 8003d12:	0029      	movs	r1, r5
 8003d14:	0020      	movs	r0, r4
 8003d16:	f000 fab7 	bl	8004288 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8003d1a:	2000      	movs	r0, #0
 8003d1c:	bd70      	pop	{r4, r5, r6, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8003d1e:	0029      	movs	r1, r5
 8003d20:	0020      	movs	r0, r4
 8003d22:	f000 fad5 	bl	80042d0 <USBD_StdItfReq>
    break;
 8003d26:	e7f8      	b.n	8003d1a <USBD_LL_SetupStage+0x4a>
    USBD_StdEPReq(pdev, &pdev->request);   
 8003d28:	0029      	movs	r1, r5
 8003d2a:	0020      	movs	r0, r4
 8003d2c:	f000 faee 	bl	800430c <USBD_StdEPReq>
    break;
 8003d30:	e7f3      	b.n	8003d1a <USBD_LL_SetupStage+0x4a>
 8003d32:	46c0      	nop			; (mov r8, r8)
 8003d34:	0000020e 	.word	0x0000020e

08003d38 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003d38:	b510      	push	{r4, lr}
 8003d3a:	0004      	movs	r4, r0
 8003d3c:	0013      	movs	r3, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003d3e:	2900      	cmp	r1, #0
 8003d40:	d128      	bne.n	8003d94 <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003d42:	22fa      	movs	r2, #250	; 0xfa
 8003d44:	0052      	lsls	r2, r2, #1
 8003d46:	5882      	ldr	r2, [r0, r2]
 8003d48:	2a03      	cmp	r2, #3
 8003d4a:	d12e      	bne.n	8003daa <USBD_LL_DataOutStage+0x72>
    {
      if(pep->rem_length > pep->maxpacket)
 8003d4c:	1d42      	adds	r2, r0, #5
 8003d4e:	32ff      	adds	r2, #255	; 0xff
 8003d50:	6891      	ldr	r1, [r2, #8]
 8003d52:	68d2      	ldr	r2, [r2, #12]
 8003d54:	4291      	cmp	r1, r2
 8003d56:	d80e      	bhi.n	8003d76 <USBD_LL_DataOutStage+0x3e>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003d58:	2385      	movs	r3, #133	; 0x85
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	58c3      	ldr	r3, [r0, r3]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d004      	beq.n	8003d6e <USBD_LL_DataOutStage+0x36>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003d64:	22fe      	movs	r2, #254	; 0xfe
 8003d66:	0052      	lsls	r2, r2, #1
 8003d68:	5c82      	ldrb	r2, [r0, r2]
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003d6a:	2a03      	cmp	r2, #3
 8003d6c:	d010      	beq.n	8003d90 <USBD_LL_DataOutStage+0x58>
        {
          pdev->pClass->EP0_RxReady(pdev); 
        }
        USBD_CtlSendStatus(pdev);
 8003d6e:	0020      	movs	r0, r4
 8003d70:	f000 fbb4 	bl	80044dc <USBD_CtlSendStatus>
 8003d74:	e019      	b.n	8003daa <USBD_LL_DataOutStage+0x72>
        pep->rem_length -=  pep->maxpacket;
 8003d76:	1a89      	subs	r1, r1, r2
 8003d78:	3005      	adds	r0, #5
 8003d7a:	30ff      	adds	r0, #255	; 0xff
 8003d7c:	6081      	str	r1, [r0, #8]
                            MIN(pep->rem_length ,pep->maxpacket));
 8003d7e:	428a      	cmp	r2, r1
 8003d80:	d900      	bls.n	8003d84 <USBD_LL_DataOutStage+0x4c>
 8003d82:	000a      	movs	r2, r1
        USBD_CtlContinueRx (pdev, 
 8003d84:	b292      	uxth	r2, r2
 8003d86:	0019      	movs	r1, r3
 8003d88:	0020      	movs	r0, r4
 8003d8a:	f000 fb9f 	bl	80044cc <USBD_CtlContinueRx>
 8003d8e:	e00c      	b.n	8003daa <USBD_LL_DataOutStage+0x72>
          pdev->pClass->EP0_RxReady(pdev); 
 8003d90:	4798      	blx	r3
 8003d92:	e7ec      	b.n	8003d6e <USBD_LL_DataOutStage+0x36>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8003d94:	2385      	movs	r3, #133	; 0x85
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	58c3      	ldr	r3, [r0, r3]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d004      	beq.n	8003daa <USBD_LL_DataOutStage+0x72>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003da0:	22fe      	movs	r2, #254	; 0xfe
 8003da2:	0052      	lsls	r2, r2, #1
 8003da4:	5c82      	ldrb	r2, [r0, r2]
  else if((pdev->pClass->DataOut != NULL)&&
 8003da6:	2a03      	cmp	r2, #3
 8003da8:	d001      	beq.n	8003dae <USBD_LL_DataOutStage+0x76>
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003daa:	2000      	movs	r0, #0
 8003dac:	bd10      	pop	{r4, pc}
    pdev->pClass->DataOut(pdev, epnum); 
 8003dae:	4798      	blx	r3
 8003db0:	e7fb      	b.n	8003daa <USBD_LL_DataOutStage+0x72>

08003db2 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003db2:	b570      	push	{r4, r5, r6, lr}
 8003db4:	0004      	movs	r4, r0
 8003db6:	0013      	movs	r3, r2
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003db8:	2900      	cmp	r1, #0
 8003dba:	d14f      	bne.n	8003e5c <USBD_LL_DataInStage+0xaa>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003dbc:	22fa      	movs	r2, #250	; 0xfa
 8003dbe:	0052      	lsls	r2, r2, #1
 8003dc0:	5882      	ldr	r2, [r0, r2]
 8003dc2:	2a02      	cmp	r2, #2
 8003dc4:	d006      	beq.n	8003dd4 <USBD_LL_DataInStage+0x22>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003dc6:	2380      	movs	r3, #128	; 0x80
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	5ce3      	ldrb	r3, [r4, r3]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d040      	beq.n	8003e52 <USBD_LL_DataInStage+0xa0>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003dd0:	2000      	movs	r0, #0
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
      if(pep->rem_length > pep->maxpacket)
 8003dd4:	69c2      	ldr	r2, [r0, #28]
 8003dd6:	6a05      	ldr	r5, [r0, #32]
 8003dd8:	42aa      	cmp	r2, r5
 8003dda:	d81c      	bhi.n	8003e16 <USBD_LL_DataInStage+0x64>
        if((pep->total_length % pep->maxpacket == 0) &&
 8003ddc:	6986      	ldr	r6, [r0, #24]
 8003dde:	0029      	movs	r1, r5
 8003de0:	0030      	movs	r0, r6
 8003de2:	f7fc fa33 	bl	800024c <__aeabi_uidivmod>
 8003de6:	2900      	cmp	r1, #0
 8003de8:	d106      	bne.n	8003df8 <USBD_LL_DataInStage+0x46>
 8003dea:	42b5      	cmp	r5, r6
 8003dec:	d804      	bhi.n	8003df8 <USBD_LL_DataInStage+0x46>
             (pep->total_length < pdev->ep0_data_len ))
 8003dee:	23fc      	movs	r3, #252	; 0xfc
 8003df0:	005b      	lsls	r3, r3, #1
 8003df2:	58e3      	ldr	r3, [r4, r3]
           (pep->total_length >= pep->maxpacket) &&
 8003df4:	429e      	cmp	r6, r3
 8003df6:	d31b      	bcc.n	8003e30 <USBD_LL_DataInStage+0x7e>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003df8:	2385      	movs	r3, #133	; 0x85
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	58e3      	ldr	r3, [r4, r3]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d004      	beq.n	8003e0e <USBD_LL_DataInStage+0x5c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003e04:	22fe      	movs	r2, #254	; 0xfe
 8003e06:	0052      	lsls	r2, r2, #1
 8003e08:	5ca2      	ldrb	r2, [r4, r2]
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003e0a:	2a03      	cmp	r2, #3
 8003e0c:	d01e      	beq.n	8003e4c <USBD_LL_DataInStage+0x9a>
          USBD_CtlReceiveStatus(pdev);
 8003e0e:	0020      	movs	r0, r4
 8003e10:	f000 fb70 	bl	80044f4 <USBD_CtlReceiveStatus>
 8003e14:	e7d7      	b.n	8003dc6 <USBD_LL_DataInStage+0x14>
        pep->rem_length -=  pep->maxpacket;
 8003e16:	1b52      	subs	r2, r2, r5
 8003e18:	61c2      	str	r2, [r0, #28]
        USBD_CtlContinueSendData (pdev, 
 8003e1a:	b292      	uxth	r2, r2
 8003e1c:	0019      	movs	r1, r3
 8003e1e:	f000 fb3d 	bl	800449c <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive (pdev,
 8003e22:	2300      	movs	r3, #0
 8003e24:	2200      	movs	r2, #0
 8003e26:	2100      	movs	r1, #0
 8003e28:	0020      	movs	r0, r4
 8003e2a:	f001 feba 	bl	8005ba2 <USBD_LL_PrepareReceive>
 8003e2e:	e7ca      	b.n	8003dc6 <USBD_LL_DataInStage+0x14>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003e30:	2200      	movs	r2, #0
 8003e32:	0020      	movs	r0, r4
 8003e34:	f000 fb32 	bl	800449c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003e38:	2200      	movs	r2, #0
 8003e3a:	23fc      	movs	r3, #252	; 0xfc
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	50e2      	str	r2, [r4, r3]
        USBD_LL_PrepareReceive (pdev,
 8003e40:	2300      	movs	r3, #0
 8003e42:	2100      	movs	r1, #0
 8003e44:	0020      	movs	r0, r4
 8003e46:	f001 feac 	bl	8005ba2 <USBD_LL_PrepareReceive>
 8003e4a:	e7bc      	b.n	8003dc6 <USBD_LL_DataInStage+0x14>
            pdev->pClass->EP0_TxSent(pdev); 
 8003e4c:	0020      	movs	r0, r4
 8003e4e:	4798      	blx	r3
 8003e50:	e7dd      	b.n	8003e0e <USBD_LL_DataInStage+0x5c>
      pdev->dev_test_mode = 0;
 8003e52:	2200      	movs	r2, #0
 8003e54:	2380      	movs	r3, #128	; 0x80
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	54e2      	strb	r2, [r4, r3]
 8003e5a:	e7b9      	b.n	8003dd0 <USBD_LL_DataInStage+0x1e>
  else if((pdev->pClass->DataIn != NULL)&& 
 8003e5c:	2385      	movs	r3, #133	; 0x85
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	58c3      	ldr	r3, [r0, r3]
 8003e62:	695b      	ldr	r3, [r3, #20]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0b3      	beq.n	8003dd0 <USBD_LL_DataInStage+0x1e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8003e68:	22fe      	movs	r2, #254	; 0xfe
 8003e6a:	0052      	lsls	r2, r2, #1
 8003e6c:	5c82      	ldrb	r2, [r0, r2]
  else if((pdev->pClass->DataIn != NULL)&& 
 8003e6e:	2a03      	cmp	r2, #3
 8003e70:	d1ae      	bne.n	8003dd0 <USBD_LL_DataInStage+0x1e>
    pdev->pClass->DataIn(pdev, epnum); 
 8003e72:	4798      	blx	r3
 8003e74:	e7ac      	b.n	8003dd0 <USBD_LL_DataInStage+0x1e>

08003e76 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003e76:	b570      	push	{r4, r5, r6, lr}
 8003e78:	0004      	movs	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003e7a:	2340      	movs	r3, #64	; 0x40
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	2100      	movs	r1, #0
 8003e80:	f001 fe12 	bl	8005aa8 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003e84:	2540      	movs	r5, #64	; 0x40
 8003e86:	2388      	movs	r3, #136	; 0x88
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	50e5      	str	r5, [r4, r3]
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003e8c:	3bd0      	subs	r3, #208	; 0xd0
 8003e8e:	2200      	movs	r2, #0
 8003e90:	2180      	movs	r1, #128	; 0x80
 8003e92:	0020      	movs	r0, r4
 8003e94:	f001 fe08 	bl	8005aa8 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003e98:	6225      	str	r5, [r4, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	23fe      	movs	r3, #254	; 0xfe
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	54e2      	strb	r2, [r4, r3]
  
  if (pdev->pClassData) 
 8003ea2:	331c      	adds	r3, #28
 8003ea4:	58e3      	ldr	r3, [r4, r3]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d006      	beq.n	8003eb8 <USBD_LL_Reset+0x42>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003eaa:	2385      	movs	r3, #133	; 0x85
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	58e3      	ldr	r3, [r4, r3]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	7921      	ldrb	r1, [r4, #4]
 8003eb4:	0020      	movs	r0, r4
 8003eb6:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003eb8:	2000      	movs	r0, #0
 8003eba:	bd70      	pop	{r4, r5, r6, pc}

08003ebc <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003ebc:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	4770      	bx	lr

08003ec2 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003ec2:	23fe      	movs	r3, #254	; 0xfe
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	5cc1      	ldrb	r1, [r0, r3]
 8003ec8:	22fe      	movs	r2, #254	; 0xfe
 8003eca:	32ff      	adds	r2, #255	; 0xff
 8003ecc:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003ece:	3afa      	subs	r2, #250	; 0xfa
 8003ed0:	3aff      	subs	r2, #255	; 0xff
 8003ed2:	54c2      	strb	r2, [r0, r3]
  return USBD_OK;
}
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	4770      	bx	lr

08003ed8 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003ed8:	23fe      	movs	r3, #254	; 0xfe
 8003eda:	33ff      	adds	r3, #255	; 0xff
 8003edc:	5cc2      	ldrb	r2, [r0, r3]
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	54c2      	strb	r2, [r0, r3]
  return USBD_OK;
}
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	4770      	bx	lr

08003ee6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003ee6:	b510      	push	{r4, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003ee8:	23fe      	movs	r3, #254	; 0xfe
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	5cc3      	ldrb	r3, [r0, r3]
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d001      	beq.n	8003ef6 <USBD_LL_SOF+0x10>
    {
      pdev->pClass->SOF(pdev);
    }
  }
  return USBD_OK;
}
 8003ef2:	2000      	movs	r0, #0
 8003ef4:	bd10      	pop	{r4, pc}
    if(pdev->pClass->SOF != NULL)
 8003ef6:	2385      	movs	r3, #133	; 0x85
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	58c3      	ldr	r3, [r0, r3]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d0f7      	beq.n	8003ef2 <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
 8003f02:	4798      	blx	r3
 8003f04:	e7f5      	b.n	8003ef2 <USBD_LL_SOF+0xc>

08003f06 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8003f06:	0003      	movs	r3, r0
    uint8_t  len = 0;
 8003f08:	2000      	movs	r0, #0

    while (*buf != '\0') 
 8003f0a:	e002      	b.n	8003f12 <USBD_GetLen+0xc>
    {
        len++;
 8003f0c:	3001      	adds	r0, #1
 8003f0e:	b2c0      	uxtb	r0, r0
        buf++;
 8003f10:	3301      	adds	r3, #1
    while (*buf != '\0') 
 8003f12:	781a      	ldrb	r2, [r3, #0]
 8003f14:	2a00      	cmp	r2, #0
 8003f16:	d1f9      	bne.n	8003f0c <USBD_GetLen+0x6>
    }

    return len;
}
 8003f18:	4770      	bx	lr

08003f1a <USBD_SetFeature>:
{
 8003f1a:	b510      	push	{r4, lr}
 8003f1c:	0004      	movs	r4, r0
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003f1e:	884b      	ldrh	r3, [r1, #2]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d000      	beq.n	8003f26 <USBD_SetFeature+0xc>
}
 8003f24:	bd10      	pop	{r4, pc}
    pdev->dev_remote_wakeup = 1;  
 8003f26:	2201      	movs	r2, #1
 8003f28:	2381      	movs	r3, #129	; 0x81
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	50c2      	str	r2, [r0, r3]
    pdev->pClass->Setup (pdev, req);   
 8003f2e:	3310      	adds	r3, #16
 8003f30:	58c3      	ldr	r3, [r0, r3]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8003f36:	0020      	movs	r0, r4
 8003f38:	f000 fad0 	bl	80044dc <USBD_CtlSendStatus>
}
 8003f3c:	e7f2      	b.n	8003f24 <USBD_SetFeature+0xa>

08003f3e <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003f3e:	780b      	ldrb	r3, [r1, #0]
 8003f40:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003f42:	784b      	ldrb	r3, [r1, #1]
 8003f44:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003f46:	788b      	ldrb	r3, [r1, #2]
 8003f48:	78ca      	ldrb	r2, [r1, #3]
 8003f4a:	0212      	lsls	r2, r2, #8
 8003f4c:	189b      	adds	r3, r3, r2
 8003f4e:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003f50:	790b      	ldrb	r3, [r1, #4]
 8003f52:	794a      	ldrb	r2, [r1, #5]
 8003f54:	0212      	lsls	r2, r2, #8
 8003f56:	189b      	adds	r3, r3, r2
 8003f58:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003f5a:	798b      	ldrb	r3, [r1, #6]
 8003f5c:	79ca      	ldrb	r2, [r1, #7]
 8003f5e:	0212      	lsls	r2, r2, #8
 8003f60:	189b      	adds	r3, r3, r2
 8003f62:	80c3      	strh	r3, [r0, #6]
}
 8003f64:	4770      	bx	lr

08003f66 <USBD_CtlError>:
{
 8003f66:	b510      	push	{r4, lr}
 8003f68:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003f6a:	2180      	movs	r1, #128	; 0x80
 8003f6c:	f001 fdbf 	bl	8005aee <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003f70:	2100      	movs	r1, #0
 8003f72:	0020      	movs	r0, r4
 8003f74:	f001 fdbb 	bl	8005aee <USBD_LL_StallEP>
}
 8003f78:	bd10      	pop	{r4, pc}
	...

08003f7c <USBD_GetDescriptor>:
{
 8003f7c:	b530      	push	{r4, r5, lr}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	0004      	movs	r4, r0
 8003f82:	000d      	movs	r5, r1
  switch (req->wValue >> 8)
 8003f84:	884a      	ldrh	r2, [r1, #2]
 8003f86:	0a13      	lsrs	r3, r2, #8
 8003f88:	2b07      	cmp	r3, #7
 8003f8a:	d900      	bls.n	8003f8e <USBD_GetDescriptor+0x12>
 8003f8c:	e08e      	b.n	80040ac <USBD_GetDescriptor+0x130>
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	494f      	ldr	r1, [pc, #316]	; (80040d0 <USBD_GetDescriptor+0x154>)
 8003f92:	58cb      	ldr	r3, [r1, r3]
 8003f94:	469f      	mov	pc, r3
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003f96:	2384      	movs	r3, #132	; 0x84
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	58c3      	ldr	r3, [r0, r3]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	7c00      	ldrb	r0, [r0, #16]
 8003fa0:	466a      	mov	r2, sp
 8003fa2:	1d91      	adds	r1, r2, #6
 8003fa4:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8003fa6:	466b      	mov	r3, sp
 8003fa8:	3306      	adds	r3, #6
 8003faa:	881b      	ldrh	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d003      	beq.n	8003fb8 <USBD_GetDescriptor+0x3c>
 8003fb0:	88ea      	ldrh	r2, [r5, #6]
 8003fb2:	2a00      	cmp	r2, #0
 8003fb4:	d000      	beq.n	8003fb8 <USBD_GetDescriptor+0x3c>
 8003fb6:	e07e      	b.n	80040b6 <USBD_GetDescriptor+0x13a>
}
 8003fb8:	b003      	add	sp, #12
 8003fba:	bd30      	pop	{r4, r5, pc}
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003fbc:	7c03      	ldrb	r3, [r0, #16]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <USBD_GetDescriptor+0x5a>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003fc2:	2385      	movs	r3, #133	; 0x85
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	58c3      	ldr	r3, [r0, r3]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fca:	466a      	mov	r2, sp
 8003fcc:	1d90      	adds	r0, r2, #6
 8003fce:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	7043      	strb	r3, [r0, #1]
 8003fd4:	e7e7      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003fd6:	2385      	movs	r3, #133	; 0x85
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	58c3      	ldr	r3, [r0, r3]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	466a      	mov	r2, sp
 8003fe0:	1d90      	adds	r0, r2, #6
 8003fe2:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	7043      	strb	r3, [r0, #1]
 8003fe8:	e7dd      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
    switch ((uint8_t)(req->wValue))
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	2a05      	cmp	r2, #5
 8003fee:	d839      	bhi.n	8004064 <USBD_GetDescriptor+0xe8>
 8003ff0:	0092      	lsls	r2, r2, #2
 8003ff2:	4b38      	ldr	r3, [pc, #224]	; (80040d4 <USBD_GetDescriptor+0x158>)
 8003ff4:	589b      	ldr	r3, [r3, r2]
 8003ff6:	469f      	mov	pc, r3
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003ff8:	2384      	movs	r3, #132	; 0x84
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	58c3      	ldr	r3, [r0, r3]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	7c00      	ldrb	r0, [r0, #16]
 8004002:	466a      	mov	r2, sp
 8004004:	1d91      	adds	r1, r2, #6
 8004006:	4798      	blx	r3
      break;
 8004008:	e7cd      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800400a:	2384      	movs	r3, #132	; 0x84
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	58c3      	ldr	r3, [r0, r3]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	7c00      	ldrb	r0, [r0, #16]
 8004014:	466a      	mov	r2, sp
 8004016:	1d91      	adds	r1, r2, #6
 8004018:	4798      	blx	r3
      break;
 800401a:	e7c4      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800401c:	2384      	movs	r3, #132	; 0x84
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	58c3      	ldr	r3, [r0, r3]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	7c00      	ldrb	r0, [r0, #16]
 8004026:	466a      	mov	r2, sp
 8004028:	1d91      	adds	r1, r2, #6
 800402a:	4798      	blx	r3
      break;
 800402c:	e7bb      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800402e:	2384      	movs	r3, #132	; 0x84
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	58c3      	ldr	r3, [r0, r3]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	7c00      	ldrb	r0, [r0, #16]
 8004038:	466a      	mov	r2, sp
 800403a:	1d91      	adds	r1, r2, #6
 800403c:	4798      	blx	r3
      break;
 800403e:	e7b2      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004040:	2384      	movs	r3, #132	; 0x84
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	58c3      	ldr	r3, [r0, r3]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	7c00      	ldrb	r0, [r0, #16]
 800404a:	466a      	mov	r2, sp
 800404c:	1d91      	adds	r1, r2, #6
 800404e:	4798      	blx	r3
      break;
 8004050:	e7a9      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004052:	2384      	movs	r3, #132	; 0x84
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	58c3      	ldr	r3, [r0, r3]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	7c00      	ldrb	r0, [r0, #16]
 800405c:	466a      	mov	r2, sp
 800405e:	1d91      	adds	r1, r2, #6
 8004060:	4798      	blx	r3
      break;
 8004062:	e7a0      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
       USBD_CtlError(pdev , req);
 8004064:	0029      	movs	r1, r5
 8004066:	f7ff ff7e 	bl	8003f66 <USBD_CtlError>
      return;
 800406a:	e7a5      	b.n	8003fb8 <USBD_GetDescriptor+0x3c>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800406c:	7c03      	ldrb	r3, [r0, #16]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d107      	bne.n	8004082 <USBD_GetDescriptor+0x106>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004072:	2385      	movs	r3, #133	; 0x85
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	58c3      	ldr	r3, [r0, r3]
 8004078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800407a:	466a      	mov	r2, sp
 800407c:	1d90      	adds	r0, r2, #6
 800407e:	4798      	blx	r3
      break;
 8004080:	e791      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      USBD_CtlError(pdev , req);
 8004082:	0029      	movs	r1, r5
 8004084:	f7ff ff6f 	bl	8003f66 <USBD_CtlError>
      return;
 8004088:	e796      	b.n	8003fb8 <USBD_GetDescriptor+0x3c>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800408a:	7c03      	ldrb	r3, [r0, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d109      	bne.n	80040a4 <USBD_GetDescriptor+0x128>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004090:	2385      	movs	r3, #133	; 0x85
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	58c3      	ldr	r3, [r0, r3]
 8004096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004098:	466a      	mov	r2, sp
 800409a:	1d90      	adds	r0, r2, #6
 800409c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800409e:	2307      	movs	r3, #7
 80040a0:	7043      	strb	r3, [r0, #1]
      break; 
 80040a2:	e780      	b.n	8003fa6 <USBD_GetDescriptor+0x2a>
      USBD_CtlError(pdev , req);
 80040a4:	0029      	movs	r1, r5
 80040a6:	f7ff ff5e 	bl	8003f66 <USBD_CtlError>
      return;
 80040aa:	e785      	b.n	8003fb8 <USBD_GetDescriptor+0x3c>
     USBD_CtlError(pdev , req);
 80040ac:	0029      	movs	r1, r5
 80040ae:	0020      	movs	r0, r4
 80040b0:	f7ff ff59 	bl	8003f66 <USBD_CtlError>
    return;
 80040b4:	e780      	b.n	8003fb8 <USBD_GetDescriptor+0x3c>
    len = MIN(len , req->wLength);
 80040b6:	1c19      	adds	r1, r3, #0
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d900      	bls.n	80040be <USBD_GetDescriptor+0x142>
 80040bc:	1c11      	adds	r1, r2, #0
 80040be:	b28a      	uxth	r2, r1
 80040c0:	466b      	mov	r3, sp
 80040c2:	80d9      	strh	r1, [r3, #6]
    USBD_CtlSendData (pdev, 
 80040c4:	0001      	movs	r1, r0
 80040c6:	0020      	movs	r0, r4
 80040c8:	f000 f9da 	bl	8004480 <USBD_CtlSendData>
 80040cc:	e774      	b.n	8003fb8 <USBD_GetDescriptor+0x3c>
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	08005dcc 	.word	0x08005dcc
 80040d4:	08005dec 	.word	0x08005dec

080040d8 <USBD_SetAddress>:
{
 80040d8:	b570      	push	{r4, r5, r6, lr}
 80040da:	0004      	movs	r4, r0
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80040dc:	888b      	ldrh	r3, [r1, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d122      	bne.n	8004128 <USBD_SetAddress+0x50>
 80040e2:	88cb      	ldrh	r3, [r1, #6]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d11f      	bne.n	8004128 <USBD_SetAddress+0x50>
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80040e8:	788b      	ldrb	r3, [r1, #2]
 80040ea:	257f      	movs	r5, #127	; 0x7f
 80040ec:	401d      	ands	r5, r3
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80040ee:	23fe      	movs	r3, #254	; 0xfe
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	5cc3      	ldrb	r3, [r0, r3]
 80040f4:	2b03      	cmp	r3, #3
 80040f6:	d00f      	beq.n	8004118 <USBD_SetAddress+0x40>
      pdev->dev_address = dev_addr;
 80040f8:	23ff      	movs	r3, #255	; 0xff
 80040fa:	005b      	lsls	r3, r3, #1
 80040fc:	54c5      	strb	r5, [r0, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 80040fe:	0029      	movs	r1, r5
 8004100:	f001 fd2f 	bl	8005b62 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004104:	0020      	movs	r0, r4
 8004106:	f000 f9e9 	bl	80044dc <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 800410a:	2d00      	cmp	r5, #0
 800410c:	d007      	beq.n	800411e <USBD_SetAddress+0x46>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800410e:	2202      	movs	r2, #2
 8004110:	23fe      	movs	r3, #254	; 0xfe
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	54e2      	strb	r2, [r4, r3]
 8004116:	e00a      	b.n	800412e <USBD_SetAddress+0x56>
      USBD_CtlError(pdev , req);
 8004118:	f7ff ff25 	bl	8003f66 <USBD_CtlError>
 800411c:	e007      	b.n	800412e <USBD_SetAddress+0x56>
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800411e:	2201      	movs	r2, #1
 8004120:	23fe      	movs	r3, #254	; 0xfe
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	54e2      	strb	r2, [r4, r3]
 8004126:	e002      	b.n	800412e <USBD_SetAddress+0x56>
     USBD_CtlError(pdev , req);                        
 8004128:	0020      	movs	r0, r4
 800412a:	f7ff ff1c 	bl	8003f66 <USBD_CtlError>
}
 800412e:	bd70      	pop	{r4, r5, r6, pc}

08004130 <USBD_SetConfig>:
{
 8004130:	b570      	push	{r4, r5, r6, lr}
 8004132:	0004      	movs	r4, r0
 8004134:	000d      	movs	r5, r1
  cfgidx = (uint8_t)(req->wValue);                 
 8004136:	7889      	ldrb	r1, [r1, #2]
 8004138:	4b28      	ldr	r3, [pc, #160]	; (80041dc <USBD_SetConfig+0xac>)
 800413a:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800413c:	2901      	cmp	r1, #1
 800413e:	d80a      	bhi.n	8004156 <USBD_SetConfig+0x26>
    switch (pdev->dev_state) 
 8004140:	23fe      	movs	r3, #254	; 0xfe
 8004142:	005b      	lsls	r3, r3, #1
 8004144:	5cc3      	ldrb	r3, [r0, r3]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d009      	beq.n	800415e <USBD_SetConfig+0x2e>
 800414a:	2b03      	cmp	r3, #3
 800414c:	d01e      	beq.n	800418c <USBD_SetConfig+0x5c>
       USBD_CtlError(pdev , req);                     
 800414e:	0029      	movs	r1, r5
 8004150:	f7ff ff09 	bl	8003f66 <USBD_CtlError>
      break;
 8004154:	e002      	b.n	800415c <USBD_SetConfig+0x2c>
     USBD_CtlError(pdev , req);                              
 8004156:	0029      	movs	r1, r5
 8004158:	f7ff ff05 	bl	8003f66 <USBD_CtlError>
}
 800415c:	bd70      	pop	{r4, r5, r6, pc}
      if (cfgidx) 
 800415e:	2900      	cmp	r1, #0
 8004160:	d011      	beq.n	8004186 <USBD_SetConfig+0x56>
        pdev->dev_config = cfgidx;
 8004162:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004164:	2203      	movs	r2, #3
 8004166:	23fe      	movs	r3, #254	; 0xfe
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	54c2      	strb	r2, [r0, r3]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800416c:	f7ff fd98 	bl	8003ca0 <USBD_SetClassConfig>
 8004170:	2802      	cmp	r0, #2
 8004172:	d003      	beq.n	800417c <USBD_SetConfig+0x4c>
        USBD_CtlSendStatus(pdev);
 8004174:	0020      	movs	r0, r4
 8004176:	f000 f9b1 	bl	80044dc <USBD_CtlSendStatus>
 800417a:	e7ef      	b.n	800415c <USBD_SetConfig+0x2c>
          USBD_CtlError(pdev , req);  
 800417c:	0029      	movs	r1, r5
 800417e:	0020      	movs	r0, r4
 8004180:	f7ff fef1 	bl	8003f66 <USBD_CtlError>
          return;
 8004184:	e7ea      	b.n	800415c <USBD_SetConfig+0x2c>
         USBD_CtlSendStatus(pdev);
 8004186:	f000 f9a9 	bl	80044dc <USBD_CtlSendStatus>
 800418a:	e7e7      	b.n	800415c <USBD_SetConfig+0x2c>
      if (cfgidx == 0) 
 800418c:	2900      	cmp	r1, #0
 800418e:	d011      	beq.n	80041b4 <USBD_SetConfig+0x84>
      else  if (cfgidx != pdev->dev_config) 
 8004190:	6843      	ldr	r3, [r0, #4]
 8004192:	4299      	cmp	r1, r3
 8004194:	d01e      	beq.n	80041d4 <USBD_SetConfig+0xa4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004196:	b2d9      	uxtb	r1, r3
 8004198:	f7ff fd92 	bl	8003cc0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <USBD_SetConfig+0xac>)
 800419e:	7819      	ldrb	r1, [r3, #0]
 80041a0:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80041a2:	0020      	movs	r0, r4
 80041a4:	f7ff fd7c 	bl	8003ca0 <USBD_SetClassConfig>
 80041a8:	2802      	cmp	r0, #2
 80041aa:	d00e      	beq.n	80041ca <USBD_SetConfig+0x9a>
        USBD_CtlSendStatus(pdev);
 80041ac:	0020      	movs	r0, r4
 80041ae:	f000 f995 	bl	80044dc <USBD_CtlSendStatus>
 80041b2:	e7d3      	b.n	800415c <USBD_SetConfig+0x2c>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80041b4:	2202      	movs	r2, #2
 80041b6:	23fe      	movs	r3, #254	; 0xfe
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	54c2      	strb	r2, [r0, r3]
        pdev->dev_config = cfgidx;          
 80041bc:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 80041be:	f7ff fd7f 	bl	8003cc0 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 80041c2:	0020      	movs	r0, r4
 80041c4:	f000 f98a 	bl	80044dc <USBD_CtlSendStatus>
 80041c8:	e7c8      	b.n	800415c <USBD_SetConfig+0x2c>
          USBD_CtlError(pdev , req);  
 80041ca:	0029      	movs	r1, r5
 80041cc:	0020      	movs	r0, r4
 80041ce:	f7ff feca 	bl	8003f66 <USBD_CtlError>
          return;
 80041d2:	e7c3      	b.n	800415c <USBD_SetConfig+0x2c>
        USBD_CtlSendStatus(pdev);
 80041d4:	f000 f982 	bl	80044dc <USBD_CtlSendStatus>
 80041d8:	e7c0      	b.n	800415c <USBD_SetConfig+0x2c>
 80041da:	46c0      	nop			; (mov r8, r8)
 80041dc:	2000017d 	.word	0x2000017d

080041e0 <USBD_GetConfig>:
{
 80041e0:	b510      	push	{r4, lr}
  if (req->wLength != 1) 
 80041e2:	88cb      	ldrh	r3, [r1, #6]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d109      	bne.n	80041fc <USBD_GetConfig+0x1c>
    switch (pdev->dev_state )  
 80041e8:	23fe      	movs	r3, #254	; 0xfe
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	5cc3      	ldrb	r3, [r0, r3]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d007      	beq.n	8004202 <USBD_GetConfig+0x22>
 80041f2:	2b03      	cmp	r3, #3
 80041f4:	d00d      	beq.n	8004212 <USBD_GetConfig+0x32>
       USBD_CtlError(pdev , req);
 80041f6:	f7ff feb6 	bl	8003f66 <USBD_CtlError>
}
 80041fa:	e001      	b.n	8004200 <USBD_GetConfig+0x20>
     USBD_CtlError(pdev , req);
 80041fc:	f7ff feb3 	bl	8003f66 <USBD_CtlError>
}
 8004200:	bd10      	pop	{r4, pc}
      pdev->dev_default_config = 0;
 8004202:	2300      	movs	r3, #0
 8004204:	6083      	str	r3, [r0, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8004206:	0001      	movs	r1, r0
 8004208:	3108      	adds	r1, #8
      USBD_CtlSendData (pdev, 
 800420a:	2201      	movs	r2, #1
 800420c:	f000 f938 	bl	8004480 <USBD_CtlSendData>
      break;
 8004210:	e7f6      	b.n	8004200 <USBD_GetConfig+0x20>
                        (uint8_t *)&pdev->dev_config,
 8004212:	1d01      	adds	r1, r0, #4
      USBD_CtlSendData (pdev, 
 8004214:	2201      	movs	r2, #1
 8004216:	f000 f933 	bl	8004480 <USBD_CtlSendData>
      break;
 800421a:	e7f1      	b.n	8004200 <USBD_GetConfig+0x20>

0800421c <USBD_GetStatus>:
{
 800421c:	b510      	push	{r4, lr}
  switch (pdev->dev_state) 
 800421e:	23fe      	movs	r3, #254	; 0xfe
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	5cc3      	ldrb	r3, [r0, r3]
 8004224:	3b02      	subs	r3, #2
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b01      	cmp	r3, #1
 800422a:	d80e      	bhi.n	800424a <USBD_GetStatus+0x2e>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800422c:	2301      	movs	r3, #1
 800422e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8004230:	2381      	movs	r3, #129	; 0x81
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	58c3      	ldr	r3, [r0, r3]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <USBD_GetStatus+0x22>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800423a:	2303      	movs	r3, #3
 800423c:	60c3      	str	r3, [r0, #12]
                      (uint8_t *)& pdev->dev_config_status,
 800423e:	0001      	movs	r1, r0
 8004240:	310c      	adds	r1, #12
    USBD_CtlSendData (pdev, 
 8004242:	2202      	movs	r2, #2
 8004244:	f000 f91c 	bl	8004480 <USBD_CtlSendData>
}
 8004248:	bd10      	pop	{r4, pc}
    USBD_CtlError(pdev , req);                        
 800424a:	f7ff fe8c 	bl	8003f66 <USBD_CtlError>
}
 800424e:	e7fb      	b.n	8004248 <USBD_GetStatus+0x2c>

08004250 <USBD_ClrFeature>:
{
 8004250:	b510      	push	{r4, lr}
 8004252:	0004      	movs	r4, r0
  switch (pdev->dev_state)
 8004254:	23fe      	movs	r3, #254	; 0xfe
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	5cc3      	ldrb	r3, [r0, r3]
 800425a:	3b02      	subs	r3, #2
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b01      	cmp	r3, #1
 8004260:	d80f      	bhi.n	8004282 <USBD_ClrFeature+0x32>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004262:	884b      	ldrh	r3, [r1, #2]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d000      	beq.n	800426a <USBD_ClrFeature+0x1a>
}
 8004268:	bd10      	pop	{r4, pc}
      pdev->dev_remote_wakeup = 0; 
 800426a:	2200      	movs	r2, #0
 800426c:	2381      	movs	r3, #129	; 0x81
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	50c2      	str	r2, [r0, r3]
      pdev->pClass->Setup (pdev, req);   
 8004272:	3310      	adds	r3, #16
 8004274:	58c3      	ldr	r3, [r0, r3]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800427a:	0020      	movs	r0, r4
 800427c:	f000 f92e 	bl	80044dc <USBD_CtlSendStatus>
 8004280:	e7f2      	b.n	8004268 <USBD_ClrFeature+0x18>
     USBD_CtlError(pdev , req);
 8004282:	f7ff fe70 	bl	8003f66 <USBD_CtlError>
}
 8004286:	e7ef      	b.n	8004268 <USBD_ClrFeature+0x18>

08004288 <USBD_StdDevReq>:
{
 8004288:	b510      	push	{r4, lr}
  switch (req->bRequest) 
 800428a:	784b      	ldrb	r3, [r1, #1]
 800428c:	2b09      	cmp	r3, #9
 800428e:	d819      	bhi.n	80042c4 <USBD_StdDevReq+0x3c>
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	4a0e      	ldr	r2, [pc, #56]	; (80042cc <USBD_StdDevReq+0x44>)
 8004294:	58d3      	ldr	r3, [r2, r3]
 8004296:	469f      	mov	pc, r3
    USBD_GetDescriptor (pdev, req) ;
 8004298:	f7ff fe70 	bl	8003f7c <USBD_GetDescriptor>
}
 800429c:	2000      	movs	r0, #0
 800429e:	bd10      	pop	{r4, pc}
    USBD_SetAddress(pdev, req);
 80042a0:	f7ff ff1a 	bl	80040d8 <USBD_SetAddress>
    break;
 80042a4:	e7fa      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_SetConfig (pdev , req);
 80042a6:	f7ff ff43 	bl	8004130 <USBD_SetConfig>
    break;
 80042aa:	e7f7      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_GetConfig (pdev , req);
 80042ac:	f7ff ff98 	bl	80041e0 <USBD_GetConfig>
    break;
 80042b0:	e7f4      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_GetStatus (pdev , req);
 80042b2:	f7ff ffb3 	bl	800421c <USBD_GetStatus>
    break;
 80042b6:	e7f1      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_SetFeature (pdev , req);    
 80042b8:	f7ff fe2f 	bl	8003f1a <USBD_SetFeature>
    break;
 80042bc:	e7ee      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_ClrFeature (pdev , req);
 80042be:	f7ff ffc7 	bl	8004250 <USBD_ClrFeature>
    break;
 80042c2:	e7eb      	b.n	800429c <USBD_StdDevReq+0x14>
    USBD_CtlError(pdev , req);
 80042c4:	f7ff fe4f 	bl	8003f66 <USBD_CtlError>
    break;
 80042c8:	e7e8      	b.n	800429c <USBD_StdDevReq+0x14>
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	08005e04 	.word	0x08005e04

080042d0 <USBD_StdItfReq>:
{
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	0004      	movs	r4, r0
 80042d4:	000d      	movs	r5, r1
  switch (pdev->dev_state) 
 80042d6:	23fe      	movs	r3, #254	; 0xfe
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	5cc3      	ldrb	r3, [r0, r3]
 80042dc:	2b03      	cmp	r3, #3
 80042de:	d112      	bne.n	8004306 <USBD_StdItfReq+0x36>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 80042e0:	790b      	ldrb	r3, [r1, #4]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d903      	bls.n	80042ee <USBD_StdItfReq+0x1e>
       USBD_CtlError(pdev , req);
 80042e6:	f7ff fe3e 	bl	8003f66 <USBD_CtlError>
}
 80042ea:	2000      	movs	r0, #0
 80042ec:	bd70      	pop	{r4, r5, r6, pc}
      pdev->pClass->Setup (pdev, req); 
 80042ee:	2385      	movs	r3, #133	; 0x85
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	58c3      	ldr	r3, [r0, r3]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 80042f8:	88eb      	ldrh	r3, [r5, #6]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f5      	bne.n	80042ea <USBD_StdItfReq+0x1a>
         USBD_CtlSendStatus(pdev);
 80042fe:	0020      	movs	r0, r4
 8004300:	f000 f8ec 	bl	80044dc <USBD_CtlSendStatus>
 8004304:	e7f1      	b.n	80042ea <USBD_StdItfReq+0x1a>
     USBD_CtlError(pdev , req);
 8004306:	f7ff fe2e 	bl	8003f66 <USBD_CtlError>
    break;
 800430a:	e7ee      	b.n	80042ea <USBD_StdItfReq+0x1a>

0800430c <USBD_StdEPReq>:
{
 800430c:	b570      	push	{r4, r5, r6, lr}
 800430e:	0005      	movs	r5, r0
 8004310:	000c      	movs	r4, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004312:	888a      	ldrh	r2, [r1, #4]
 8004314:	b2d1      	uxtb	r1, r2
  if ((req->bmRequest & 0x60) == 0x20)
 8004316:	7820      	ldrb	r0, [r4, #0]
 8004318:	2360      	movs	r3, #96	; 0x60
 800431a:	4003      	ands	r3, r0
 800431c:	2b20      	cmp	r3, #32
 800431e:	d012      	beq.n	8004346 <USBD_StdEPReq+0x3a>
  switch (req->bRequest) 
 8004320:	7863      	ldrb	r3, [r4, #1]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d035      	beq.n	8004392 <USBD_StdEPReq+0x86>
 8004326:	2b00      	cmp	r3, #0
 8004328:	d05b      	beq.n	80043e2 <USBD_StdEPReq+0xd6>
 800432a:	2b03      	cmp	r3, #3
 800432c:	d112      	bne.n	8004354 <USBD_StdEPReq+0x48>
    switch (pdev->dev_state) 
 800432e:	33fa      	adds	r3, #250	; 0xfa
 8004330:	33ff      	adds	r3, #255	; 0xff
 8004332:	5ceb      	ldrb	r3, [r5, r3]
 8004334:	2b02      	cmp	r3, #2
 8004336:	d00f      	beq.n	8004358 <USBD_StdEPReq+0x4c>
 8004338:	2b03      	cmp	r3, #3
 800433a:	d015      	beq.n	8004368 <USBD_StdEPReq+0x5c>
      USBD_CtlError(pdev , req);
 800433c:	0021      	movs	r1, r4
 800433e:	0028      	movs	r0, r5
 8004340:	f7ff fe11 	bl	8003f66 <USBD_CtlError>
      break;    
 8004344:	e006      	b.n	8004354 <USBD_StdEPReq+0x48>
    pdev->pClass->Setup (pdev, req);
 8004346:	33f5      	adds	r3, #245	; 0xf5
 8004348:	33ff      	adds	r3, #255	; 0xff
 800434a:	58eb      	ldr	r3, [r5, r3]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0021      	movs	r1, r4
 8004350:	0028      	movs	r0, r5
 8004352:	4798      	blx	r3
}
 8004354:	2000      	movs	r0, #0
 8004356:	bd70      	pop	{r4, r5, r6, pc}
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004358:	2900      	cmp	r1, #0
 800435a:	d0fb      	beq.n	8004354 <USBD_StdEPReq+0x48>
 800435c:	2980      	cmp	r1, #128	; 0x80
 800435e:	d0f9      	beq.n	8004354 <USBD_StdEPReq+0x48>
        USBD_LL_StallEP(pdev , ep_addr);
 8004360:	0028      	movs	r0, r5
 8004362:	f001 fbc4 	bl	8005aee <USBD_LL_StallEP>
 8004366:	e7f5      	b.n	8004354 <USBD_StdEPReq+0x48>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004368:	8863      	ldrh	r3, [r4, #2]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d106      	bne.n	800437c <USBD_StdEPReq+0x70>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800436e:	2900      	cmp	r1, #0
 8004370:	d004      	beq.n	800437c <USBD_StdEPReq+0x70>
 8004372:	2980      	cmp	r1, #128	; 0x80
 8004374:	d002      	beq.n	800437c <USBD_StdEPReq+0x70>
          USBD_LL_StallEP(pdev , ep_addr);
 8004376:	0028      	movs	r0, r5
 8004378:	f001 fbb9 	bl	8005aee <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 800437c:	2385      	movs	r3, #133	; 0x85
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	58eb      	ldr	r3, [r5, r3]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	0021      	movs	r1, r4
 8004386:	0028      	movs	r0, r5
 8004388:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800438a:	0028      	movs	r0, r5
 800438c:	f000 f8a6 	bl	80044dc <USBD_CtlSendStatus>
      break;
 8004390:	e7e0      	b.n	8004354 <USBD_StdEPReq+0x48>
    switch (pdev->dev_state) 
 8004392:	23fe      	movs	r3, #254	; 0xfe
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	5ceb      	ldrb	r3, [r5, r3]
 8004398:	2b02      	cmp	r3, #2
 800439a:	d006      	beq.n	80043aa <USBD_StdEPReq+0x9e>
 800439c:	2b03      	cmp	r3, #3
 800439e:	d00c      	beq.n	80043ba <USBD_StdEPReq+0xae>
      USBD_CtlError(pdev , req);
 80043a0:	0021      	movs	r1, r4
 80043a2:	0028      	movs	r0, r5
 80043a4:	f7ff fddf 	bl	8003f66 <USBD_CtlError>
      break;    
 80043a8:	e7d4      	b.n	8004354 <USBD_StdEPReq+0x48>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 80043aa:	2900      	cmp	r1, #0
 80043ac:	d0d2      	beq.n	8004354 <USBD_StdEPReq+0x48>
 80043ae:	2980      	cmp	r1, #128	; 0x80
 80043b0:	d0d0      	beq.n	8004354 <USBD_StdEPReq+0x48>
        USBD_LL_StallEP(pdev , ep_addr);
 80043b2:	0028      	movs	r0, r5
 80043b4:	f001 fb9b 	bl	8005aee <USBD_LL_StallEP>
 80043b8:	e7cc      	b.n	8004354 <USBD_StdEPReq+0x48>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80043ba:	8863      	ldrh	r3, [r4, #2]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1c9      	bne.n	8004354 <USBD_StdEPReq+0x48>
        if ((ep_addr & 0x7F) != 0x00) 
 80043c0:	064b      	lsls	r3, r1, #25
 80043c2:	d103      	bne.n	80043cc <USBD_StdEPReq+0xc0>
        USBD_CtlSendStatus(pdev);
 80043c4:	0028      	movs	r0, r5
 80043c6:	f000 f889 	bl	80044dc <USBD_CtlSendStatus>
 80043ca:	e7c3      	b.n	8004354 <USBD_StdEPReq+0x48>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80043cc:	0028      	movs	r0, r5
 80043ce:	f001 fb9e 	bl	8005b0e <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80043d2:	2385      	movs	r3, #133	; 0x85
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	58eb      	ldr	r3, [r5, r3]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	0021      	movs	r1, r4
 80043dc:	0028      	movs	r0, r5
 80043de:	4798      	blx	r3
 80043e0:	e7f0      	b.n	80043c4 <USBD_StdEPReq+0xb8>
    switch (pdev->dev_state) 
 80043e2:	23fe      	movs	r3, #254	; 0xfe
 80043e4:	005b      	lsls	r3, r3, #1
 80043e6:	5ceb      	ldrb	r3, [r5, r3]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d006      	beq.n	80043fa <USBD_StdEPReq+0xee>
 80043ec:	2b03      	cmp	r3, #3
 80043ee:	d00a      	beq.n	8004406 <USBD_StdEPReq+0xfa>
      USBD_CtlError(pdev , req);
 80043f0:	0021      	movs	r1, r4
 80043f2:	0028      	movs	r0, r5
 80043f4:	f7ff fdb7 	bl	8003f66 <USBD_CtlError>
      break;
 80043f8:	e7ac      	b.n	8004354 <USBD_StdEPReq+0x48>
      if ((ep_addr & 0x7F) != 0x00) 
 80043fa:	064b      	lsls	r3, r1, #25
 80043fc:	d0aa      	beq.n	8004354 <USBD_StdEPReq+0x48>
        USBD_LL_StallEP(pdev , ep_addr);
 80043fe:	0028      	movs	r0, r5
 8004400:	f001 fb75 	bl	8005aee <USBD_LL_StallEP>
 8004404:	e7a6      	b.n	8004354 <USBD_StdEPReq+0x48>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004406:	0613      	lsls	r3, r2, #24
 8004408:	d412      	bmi.n	8004430 <USBD_StdEPReq+0x124>
                                         &pdev->ep_out[ep_addr & 0x7F];
 800440a:	247f      	movs	r4, #127	; 0x7f
 800440c:	400c      	ands	r4, r1
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800440e:	3410      	adds	r4, #16
 8004410:	0124      	lsls	r4, r4, #4
 8004412:	192c      	adds	r4, r5, r4
 8004414:	3404      	adds	r4, #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004416:	0028      	movs	r0, r5
 8004418:	f001 fb89 	bl	8005b2e <USBD_LL_IsStallEP>
 800441c:	2800      	cmp	r0, #0
 800441e:	d00e      	beq.n	800443e <USBD_StdEPReq+0x132>
        pep->status = 0x0001;     
 8004420:	2301      	movs	r3, #1
 8004422:	6023      	str	r3, [r4, #0]
      USBD_CtlSendData (pdev,
 8004424:	2202      	movs	r2, #2
 8004426:	0021      	movs	r1, r4
 8004428:	0028      	movs	r0, r5
 800442a:	f000 f829 	bl	8004480 <USBD_CtlSendData>
      break;
 800442e:	e791      	b.n	8004354 <USBD_StdEPReq+0x48>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004430:	247f      	movs	r4, #127	; 0x7f
 8004432:	400c      	ands	r4, r1
 8004434:	3401      	adds	r4, #1
 8004436:	0124      	lsls	r4, r4, #4
 8004438:	192c      	adds	r4, r5, r4
 800443a:	3404      	adds	r4, #4
 800443c:	e7eb      	b.n	8004416 <USBD_StdEPReq+0x10a>
        pep->status = 0x0000;  
 800443e:	2300      	movs	r3, #0
 8004440:	6023      	str	r3, [r4, #0]
 8004442:	e7ef      	b.n	8004424 <USBD_StdEPReq+0x118>

08004444 <USBD_GetString>:
{
 8004444:	b570      	push	{r4, r5, r6, lr}
 8004446:	0004      	movs	r4, r0
 8004448:	000d      	movs	r5, r1
 800444a:	0016      	movs	r6, r2
  if (desc != NULL) 
 800444c:	2800      	cmp	r0, #0
 800444e:	d016      	beq.n	800447e <USBD_GetString+0x3a>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004450:	f7ff fd59 	bl	8003f06 <USBD_GetLen>
 8004454:	1c43      	adds	r3, r0, #1
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	b29b      	uxth	r3, r3
 800445a:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *len;
 800445c:	702b      	strb	r3, [r5, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800445e:	2303      	movs	r3, #3
 8004460:	706b      	strb	r3, [r5, #1]
 8004462:	3b01      	subs	r3, #1
    while (*desc != '\0') 
 8004464:	e008      	b.n	8004478 <USBD_GetString+0x34>
      unicode[idx++] = *desc++;
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	3401      	adds	r4, #1
 800446c:	54e9      	strb	r1, [r5, r3]
      unicode[idx++] =  0x00;
 800446e:	3302      	adds	r3, #2
 8004470:	b2db      	uxtb	r3, r3
 8004472:	18aa      	adds	r2, r5, r2
 8004474:	2100      	movs	r1, #0
 8004476:	7011      	strb	r1, [r2, #0]
    while (*desc != '\0') 
 8004478:	7821      	ldrb	r1, [r4, #0]
 800447a:	2900      	cmp	r1, #0
 800447c:	d1f3      	bne.n	8004466 <USBD_GetString+0x22>
}
 800447e:	bd70      	pop	{r4, r5, r6, pc}

08004480 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004480:	b510      	push	{r4, lr}
 8004482:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004484:	2402      	movs	r4, #2
 8004486:	22fa      	movs	r2, #250	; 0xfa
 8004488:	0052      	lsls	r2, r2, #1
 800448a:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
 800448c:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 800448e:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004490:	000a      	movs	r2, r1
 8004492:	2100      	movs	r1, #0
 8004494:	f001 fb75 	bl	8005b82 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004498:	2000      	movs	r0, #0
 800449a:	bd10      	pop	{r4, pc}

0800449c <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800449c:	b510      	push	{r4, lr}
 800449e:	0013      	movs	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 80044a0:	000a      	movs	r2, r1
 80044a2:	2100      	movs	r1, #0
 80044a4:	f001 fb6d 	bl	8005b82 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80044a8:	2000      	movs	r0, #0
 80044aa:	bd10      	pop	{r4, pc}

080044ac <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80044ac:	b510      	push	{r4, lr}
 80044ae:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 80044b0:	2403      	movs	r4, #3
 80044b2:	22fa      	movs	r2, #250	; 0xfa
 80044b4:	0052      	lsls	r2, r2, #1
 80044b6:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 80044b8:	3aec      	subs	r2, #236	; 0xec
 80044ba:	5083      	str	r3, [r0, r2]
  pdev->ep_out[0].rem_length   = len;
 80044bc:	3204      	adds	r2, #4
 80044be:	5083      	str	r3, [r0, r2]
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 80044c0:	000a      	movs	r2, r1
 80044c2:	2100      	movs	r1, #0
 80044c4:	f001 fb6d 	bl	8005ba2 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 80044c8:	2000      	movs	r0, #0
 80044ca:	bd10      	pop	{r4, pc}

080044cc <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80044cc:	b510      	push	{r4, lr}
 80044ce:	0013      	movs	r3, r2

  USBD_LL_PrepareReceive (pdev,
 80044d0:	000a      	movs	r2, r1
 80044d2:	2100      	movs	r1, #0
 80044d4:	f001 fb65 	bl	8005ba2 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 80044d8:	2000      	movs	r0, #0
 80044da:	bd10      	pop	{r4, pc}

080044dc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80044dc:	b510      	push	{r4, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80044de:	2204      	movs	r2, #4
 80044e0:	23fa      	movs	r3, #250	; 0xfa
 80044e2:	005b      	lsls	r3, r3, #1
 80044e4:	50c2      	str	r2, [r0, r3]
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80044e6:	2300      	movs	r3, #0
 80044e8:	2200      	movs	r2, #0
 80044ea:	2100      	movs	r1, #0
 80044ec:	f001 fb49 	bl	8005b82 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80044f0:	2000      	movs	r0, #0
 80044f2:	bd10      	pop	{r4, pc}

080044f4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80044f4:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80044f6:	2205      	movs	r2, #5
 80044f8:	23fa      	movs	r3, #250	; 0xfa
 80044fa:	005b      	lsls	r3, r3, #1
 80044fc:	50c2      	str	r2, [r0, r3]
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80044fe:	2300      	movs	r3, #0
 8004500:	2200      	movs	r2, #0
 8004502:	2100      	movs	r1, #0
 8004504:	f001 fb4d 	bl	8005ba2 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004508:	2000      	movs	r0, #0
 800450a:	bd10      	pop	{r4, pc}

0800450c <RebootToBootloader>:

#include "stm32f0xx_hal.h"
#include "usb_device.h"

//call this at any time to initiate a reboot into bootloader
void RebootToBootloader(){
 800450c:	b500      	push	{lr}
 800450e:	b087      	sub	sp, #28


    FLASH_OBProgramInitTypeDef OBParam;

    HAL_FLASHEx_OBGetConfig(&OBParam);
 8004510:	4668      	mov	r0, sp
 8004512:	f7fc fe47 	bl	80011a4 <HAL_FLASHEx_OBGetConfig>

    OBParam.OptionType = OPTIONBYTE_USER;
 8004516:	2304      	movs	r3, #4
 8004518:	9300      	str	r3, [sp, #0]
    /*Reset NBOOT0 and BOOT_SEL,  see: RM 2.5 Boot configuration*/
    OBParam.USERConfig = 0x77; //Sorry for magic number :)
 800451a:	3373      	adds	r3, #115	; 0x73
 800451c:	466a      	mov	r2, sp
 800451e:	7353      	strb	r3, [r2, #13]

    HAL_FLASH_Unlock();
 8004520:	f7fc fcd6 	bl	8000ed0 <HAL_FLASH_Unlock>
    HAL_FLASH_OB_Unlock();
 8004524:	f7fc fcf0 	bl	8000f08 <HAL_FLASH_OB_Unlock>

    HAL_FLASHEx_OBErase();
 8004528:	f7fc fd78 	bl	800101c <HAL_FLASHEx_OBErase>

    HAL_FLASHEx_OBProgram(&OBParam);
 800452c:	4668      	mov	r0, sp
 800452e:	f7fc fda3 	bl	8001078 <HAL_FLASHEx_OBProgram>

    HAL_FLASH_OB_Lock();
 8004532:	f7fc fcfd 	bl	8000f30 <HAL_FLASH_OB_Lock>
    HAL_FLASH_Lock();
 8004536:	f7fc fcdd 	bl	8000ef4 <HAL_FLASH_Lock>

    HAL_FLASH_OB_Launch();
 800453a:	f7fc fd2f 	bl	8000f9c <HAL_FLASH_OB_Launch>
}
 800453e:	b007      	add	sp, #28
 8004540:	bd00      	pop	{pc}

08004542 <bootloaderSwitcher>:

//turns off BOOT0 pin
void bootloaderSwitcher(){
 8004542:	b500      	push	{lr}
 8004544:	b087      	sub	sp, #28
    FLASH_OBProgramInitTypeDef OBParam;

    HAL_FLASHEx_OBGetConfig(&OBParam);
 8004546:	4668      	mov	r0, sp
 8004548:	f7fc fe2c 	bl	80011a4 <HAL_FLASHEx_OBGetConfig>

    if(OBParam.USERConfig != 0x7F)
 800454c:	466b      	mov	r3, sp
 800454e:	7b5b      	ldrb	r3, [r3, #13]
 8004550:	2b7f      	cmp	r3, #127	; 0x7f
 8004552:	d011      	beq.n	8004578 <bootloaderSwitcher+0x36>
    {

        OBParam.OptionType = OPTIONBYTE_USER;
 8004554:	2304      	movs	r3, #4
 8004556:	9300      	str	r3, [sp, #0]
        OBParam.USERConfig = 0x7F;
 8004558:	337b      	adds	r3, #123	; 0x7b
 800455a:	466a      	mov	r2, sp
 800455c:	7353      	strb	r3, [r2, #13]

        HAL_FLASH_Unlock();
 800455e:	f7fc fcb7 	bl	8000ed0 <HAL_FLASH_Unlock>
        HAL_FLASH_OB_Unlock();
 8004562:	f7fc fcd1 	bl	8000f08 <HAL_FLASH_OB_Unlock>
        HAL_FLASHEx_OBErase();
 8004566:	f7fc fd59 	bl	800101c <HAL_FLASHEx_OBErase>
        HAL_FLASHEx_OBProgram(&OBParam);
 800456a:	4668      	mov	r0, sp
 800456c:	f7fc fd84 	bl	8001078 <HAL_FLASHEx_OBProgram>
        HAL_FLASH_OB_Lock();
 8004570:	f7fc fcde 	bl	8000f30 <HAL_FLASH_OB_Lock>
        HAL_FLASH_OB_Launch();
 8004574:	f7fc fd12 	bl	8000f9c <HAL_FLASH_OB_Launch>
    }
}
 8004578:	b007      	add	sp, #28
 800457a:	bd00      	pop	{pc}

0800457c <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800457c:	2329      	movs	r3, #41	; 0x29
{
 800457e:	b530      	push	{r4, r5, lr}
 8004580:	b099      	sub	sp, #100	; 0x64
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004582:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8004584:	2380      	movs	r3, #128	; 0x80
 8004586:	035b      	lsls	r3, r3, #13
 8004588:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	025b      	lsls	r3, r3, #9
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800458e:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004590:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004592:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8004594:	2300      	movs	r3, #0

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004596:	a80b      	add	r0, sp, #44	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8004598:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800459a:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800459c:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800459e:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80045a0:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045a2:	f7fe f851 	bl	8002648 <HAL_RCC_OscConfig>
 80045a6:	2800      	cmp	r0, #0
 80045a8:	d000      	beq.n	80045ac <SystemClock_Config+0x30>
 80045aa:	e7fe      	b.n	80045aa <SystemClock_Config+0x2e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045ac:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045ae:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80045b0:	9004      	str	r0, [sp, #16]


  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80045b2:	0029      	movs	r1, r5
 80045b4:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045b6:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045b8:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80045ba:	f7fe f9ad 	bl	8002918 <HAL_RCC_ClockConfig>
 80045be:	2800      	cmp	r0, #0
 80045c0:	d000      	beq.n	80045c4 <SystemClock_Config+0x48>
 80045c2:	e7fe      	b.n	80045c2 <SystemClock_Config+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80045c4:	2380      	movs	r3, #128	; 0x80
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80045c6:	900a      	str	r0, [sp, #40]	; 0x28
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80045c8:	029b      	lsls	r3, r3, #10

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ca:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80045cc:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ce:	f7fe fa7b 	bl	8002ac8 <HAL_RCCEx_PeriphCLKConfig>
 80045d2:	2800      	cmp	r0, #0
 80045d4:	d000      	beq.n	80045d8 <SystemClock_Config+0x5c>
 80045d6:	e7fe      	b.n	80045d6 <SystemClock_Config+0x5a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80045d8:	f7fe fa60 	bl	8002a9c <HAL_RCC_GetHCLKFreq>
 80045dc:	21fa      	movs	r1, #250	; 0xfa
 80045de:	0089      	lsls	r1, r1, #2
 80045e0:	f7fb fdae 	bl	8000140 <__udivsi3>
 80045e4:	f7fc fb32 	bl	8000c4c <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80045e8:	2004      	movs	r0, #4
 80045ea:	f7fc fb4b 	bl	8000c84 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 2, 2);
 80045ee:	2001      	movs	r0, #1
 80045f0:	0022      	movs	r2, r4
 80045f2:	0021      	movs	r1, r4
 80045f4:	4240      	negs	r0, r0
 80045f6:	f7fc fae3 	bl	8000bc0 <HAL_NVIC_SetPriority>
}
 80045fa:	b019      	add	sp, #100	; 0x64
 80045fc:	bd30      	pop	{r4, r5, pc}
	...

08004600 <main>:
  serialNumber = TYPE_ID | (((*uid) << 8) & 0xFFFFFF00);
 8004600:	4b5c      	ldr	r3, [pc, #368]	; (8004774 <main+0x174>)
{
 8004602:	b5f0      	push	{r4, r5, r6, r7, lr}
  serialNumber = TYPE_ID | (((*uid) << 8) & 0xFFFFFF00);
 8004604:	681b      	ldr	r3, [r3, #0]
{
 8004606:	b08f      	sub	sp, #60	; 0x3c
  serialNumber = TYPE_ID | (((*uid) << 8) & 0xFFFFFF00);
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	2316      	movs	r3, #22
 800460c:	0212      	lsls	r2, r2, #8
 800460e:	4313      	orrs	r3, r2
 8004610:	4a59      	ldr	r2, [pc, #356]	; (8004778 <main+0x178>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004612:	4e5a      	ldr	r6, [pc, #360]	; (800477c <main+0x17c>)
  serialNumber = TYPE_ID | (((*uid) << 8) & 0xFFFFFF00);
 8004614:	6013      	str	r3, [r2, #0]
  bootloaderSwitcher();
 8004616:	f7ff ff94 	bl	8004542 <bootloaderSwitcher>
  HAL_Init();
 800461a:	f7fb fe2f 	bl	800027c <HAL_Init>
  SystemClock_Config();
 800461e:	f7ff ffad 	bl	800457c <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004622:	2180      	movs	r1, #128	; 0x80
 8004624:	6972      	ldr	r2, [r6, #20]
 8004626:	0289      	lsls	r1, r1, #10
 8004628:	430a      	orrs	r2, r1
 800462a:	6172      	str	r2, [r6, #20]
 800462c:	6973      	ldr	r3, [r6, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_MOD_GPIO_Port, CAN_MOD_Pin|LED_Pin, GPIO_PIN_RESET);
 800462e:	2482      	movs	r4, #130	; 0x82
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004630:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004632:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004634:	9307      	str	r3, [sp, #28]
 8004636:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004638:	6972      	ldr	r2, [r6, #20]
 800463a:	02c9      	lsls	r1, r1, #11
 800463c:	430a      	orrs	r2, r1
 800463e:	6172      	str	r2, [r6, #20]
 8004640:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(CAN_MOD_GPIO_Port, CAN_MOD_Pin|LED_Pin, GPIO_PIN_RESET);
 8004642:	00e4      	lsls	r4, r4, #3
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004644:	400b      	ands	r3, r1
  HAL_GPIO_WritePin(CAN_MOD_GPIO_Port, CAN_MOD_Pin|LED_Pin, GPIO_PIN_RESET);
 8004646:	2200      	movs	r2, #0
 8004648:	0021      	movs	r1, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800464a:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(CAN_MOD_GPIO_Port, CAN_MOD_Pin|LED_Pin, GPIO_PIN_RESET);
 800464c:	484c      	ldr	r0, [pc, #304]	; (8004780 <main+0x180>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800464e:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(CAN_MOD_GPIO_Port, CAN_MOD_Pin|LED_Pin, GPIO_PIN_RESET);
 8004650:	f7fc fe7e 	bl	8001350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_MOD_Pin */
  GPIO_InitStruct.Pin = CAN_MOD_Pin | LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004654:	2301      	movs	r3, #1
  GPIO_InitStruct.Pin = CAN_MOD_Pin | LED_Pin;
 8004656:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004658:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CAN_MOD_GPIO_Port, &GPIO_InitStruct);
 800465a:	a909      	add	r1, sp, #36	; 0x24
 800465c:	4848      	ldr	r0, [pc, #288]	; (8004780 <main+0x180>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800465e:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004660:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004662:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(CAN_MOD_GPIO_Port, &GPIO_InitStruct);
 8004664:	f7fc fdb4 	bl	80011d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004668:	2090      	movs	r0, #144	; 0x90
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800466a:	2301      	movs	r3, #1
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800466c:	2703      	movs	r7, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800466e:	a909      	add	r1, sp, #36	; 0x24
 8004670:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004672:	9309      	str	r3, [sp, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004674:	930a      	str	r3, [sp, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004676:	940b      	str	r4, [sp, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004678:	970c      	str	r7, [sp, #48]	; 0x30
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800467a:	f7fc fda9 	bl	80011d0 <HAL_GPIO_Init>
  hcan.Instance = CAN;
 800467e:	4d41      	ldr	r5, [pc, #260]	; (8004784 <main+0x184>)
 8004680:	4b41      	ldr	r3, [pc, #260]	; (8004788 <main+0x188>)
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8004682:	0028      	movs	r0, r5
  hcan.Instance = CAN;
 8004684:	602b      	str	r3, [r5, #0]
  hcan.Init.SJW = CAN_SJW_2TQ;
 8004686:	2380      	movs	r3, #128	; 0x80
 8004688:	045b      	lsls	r3, r3, #17
 800468a:	60eb      	str	r3, [r5, #12]
  hcan.Init.BS1 = CAN_BS1_11TQ;
 800468c:	23a0      	movs	r3, #160	; 0xa0
 800468e:	031b      	lsls	r3, r3, #12
 8004690:	612b      	str	r3, [r5, #16]
  hcan.Init.BS2 = CAN_BS2_4TQ;
 8004692:	23c0      	movs	r3, #192	; 0xc0
 8004694:	039b      	lsls	r3, r3, #14
 8004696:	616b      	str	r3, [r5, #20]
  hcan.Init.ABOM = ENABLE;
 8004698:	2301      	movs	r3, #1
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800469a:	60ac      	str	r4, [r5, #8]
  hcan.Init.TTCM = DISABLE;
 800469c:	61ac      	str	r4, [r5, #24]
  hcan.Init.AWUM = DISABLE;
 800469e:	622c      	str	r4, [r5, #32]
  hcan.Init.RFLM = DISABLE;
 80046a0:	62ac      	str	r4, [r5, #40]	; 0x28
  hcan.Init.TXFP = DISABLE;
 80046a2:	62ec      	str	r4, [r5, #44]	; 0x2c
  hcan.Init.Prescaler = 3;
 80046a4:	606f      	str	r7, [r5, #4]
  hcan.Init.ABOM = ENABLE;
 80046a6:	61eb      	str	r3, [r5, #28]
  hcan.Init.NART = ENABLE;
 80046a8:	626b      	str	r3, [r5, #36]	; 0x24
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80046aa:	f7fb fea5 	bl	80003f8 <HAL_CAN_Init>
 80046ae:	1e04      	subs	r4, r0, #0
 80046b0:	d000      	beq.n	80046b4 <main+0xb4>
 80046b2:	e7fe      	b.n	80046b2 <main+0xb2>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046b4:	2201      	movs	r2, #1
 80046b6:	6973      	ldr	r3, [r6, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 2);
 80046b8:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046ba:	4313      	orrs	r3, r2
 80046bc:	6173      	str	r3, [r6, #20]
 80046be:	6973      	ldr	r3, [r6, #20]
  huart2.Instance = USART2;
 80046c0:	4e32      	ldr	r6, [pc, #200]	; (800478c <main+0x18c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046c2:	4013      	ands	r3, r2
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 2);
 80046c4:	1892      	adds	r2, r2, r2
 80046c6:	0011      	movs	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046c8:	9309      	str	r3, [sp, #36]	; 0x24
 80046ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 2);
 80046cc:	f7fc fa78 	bl	8000bc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80046d0:	200a      	movs	r0, #10
 80046d2:	f7fc faa7 	bl	8000c24 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80046d6:	0022      	movs	r2, r4
 80046d8:	0021      	movs	r1, r4
 80046da:	200b      	movs	r0, #11
 80046dc:	f7fc fa70 	bl	8000bc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80046e0:	200b      	movs	r0, #11
 80046e2:	f7fc fa9f 	bl	8000c24 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 80046e6:	4f2a      	ldr	r7, [pc, #168]	; (8004790 <main+0x190>)
  huart2.Init.BaudRate = 4000000;
 80046e8:	4b2a      	ldr	r3, [pc, #168]	; (8004794 <main+0x194>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80046ea:	0038      	movs	r0, r7
  huart2.Init.BaudRate = 4000000;
 80046ec:	607b      	str	r3, [r7, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80046ee:	230c      	movs	r3, #12
 80046f0:	617b      	str	r3, [r7, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 80046f2:	33f4      	adds	r3, #244	; 0xf4
 80046f4:	61bb      	str	r3, [r7, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	021b      	lsls	r3, r3, #8
  huart2.Instance = USART2;
 80046fa:	603e      	str	r6, [r7, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046fc:	60bc      	str	r4, [r7, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046fe:	60fc      	str	r4, [r7, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004700:	613c      	str	r4, [r7, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8004702:	61fb      	str	r3, [r7, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004704:	623c      	str	r4, [r7, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004706:	f7fe ffe9 	bl	80036dc <HAL_UART_Init>
 800470a:	2800      	cmp	r0, #0
 800470c:	d000      	beq.n	8004710 <main+0x110>
 800470e:	e7fe      	b.n	800470e <main+0x10e>
/* SPI1 init function */
static void MX_SPI1_Init(void)
{

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004710:	4c21      	ldr	r4, [pc, #132]	; (8004798 <main+0x198>)
 8004712:	4b22      	ldr	r3, [pc, #136]	; (800479c <main+0x19c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004714:	60a0      	str	r0, [r4, #8]
  hspi1.Instance = SPI1;
 8004716:	6023      	str	r3, [r4, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004718:	2382      	movs	r3, #130	; 0x82
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	6063      	str	r3, [r4, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800471e:	23e0      	movs	r3, #224	; 0xe0
 8004720:	00db      	lsls	r3, r3, #3
 8004722:	60e3      	str	r3, [r4, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004724:	2302      	movs	r3, #2
 8004726:	6123      	str	r3, [r4, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004728:	33ff      	adds	r3, #255	; 0xff
 800472a:	33ff      	adds	r3, #255	; 0xff
 800472c:	61a3      	str	r3, [r4, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800472e:	3be1      	subs	r3, #225	; 0xe1
 8004730:	3bff      	subs	r3, #255	; 0xff
 8004732:	61e3      	str	r3, [r4, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
 8004734:	3b19      	subs	r3, #25
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004736:	6160      	str	r0, [r4, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004738:	6220      	str	r0, [r4, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800473a:	6260      	str	r0, [r4, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800473c:	62a0      	str	r0, [r4, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800473e:	62e3      	str	r3, [r4, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004740:	6320      	str	r0, [r4, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004742:	3301      	adds	r3, #1
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004744:	0020      	movs	r0, r4
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004746:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004748:	f7fe fb3c 	bl	8002dc4 <HAL_SPI_Init>
 800474c:	2800      	cmp	r0, #0
 800474e:	d000      	beq.n	8004752 <main+0x152>
 8004750:	e7fe      	b.n	8004750 <main+0x150>
  MX_USB_DEVICE_Init();
 8004752:	f001 f849 	bl	80057e8 <MX_USB_DEVICE_Init>
  hiwdg.Instance = IWDG;
 8004756:	4812      	ldr	r0, [pc, #72]	; (80047a0 <main+0x1a0>)
 8004758:	4b12      	ldr	r3, [pc, #72]	; (80047a4 <main+0x1a4>)
 800475a:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800475c:	2304      	movs	r3, #4
 800475e:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 8004760:	4b11      	ldr	r3, [pc, #68]	; (80047a8 <main+0x1a8>)
 8004762:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 4095;
 8004764:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004766:	f7fc fdfd 	bl	8001364 <HAL_IWDG_Init>
 800476a:	9000      	str	r0, [sp, #0]
 800476c:	2800      	cmp	r0, #0
 800476e:	d01d      	beq.n	80047ac <main+0x1ac>
 8004770:	e7fe      	b.n	8004770 <main+0x170>
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	20000110 	.word	0x20000110
 8004778:	200005dc 	.word	0x200005dc
 800477c:	40021000 	.word	0x40021000
 8004780:	48000400 	.word	0x48000400
 8004784:	20000530 	.word	0x20000530
 8004788:	40006400 	.word	0x40006400
 800478c:	40004400 	.word	0x40004400
 8004790:	20000660 	.word	0x20000660
 8004794:	003d0900 	.word	0x003d0900
 8004798:	200005fc 	.word	0x200005fc
 800479c:	40013000 	.word	0x40013000
 80047a0:	20000520 	.word	0x20000520
 80047a4:	40003000 	.word	0x40003000
 80047a8:	00000fff 	.word	0x00000fff
  canRxFlags.flags.byte = 0;
 80047ac:	466a      	mov	r2, sp
  hcan.pTxMsg = &CanTxBuffer;
 80047ae:	4bb9      	ldr	r3, [pc, #740]	; (8004a94 <main+0x494>)
  canRxFlags.flags.byte = 0;
 80047b0:	7812      	ldrb	r2, [r2, #0]
  hcan.pTxMsg = &CanTxBuffer;
 80047b2:	632b      	str	r3, [r5, #48]	; 0x30
  hcan.pRxMsg = &CanRxBuffer;
 80047b4:	4bb8      	ldr	r3, [pc, #736]	; (8004a98 <main+0x498>)
 80047b6:	636b      	str	r3, [r5, #52]	; 0x34
  canRxFlags.flags.byte = 0;
 80047b8:	4bb8      	ldr	r3, [pc, #736]	; (8004a9c <main+0x49c>)
 80047ba:	701a      	strb	r2, [r3, #0]
  slcanClearAllFilters();
 80047bc:	f000 fda4 	bl	8005308 <slcanClearAllFilters>
  HAL_NVIC_SetPriority(CEC_CAN_IRQn, 2, 2);
 80047c0:	2202      	movs	r2, #2
 80047c2:	201e      	movs	r0, #30
 80047c4:	0011      	movs	r1, r2
 80047c6:	f7fc f9fb 	bl	8000bc0 <HAL_NVIC_SetPriority>
  HAL_CAN_Receive_IT(&hcan, CAN_FIFO0);
 80047ca:	9900      	ldr	r1, [sp, #0]
 80047cc:	0028      	movs	r0, r5
 80047ce:	f7fb ff8f 	bl	80006f0 <HAL_CAN_Receive_IT>
  USART2->CR1 &= ~USART_CR1_UE;
 80047d2:	2201      	movs	r2, #1
 80047d4:	6833      	ldr	r3, [r6, #0]
  HAL_Delay(1);
 80047d6:	2001      	movs	r0, #1
  USART2->CR1 &= ~USART_CR1_UE;
 80047d8:	4393      	bics	r3, r2
 80047da:	6033      	str	r3, [r6, #0]
  USART2->CR2 |= USART_CR2_ADDM7;
 80047dc:	2310      	movs	r3, #16
 80047de:	6872      	ldr	r2, [r6, #4]
  HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 80047e0:	251f      	movs	r5, #31
  USART2->CR2 |= USART_CR2_ADDM7;
 80047e2:	4313      	orrs	r3, r2
 80047e4:	6073      	str	r3, [r6, #4]
  USART2->CR2 |= (uint32_t)(0x0D << USART_CR2_ADD_Pos);
 80047e6:	23d0      	movs	r3, #208	; 0xd0
 80047e8:	6872      	ldr	r2, [r6, #4]
 80047ea:	051b      	lsls	r3, r3, #20
 80047ec:	4313      	orrs	r3, r2
 80047ee:	6073      	str	r3, [r6, #4]
  USART2->CR1 |= USART_CR1_CMIE;
 80047f0:	2380      	movs	r3, #128	; 0x80
 80047f2:	6832      	ldr	r2, [r6, #0]
 80047f4:	01db      	lsls	r3, r3, #7
 80047f6:	4313      	orrs	r3, r2
  USART2->CR1 &= ~USART_CR1_RXNEIE;
 80047f8:	2220      	movs	r2, #32
  USART2->CR1 |= USART_CR1_CMIE;
 80047fa:	6033      	str	r3, [r6, #0]
  USART2->CR1 &= ~USART_CR1_RXNEIE;
 80047fc:	6833      	ldr	r3, [r6, #0]
 80047fe:	4393      	bics	r3, r2
 8004800:	6033      	str	r3, [r6, #0]
  HAL_Delay(1);
 8004802:	f7fb fd59 	bl	80002b8 <HAL_Delay>
  USART2->CR1 |= USART_CR1_UE;
 8004806:	2201      	movs	r2, #1
  RTS_LOW();
 8004808:	2090      	movs	r0, #144	; 0x90
  USART2->CR1 |= USART_CR1_UE;
 800480a:	6833      	ldr	r3, [r6, #0]
  RTS_LOW();
 800480c:	2102      	movs	r1, #2
  USART2->CR1 |= USART_CR1_UE;
 800480e:	4313      	orrs	r3, r2
 8004810:	6033      	str	r3, [r6, #0]
  RTS_LOW();
 8004812:	9a00      	ldr	r2, [sp, #0]
 8004814:	05c0      	lsls	r0, r0, #23
 8004816:	f7fc fd9b 	bl	8001350 <HAL_GPIO_WritePin>
  HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 800481a:	4ba1      	ldr	r3, [pc, #644]	; (8004aa0 <main+0x4a0>)
 800481c:	221e      	movs	r2, #30
 800481e:	7819      	ldrb	r1, [r3, #0]
 8004820:	4ba0      	ldr	r3, [pc, #640]	; (8004aa4 <main+0x4a4>)
 8004822:	4369      	muls	r1, r5
 8004824:	3101      	adds	r1, #1
 8004826:	18c9      	adds	r1, r1, r3
 8004828:	0038      	movs	r0, r7
 800482a:	f7fe fced 	bl	8003208 <HAL_UART_Receive_DMA>
  HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*) &strip_buffer, sizeof(struct strip_buffer));
 800482e:	22c0      	movs	r2, #192	; 0xc0
 8004830:	499d      	ldr	r1, [pc, #628]	; (8004aa8 <main+0x4a8>)
 8004832:	0020      	movs	r0, r4
 8004834:	f7fe fb2c 	bl	8002e90 <HAL_SPI_Transmit_DMA>
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004838:	9a00      	ldr	r2, [sp, #0]
 800483a:	201c      	movs	r0, #28
 800483c:	0011      	movs	r1, r2
 800483e:	f7fc f9bf 	bl	8000bc0 <HAL_NVIC_SetPriority>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8004842:	2280      	movs	r2, #128	; 0x80
 8004844:	4b99      	ldr	r3, [pc, #612]	; (8004aac <main+0x4ac>)
 8004846:	0552      	lsls	r2, r2, #21
 8004848:	601a      	str	r2, [r3, #0]
  initCanOnStart();
 800484a:	f000 fa55 	bl	8004cf8 <initCanOnStart>
	if(rxFullFlag == 0)	HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE); //resume DMA
 800484e:	9501      	str	r5, [sp, #4]
 8004850:	4b97      	ldr	r3, [pc, #604]	; (8004ab0 <main+0x4b0>)
 8004852:	4e93      	ldr	r6, [pc, #588]	; (8004aa0 <main+0x4a0>)
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	4c93      	ldr	r4, [pc, #588]	; (8004aa4 <main+0x4a4>)
 8004858:	2b00      	cmp	r3, #0
 800485a:	d108      	bne.n	800486e <main+0x26e>
 800485c:	7831      	ldrb	r1, [r6, #0]
 800485e:	9b01      	ldr	r3, [sp, #4]
 8004860:	221e      	movs	r2, #30
 8004862:	4359      	muls	r1, r3
 8004864:	3101      	adds	r1, #1
 8004866:	1861      	adds	r1, r4, r1
 8004868:	4892      	ldr	r0, [pc, #584]	; (8004ab4 <main+0x4b4>)
 800486a:	f7fe fccd 	bl	8003208 <HAL_UART_Receive_DMA>
	if(rxFullFlag && uart_buffers[activeBuffer].bufferCleared)
 800486e:	4b90      	ldr	r3, [pc, #576]	; (8004ab0 <main+0x4b0>)
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d04b      	beq.n	800490e <main+0x30e>
 8004876:	7833      	ldrb	r3, [r6, #0]
 8004878:	9901      	ldr	r1, [sp, #4]
 800487a:	4359      	muls	r1, r3
 800487c:	5c62      	ldrb	r2, [r4, r1]
 800487e:	0792      	lsls	r2, r2, #30
 8004880:	d54d      	bpl.n	800491e <main+0x31e>
		HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE); //resume DMA
 8004882:	4f8c      	ldr	r7, [pc, #560]	; (8004ab4 <main+0x4b4>)
 8004884:	3101      	adds	r1, #1
 8004886:	1861      	adds	r1, r4, r1
 8004888:	221e      	movs	r2, #30
 800488a:	0038      	movs	r0, r7
 800488c:	f7fe fcbc 	bl	8003208 <HAL_UART_Receive_DMA>
		uart_buffers[activeBuffer].bufferCleared = 0;
 8004890:	2102      	movs	r1, #2
 8004892:	7835      	ldrb	r5, [r6, #0]
 8004894:	9a01      	ldr	r2, [sp, #4]
 8004896:	436a      	muls	r2, r5
 8004898:	5ca3      	ldrb	r3, [r4, r2]
 800489a:	438b      	bics	r3, r1
 800489c:	54a3      	strb	r3, [r4, r2]
		slCanProccesInputUART((const char*)&uart_buffers[!activeBuffer].data); //decode buffer content
 800489e:	4268      	negs	r0, r5
 80048a0:	4168      	adcs	r0, r5
 80048a2:	9b01      	ldr	r3, [sp, #4]
 80048a4:	4358      	muls	r0, r3
 80048a6:	3001      	adds	r0, #1
 80048a8:	1820      	adds	r0, r4, r0
 80048aa:	f000 fa75 	bl	8004d98 <slCanProccesInputUART>
		memset(uart_buffers[!activeBuffer].data, 0 , UART_RX_BUFFER_SIZE); //clear the buffer
 80048ae:	7833      	ldrb	r3, [r6, #0]
 80048b0:	221e      	movs	r2, #30
 80048b2:	425d      	negs	r5, r3
 80048b4:	415d      	adcs	r5, r3
 80048b6:	9b01      	ldr	r3, [sp, #4]
 80048b8:	2100      	movs	r1, #0
 80048ba:	435d      	muls	r5, r3
 80048bc:	1c68      	adds	r0, r5, #1
 80048be:	1820      	adds	r0, r4, r0
 80048c0:	f001 fa5d 	bl	8005d7e <memset>
		uart_buffers[!activeBuffer].bufferCleared = 1;
 80048c4:	2202      	movs	r2, #2
 80048c6:	5d63      	ldrb	r3, [r4, r5]
		if(slCanCheckCommand(command) == 7)
 80048c8:	487b      	ldr	r0, [pc, #492]	; (8004ab8 <main+0x4b8>)
		uart_buffers[!activeBuffer].bufferCleared = 1;
 80048ca:	4313      	orrs	r3, r2
 80048cc:	5563      	strb	r3, [r4, r5]
		__HAL_UART_FLUSH_DRREGISTER(&huart2); //clear the register
 80048ce:	2308      	movs	r3, #8
 80048d0:	683a      	ldr	r2, [r7, #0]
		rxFullFlag = 0;
 80048d2:	2500      	movs	r5, #0
		__HAL_UART_FLUSH_DRREGISTER(&huart2); //clear the register
 80048d4:	6991      	ldr	r1, [r2, #24]
 80048d6:	430b      	orrs	r3, r1
 80048d8:	6193      	str	r3, [r2, #24]
 80048da:	2310      	movs	r3, #16
 80048dc:	6991      	ldr	r1, [r2, #24]
 80048de:	430b      	orrs	r3, r1
 80048e0:	6193      	str	r3, [r2, #24]
		rxFullFlag = 0;
 80048e2:	4b73      	ldr	r3, [pc, #460]	; (8004ab0 <main+0x4b0>)
 80048e4:	701d      	strb	r5, [r3, #0]
		if(slCanCheckCommand(command) == 7)
 80048e6:	f000 fa97 	bl	8004e18 <slCanCheckCommand>
 80048ea:	2807      	cmp	r0, #7
 80048ec:	d10f      	bne.n	800490e <main+0x30e>
			HAL_UART_DMAStop(&huart2);
 80048ee:	0038      	movs	r0, r7
 80048f0:	f7fe fcd8 	bl	80032a4 <HAL_UART_DMAStop>
			memset(uart_buffers[activeBuffer].data, 0 , UART_RX_BUFFER_SIZE); //clear the buffer
 80048f4:	9b01      	ldr	r3, [sp, #4]
 80048f6:	7836      	ldrb	r6, [r6, #0]
 80048f8:	221e      	movs	r2, #30
 80048fa:	435e      	muls	r6, r3
 80048fc:	1c70      	adds	r0, r6, #1
 80048fe:	1820      	adds	r0, r4, r0
 8004900:	0029      	movs	r1, r5
 8004902:	f001 fa3c 	bl	8005d7e <memset>
			uart_buffers[activeBuffer].bufferCleared = 1;
 8004906:	2202      	movs	r2, #2
 8004908:	5da3      	ldrb	r3, [r4, r6]
 800490a:	4313      	orrs	r3, r2
 800490c:	55a3      	strb	r3, [r4, r6]
	if(!uart_buffers[activeBuffer].bufferCleared)
 800490e:	4b64      	ldr	r3, [pc, #400]	; (8004aa0 <main+0x4a0>)
 8004910:	9901      	ldr	r1, [sp, #4]
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	4a63      	ldr	r2, [pc, #396]	; (8004aa4 <main+0x4a4>)
 8004916:	4359      	muls	r1, r3
 8004918:	5c8a      	ldrb	r2, [r1, r2]
 800491a:	0792      	lsls	r2, r2, #30
 800491c:	d40c      	bmi.n	8004938 <main+0x338>
		memset(uart_buffers[activeBuffer].data, 0 , UART_RX_BUFFER_SIZE);
 800491e:	9c01      	ldr	r4, [sp, #4]
 8004920:	4d60      	ldr	r5, [pc, #384]	; (8004aa4 <main+0x4a4>)
 8004922:	435c      	muls	r4, r3
 8004924:	1c60      	adds	r0, r4, #1
 8004926:	221e      	movs	r2, #30
 8004928:	1940      	adds	r0, r0, r5
 800492a:	2100      	movs	r1, #0
 800492c:	f001 fa27 	bl	8005d7e <memset>
		uart_buffers[activeBuffer].bufferCleared = 1;
 8004930:	2302      	movs	r3, #2
 8004932:	5d62      	ldrb	r2, [r4, r5]
 8004934:	4313      	orrs	r3, r2
 8004936:	5563      	strb	r3, [r4, r5]
	if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED)
 8004938:	23fe      	movs	r3, #254	; 0xfe
 800493a:	4a60      	ldr	r2, [pc, #384]	; (8004abc <main+0x4bc>)
 800493c:	005b      	lsls	r3, r3, #1
 800493e:	5cd3      	ldrb	r3, [r2, r3]
 8004940:	2b03      	cmp	r3, #3
 8004942:	d002      	beq.n	800494a <main+0x34a>
		slCanCheckCommand(command);
 8004944:	485c      	ldr	r0, [pc, #368]	; (8004ab8 <main+0x4b8>)
 8004946:	f000 fa67 	bl	8004e18 <slCanCheckCommand>
	if (canRxFlags.flags.byte != 0 && hdma_usart2_tx.State == HAL_DMA_STATE_READY) // potential fix to uart tx buffer overwriting
 800494a:	4d54      	ldr	r5, [pc, #336]	; (8004a9c <main+0x49c>)
 800494c:	782b      	ldrb	r3, [r5, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d010      	beq.n	8004974 <main+0x374>
 8004952:	4b5b      	ldr	r3, [pc, #364]	; (8004ac0 <main+0x4c0>)
 8004954:	3302      	adds	r3, #2
 8004956:	7fdc      	ldrb	r4, [r3, #31]
 8004958:	b2e4      	uxtb	r4, r4
 800495a:	2c01      	cmp	r4, #1
 800495c:	d10a      	bne.n	8004974 <main+0x374>
		slcanReciveCanFrame(hcan.pRxMsg);
 800495e:	4e59      	ldr	r6, [pc, #356]	; (8004ac4 <main+0x4c4>)
 8004960:	6b70      	ldr	r0, [r6, #52]	; 0x34
 8004962:	f000 fc77 	bl	8005254 <slcanReciveCanFrame>
		canRxFlags.flags.fifo1 = 0;
 8004966:	782b      	ldrb	r3, [r5, #0]
		HAL_CAN_Receive_IT(&hcan, CAN_FIFO0);
 8004968:	2100      	movs	r1, #0
		canRxFlags.flags.fifo1 = 0;
 800496a:	43a3      	bics	r3, r4
		HAL_CAN_Receive_IT(&hcan, CAN_FIFO0);
 800496c:	0030      	movs	r0, r6
		canRxFlags.flags.fifo1 = 0;
 800496e:	702b      	strb	r3, [r5, #0]
		HAL_CAN_Receive_IT(&hcan, CAN_FIFO0);
 8004970:	f7fb febe 	bl	80006f0 <HAL_CAN_Receive_IT>
	slcanOutputFlush();
 8004974:	f000 f9e2 	bl	8004d3c <slcanOutputFlush>
	if(HAL_GetTick() - lastLEDTick >= 250)
 8004978:	f7fb fc98 	bl	80002ac <HAL_GetTick>
 800497c:	4c52      	ldr	r4, [pc, #328]	; (8004ac8 <main+0x4c8>)
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	1ac0      	subs	r0, r0, r3
 8004982:	28f9      	cmp	r0, #249	; 0xf9
 8004984:	d90d      	bls.n	80049a2 <main+0x3a2>
		lastLEDTick = HAL_GetTick();
 8004986:	f7fb fc91 	bl	80002ac <HAL_GetTick>
 800498a:	6020      	str	r0, [r4, #0]
		switch(slcan_getState())
 800498c:	f000 fc5c 	bl	8005248 <slcan_getState>
 8004990:	2801      	cmp	r0, #1
 8004992:	d001      	beq.n	8004998 <main+0x398>
 8004994:	2802      	cmp	r0, #2
 8004996:	d170      	bne.n	8004a7a <main+0x47a>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8004998:	2180      	movs	r1, #128	; 0x80
 800499a:	484c      	ldr	r0, [pc, #304]	; (8004acc <main+0x4cc>)
 800499c:	00c9      	lsls	r1, r1, #3
 800499e:	f7fc fcdd 	bl	800135c <HAL_GPIO_TogglePin>
	if(HAL_GetTick() - lastAPATick >= 18)
 80049a2:	f7fb fc83 	bl	80002ac <HAL_GetTick>
 80049a6:	4b4a      	ldr	r3, [pc, #296]	; (8004ad0 <main+0x4d0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	1ac0      	subs	r0, r0, r3
 80049ac:	2811      	cmp	r0, #17
 80049ae:	d960      	bls.n	8004a72 <main+0x472>
	strip_buffer.endFrame = 0;
 80049b0:	4b3d      	ldr	r3, [pc, #244]	; (8004aa8 <main+0x4a8>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	0019      	movs	r1, r3
 80049b6:	31bc      	adds	r1, #188	; 0xbc
 80049b8:	600a      	str	r2, [r1, #0]
		  if (NUM_LEDS - i == (counter * 2) - 50 || NUM_LEDS - i == (counter * 2) - 50 + 1 || i == counter - 160) {
 80049ba:	212e      	movs	r1, #46	; 0x2e
	strip_buffer.startFrame = 0;
 80049bc:	601a      	str	r2, [r3, #0]
		  if (i == counter - 0 || NUM_LEDS - i == (counter - 200) * 2 || NUM_LEDS - i == (counter - 200) * 2 - 1) {
 80049be:	9b00      	ldr	r3, [sp, #0]
 80049c0:	3bc8      	subs	r3, #200	; 0xc8
 80049c2:	005b      	lsls	r3, r3, #1
 80049c4:	9303      	str	r3, [sp, #12]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	9305      	str	r3, [sp, #20]
		  if (NUM_LEDS - i == (counter * 2) - 50 || NUM_LEDS - i == (counter * 2) - 50 + 1 || i == counter - 160) {
 80049ca:	9b00      	ldr	r3, [sp, #0]
 80049cc:	3b19      	subs	r3, #25
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	9302      	str	r3, [sp, #8]
 80049d2:	3301      	adds	r3, #1
 80049d4:	9304      	str	r3, [sp, #16]
 80049d6:	232e      	movs	r3, #46	; 0x2e
 80049d8:	1a5f      	subs	r7, r3, r1
 80049da:	4b33      	ldr	r3, [pc, #204]	; (8004aa8 <main+0x4a8>)
 80049dc:	0088      	lsls	r0, r1, #2
 80049de:	1a18      	subs	r0, r3, r0
 80049e0:	23be      	movs	r3, #190	; 0xbe
 80049e2:	469c      	mov	ip, r3
 80049e4:	0006      	movs	r6, r0
 80049e6:	4484      	add	ip, r0
		  int g = strip_buffer.strip[i].fields.green - 3;
 80049e8:	4663      	mov	r3, ip
		  if (i == counter - 0 || NUM_LEDS - i == (counter - 200) * 2 || NUM_LEDS - i == (counter - 200) * 2 - 1) {
 80049ea:	9c00      	ldr	r4, [sp, #0]
 80049ec:	36bf      	adds	r6, #191	; 0xbf
		  int r = strip_buffer.strip[i].fields.red - 3;
 80049ee:	7832      	ldrb	r2, [r6, #0]
		  int g = strip_buffer.strip[i].fields.green - 3;
 80049f0:	781b      	ldrb	r3, [r3, #0]
		  if (i == counter - 0 || NUM_LEDS - i == (counter - 200) * 2 || NUM_LEDS - i == (counter - 200) * 2 - 1) {
 80049f2:	42bc      	cmp	r4, r7
 80049f4:	d048      	beq.n	8004a88 <main+0x488>
 80049f6:	9c03      	ldr	r4, [sp, #12]
 80049f8:	42a1      	cmp	r1, r4
 80049fa:	d045      	beq.n	8004a88 <main+0x488>
 80049fc:	9c05      	ldr	r4, [sp, #20]
 80049fe:	42a1      	cmp	r1, r4
 8004a00:	d042      	beq.n	8004a88 <main+0x488>
		  int r = strip_buffer.strip[i].fields.red - 3;
 8004a02:	3a03      	subs	r2, #3
		  int g = strip_buffer.strip[i].fields.green - 3;
 8004a04:	3b03      	subs	r3, #3
		  if (NUM_LEDS - i == (counter * 2) - 50 || NUM_LEDS - i == (counter * 2) - 50 + 1 || i == counter - 160) {
 8004a06:	9c02      	ldr	r4, [sp, #8]
 8004a08:	428c      	cmp	r4, r1
 8004a0a:	d006      	beq.n	8004a1a <main+0x41a>
 8004a0c:	9c04      	ldr	r4, [sp, #16]
 8004a0e:	42a1      	cmp	r1, r4
 8004a10:	d003      	beq.n	8004a1a <main+0x41a>
 8004a12:	9c00      	ldr	r4, [sp, #0]
 8004a14:	3ca0      	subs	r4, #160	; 0xa0
 8004a16:	42bc      	cmp	r4, r7
 8004a18:	d100      	bne.n	8004a1c <main+0x41c>
			r += 127;
 8004a1a:	327f      	adds	r2, #127	; 0x7f
 8004a1c:	43d4      	mvns	r4, r2
 8004a1e:	43dd      	mvns	r5, r3
 8004a20:	17e4      	asrs	r4, r4, #31
 8004a22:	17ed      	asrs	r5, r5, #31
 8004a24:	402b      	ands	r3, r5
		  strip_buffer.strip[i].fields.red = (uint8_t)r;
 8004a26:	4022      	ands	r2, r4
 8004a28:	2a7f      	cmp	r2, #127	; 0x7f
 8004a2a:	dd00      	ble.n	8004a2e <main+0x42e>
 8004a2c:	227f      	movs	r2, #127	; 0x7f
 8004a2e:	7032      	strb	r2, [r6, #0]
		  strip_buffer.strip[i].fields.green = (uint8_t)g;
 8004a30:	2b7f      	cmp	r3, #127	; 0x7f
 8004a32:	dd00      	ble.n	8004a36 <main+0x436>
 8004a34:	237f      	movs	r3, #127	; 0x7f
 8004a36:	4662      	mov	r2, ip
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	7013      	strb	r3, [r2, #0]
		  strip_buffer.strip[i].fields.brightness =  (uint8_t)0xF;
 8004a3c:	2207      	movs	r2, #7
		  strip_buffer.strip[i].fields.blue = (uint8_t)g;
 8004a3e:	30bd      	adds	r0, #189	; 0xbd
 8004a40:	7003      	strb	r3, [r0, #0]
		  strip_buffer.strip[i].fields.brightness =  (uint8_t)0xF;
 8004a42:	4b19      	ldr	r3, [pc, #100]	; (8004aa8 <main+0x4a8>)
 8004a44:	00bf      	lsls	r7, r7, #2
 8004a46:	19df      	adds	r7, r3, r7
 8004a48:	793b      	ldrb	r3, [r7, #4]
 8004a4a:	3901      	subs	r1, #1
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	3271      	adds	r2, #113	; 0x71
 8004a50:	4313      	orrs	r3, r2
 8004a52:	713b      	strb	r3, [r7, #4]
	for (uint8_t i = 0; i < NUM_LEDS; i++)
 8004a54:	2900      	cmp	r1, #0
 8004a56:	d1be      	bne.n	80049d6 <main+0x3d6>
		if (counter == 380) {
 8004a58:	23be      	movs	r3, #190	; 0xbe
 8004a5a:	9a00      	ldr	r2, [sp, #0]
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d015      	beq.n	8004a8e <main+0x48e>
		  counter++;
 8004a62:	0013      	movs	r3, r2
 8004a64:	3301      	adds	r3, #1
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	9300      	str	r3, [sp, #0]
		lastAPATick = HAL_GetTick();
 8004a6a:	f7fb fc1f 	bl	80002ac <HAL_GetTick>
 8004a6e:	4b18      	ldr	r3, [pc, #96]	; (8004ad0 <main+0x4d0>)
 8004a70:	6018      	str	r0, [r3, #0]
	HAL_IWDG_Refresh(&hiwdg);
 8004a72:	4818      	ldr	r0, [pc, #96]	; (8004ad4 <main+0x4d4>)
 8004a74:	f7fc fca6 	bl	80013c4 <HAL_IWDG_Refresh>
	if(rxFullFlag == 0)	HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE); //resume DMA
 8004a78:	e6ea      	b.n	8004850 <main+0x250>
			HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004a7a:	2180      	movs	r1, #128	; 0x80
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	00c9      	lsls	r1, r1, #3
 8004a80:	4812      	ldr	r0, [pc, #72]	; (8004acc <main+0x4cc>)
 8004a82:	f7fc fc65 	bl	8001350 <HAL_GPIO_WritePin>
			break;
 8004a86:	e78c      	b.n	80049a2 <main+0x3a2>
			r += 127;
 8004a88:	327c      	adds	r2, #124	; 0x7c
			g += 127;
 8004a8a:	337c      	adds	r3, #124	; 0x7c
 8004a8c:	e7bb      	b.n	8004a06 <main+0x406>
		  counter = 0;
 8004a8e:	9100      	str	r1, [sp, #0]
 8004a90:	e7eb      	b.n	8004a6a <main+0x46a>
 8004a92:	46c0      	nop			; (mov r8, r8)
 8004a94:	200005e0 	.word	0x200005e0
 8004a98:	200005b8 	.word	0x200005b8
 8004a9c:	2000051c 	.word	0x2000051c
 8004aa0:	2000017e 	.word	0x2000017e
 8004aa4:	20000714 	.word	0x20000714
 8004aa8:	2000018c 	.word	0x2000018c
 8004aac:	e000e100 	.word	0xe000e100
 8004ab0:	20000188 	.word	0x20000188
 8004ab4:	20000660 	.word	0x20000660
 8004ab8:	20000250 	.word	0x20000250
 8004abc:	20000774 	.word	0x20000774
 8004ac0:	20000574 	.word	0x20000574
 8004ac4:	20000530 	.word	0x20000530
 8004ac8:	20000184 	.word	0x20000184
 8004acc:	48000400 	.word	0x48000400
 8004ad0:	20000180 	.word	0x20000180
 8004ad4:	20000520 	.word	0x20000520

08004ad8 <hUCCB_HandleBufferError>:
	HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 8004ad8:	211f      	movs	r1, #31
{
 8004ada:	b510      	push	{r4, lr}
	HAL_UART_Receive_DMA(&huart2, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 8004adc:	4b05      	ldr	r3, [pc, #20]	; (8004af4 <hUCCB_HandleBufferError+0x1c>)
 8004ade:	221e      	movs	r2, #30
 8004ae0:	781b      	ldrb	r3, [r3, #0]
 8004ae2:	4805      	ldr	r0, [pc, #20]	; (8004af8 <hUCCB_HandleBufferError+0x20>)
 8004ae4:	4359      	muls	r1, r3
 8004ae6:	4b05      	ldr	r3, [pc, #20]	; (8004afc <hUCCB_HandleBufferError+0x24>)
 8004ae8:	3101      	adds	r1, #1
 8004aea:	18c9      	adds	r1, r1, r3
 8004aec:	f7fe fb8c 	bl	8003208 <HAL_UART_Receive_DMA>
}
 8004af0:	bd10      	pop	{r4, pc}
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	2000017e 	.word	0x2000017e
 8004af8:	20000660 	.word	0x20000660
 8004afc:	20000714 	.word	0x20000714

08004b00 <HAL_UART_TxCpltCallback>:
  }
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	uint32_t err = huart->ErrorCode;
 8004b00:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
	UNUSED(err);
}
 8004b02:	4770      	bx	lr

08004b04 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
	uint32_t err = huart->ErrorCode;
//	HAL_UART_Transmit(&huart2, sl_frame, sl_frame_len, 100);
//	NVIC_SystemReset();
	HAL_UART_Receive_DMA(huart, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 8004b04:	211f      	movs	r1, #31
{
 8004b06:	b510      	push	{r4, lr}
	uint32_t err = huart->ErrorCode;
 8004b08:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
	HAL_UART_Receive_DMA(huart, uart_buffers[activeBuffer].data, UART_RX_BUFFER_SIZE);
 8004b0a:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <HAL_UART_ErrorCallback+0x1c>)
 8004b0c:	221e      	movs	r2, #30
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	4359      	muls	r1, r3
 8004b12:	4b04      	ldr	r3, [pc, #16]	; (8004b24 <HAL_UART_ErrorCallback+0x20>)
 8004b14:	3101      	adds	r1, #1
 8004b16:	18c9      	adds	r1, r1, r3
 8004b18:	f7fe fb76 	bl	8003208 <HAL_UART_Receive_DMA>
	UNUSED(err);
}
 8004b1c:	bd10      	pop	{r4, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	2000017e 	.word	0x2000017e
 8004b24:	20000714 	.word	0x20000714

08004b28 <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004b28:	b510      	push	{r4, lr}
	HAL_CAN_Receive_IT(hcan, CAN_FIFO0);
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	f7fb fde0 	bl	80006f0 <HAL_CAN_Receive_IT>
}
 8004b30:	bd10      	pop	{r4, pc}
	...

08004b34 <HAL_CAN_RxCpltCallback>:

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan)
{
	canRxFlags.flags.fifo1 = 1;
 8004b34:	2301      	movs	r3, #1
 8004b36:	4a02      	ldr	r2, [pc, #8]	; (8004b40 <HAL_CAN_RxCpltCallback+0xc>)
 8004b38:	7811      	ldrb	r1, [r2, #0]
 8004b3a:	430b      	orrs	r3, r1
 8004b3c:	7013      	strb	r3, [r2, #0]
//    HAL_CAN_Receive_IT(hcan,CAN_FIFO0);
}
 8004b3e:	4770      	bx	lr
 8004b40:	2000051c 	.word	0x2000051c

08004b44 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
	rxFullFlag = 1;
 8004b44:	2201      	movs	r2, #1
 8004b46:	4b04      	ldr	r3, [pc, #16]	; (8004b58 <HAL_UART_RxCpltCallback+0x14>)
 8004b48:	701a      	strb	r2, [r3, #0]
	activeBuffer = !activeBuffer;
 8004b4a:	4a04      	ldr	r2, [pc, #16]	; (8004b5c <HAL_UART_RxCpltCallback+0x18>)
 8004b4c:	7813      	ldrb	r3, [r2, #0]
 8004b4e:	4259      	negs	r1, r3
 8004b50:	414b      	adcs	r3, r1
 8004b52:	7013      	strb	r3, [r2, #0]
//	memset(uart_rxBuffer, 0 , UART_RX_BUFFER_SIZE); //clear the buffer
//	HAL_UART_Receive_DMA(huart, uart_rxBuffer, UART_RX_BUFFER_SIZE); //resume DMA
//	__HAL_UART_FLUSH_DRREGISTER(huart); //clear the register
}
 8004b54:	4770      	bx	lr
 8004b56:	46c0      	nop			; (mov r8, r8)
 8004b58:	20000188 	.word	0x20000188
 8004b5c:	2000017e 	.word	0x2000017e

08004b60 <HAL_SPI_ErrorCallback>:
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004b60:	46c0      	nop			; (mov r8, r8)
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
	__NOP();
}
 8004b62:	4770      	bx	lr

08004b64 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8004b64:	e7fe      	b.n	8004b64 <_Error_Handler>
	...

08004b68 <slcanSetOutputChar>:
  * @param  c - data to add
  * @retval None
  */
static void slcanSetOutputChar(uint8_t c)
{
	if (sl_frame_len < sizeof(sl_frame))
 8004b68:	4b07      	ldr	r3, [pc, #28]	; (8004b88 <slcanSetOutputChar+0x20>)
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b1f      	cmp	r3, #31
 8004b70:	d808      	bhi.n	8004b84 <slcanSetOutputChar+0x1c>
	{
		sl_frame[sl_frame_len] = c;
 8004b72:	4a05      	ldr	r2, [pc, #20]	; (8004b88 <slcanSetOutputChar+0x20>)
 8004b74:	7813      	ldrb	r3, [r2, #0]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	4904      	ldr	r1, [pc, #16]	; (8004b8c <slcanSetOutputChar+0x24>)
 8004b7a:	54c8      	strb	r0, [r1, r3]
		sl_frame_len ++;
 8004b7c:	7813      	ldrb	r3, [r2, #0]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	7013      	strb	r3, [r2, #0]
	}
}
 8004b84:	4770      	bx	lr
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	2000028f 	.word	0x2000028f
 8004b8c:	20000754 	.word	0x20000754

08004b90 <slCanSendNibble>:
  * @brief  Add given nible value as hexadecimal string to buffer
  * @param  c - data to add
  * @retval None
  */
static void slCanSendNibble(uint8_t ch)
{
 8004b90:	b510      	push	{r4, lr}
	ch = ch > 9 ? ch - 10 + 'A' : ch + '0';
 8004b92:	2809      	cmp	r0, #9
 8004b94:	d804      	bhi.n	8004ba0 <slCanSendNibble+0x10>
 8004b96:	3030      	adds	r0, #48	; 0x30
 8004b98:	b2c0      	uxtb	r0, r0
	slcanSetOutputChar(ch);
 8004b9a:	f7ff ffe5 	bl	8004b68 <slcanSetOutputChar>
}
 8004b9e:	bd10      	pop	{r4, pc}
	ch = ch > 9 ? ch - 10 + 'A' : ch + '0';
 8004ba0:	3037      	adds	r0, #55	; 0x37
 8004ba2:	b2c0      	uxtb	r0, r0
 8004ba4:	e7f9      	b.n	8004b9a <slCanSendNibble+0xa>

08004ba6 <slcanSetOutputAsHex>:
  * @brief  Add given byte value as hexadecimal string to buffer
  * @param  value - data to add
  * @retval None
  */
static void slcanSetOutputAsHex(uint8_t ch)
{
 8004ba6:	b510      	push	{r4, lr}
 8004ba8:	0004      	movs	r4, r0
	slCanSendNibble(ch >> 4);
 8004baa:	0900      	lsrs	r0, r0, #4
 8004bac:	f7ff fff0 	bl	8004b90 <slCanSendNibble>
	slCanSendNibble(ch & 0x0F);
 8004bb0:	200f      	movs	r0, #15
 8004bb2:	4020      	ands	r0, r4
 8004bb4:	f7ff ffec 	bl	8004b90 <slCanSendNibble>
}
 8004bb8:	bd10      	pop	{r4, pc}

08004bba <parseHex>:
  * @param  canmsg - line Input string
  * 		len    - of characters to interpret
  * 		value  - Pointer to variable for the resulting decoded value
  * @retval 0 on error, 1 on success
  */
static uint8_t parseHex(uint8_t* line, uint8_t len, uint32_t* value) {
 8004bba:	b530      	push	{r4, r5, lr}
    *value = 0;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	6013      	str	r3, [r2, #0]
    while (len--) {
 8004bc0:	e009      	b.n	8004bd6 <parseHex+0x1c>
        if (*line == 0) return 0;
        *value <<= 4;
        if ((*line >= '0') && (*line <= '9')) {
           *value += *line - '0';
        } else if ((*line >= 'A') && (*line <= 'F')) {
 8004bc2:	001d      	movs	r5, r3
 8004bc4:	3d41      	subs	r5, #65	; 0x41
 8004bc6:	b2ed      	uxtb	r5, r5
 8004bc8:	2d05      	cmp	r5, #5
 8004bca:	d818      	bhi.n	8004bfe <parseHex+0x44>
           *value += *line - 'A' + 10;
 8004bcc:	185b      	adds	r3, r3, r1
 8004bce:	3b37      	subs	r3, #55	; 0x37
 8004bd0:	6013      	str	r3, [r2, #0]
        } else if ((*line >= 'a') && (*line <= 'f')) {
           *value += *line - 'a' + 10;
        } else return 0;
        line++;
 8004bd2:	3001      	adds	r0, #1
    while (len--) {
 8004bd4:	0021      	movs	r1, r4
 8004bd6:	1e4c      	subs	r4, r1, #1
 8004bd8:	b2e4      	uxtb	r4, r4
 8004bda:	2900      	cmp	r1, #0
 8004bdc:	d018      	beq.n	8004c10 <parseHex+0x56>
        if (*line == 0) return 0;
 8004bde:	7803      	ldrb	r3, [r0, #0]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d016      	beq.n	8004c12 <parseHex+0x58>
        *value <<= 4;
 8004be4:	6813      	ldr	r3, [r2, #0]
 8004be6:	0119      	lsls	r1, r3, #4
 8004be8:	6011      	str	r1, [r2, #0]
        if ((*line >= '0') && (*line <= '9')) {
 8004bea:	7803      	ldrb	r3, [r0, #0]
 8004bec:	001d      	movs	r5, r3
 8004bee:	3d30      	subs	r5, #48	; 0x30
 8004bf0:	b2ed      	uxtb	r5, r5
 8004bf2:	2d09      	cmp	r5, #9
 8004bf4:	d8e5      	bhi.n	8004bc2 <parseHex+0x8>
           *value += *line - '0';
 8004bf6:	185b      	adds	r3, r3, r1
 8004bf8:	3b30      	subs	r3, #48	; 0x30
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	e7e9      	b.n	8004bd2 <parseHex+0x18>
        } else if ((*line >= 'a') && (*line <= 'f')) {
 8004bfe:	001d      	movs	r5, r3
 8004c00:	3d61      	subs	r5, #97	; 0x61
 8004c02:	b2ed      	uxtb	r5, r5
 8004c04:	2d05      	cmp	r5, #5
 8004c06:	d806      	bhi.n	8004c16 <parseHex+0x5c>
           *value += *line - 'a' + 10;
 8004c08:	185b      	adds	r3, r3, r1
 8004c0a:	3b57      	subs	r3, #87	; 0x57
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	e7e0      	b.n	8004bd2 <parseHex+0x18>
    }
    return 1;
 8004c10:	2301      	movs	r3, #1
}
 8004c12:	0018      	movs	r0, r3
 8004c14:	bd30      	pop	{r4, r5, pc}
        } else return 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	e7fb      	b.n	8004c12 <parseHex+0x58>
	...

08004c1c <transmitStd>:
/**
 * @brief  Interprets given line and transmit can message
 * @param  line Line string which contains the transmit command
 * @retval HAL status
 */
static uint8_t transmitStd(uint8_t* line) {
 8004c1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	0005      	movs	r5, r0
    uint32_t temp;
    uint8_t idlen;
    HAL_StatusTypeDef tr;

    if ((line[0] == 'r') || (line[0] == 'R'))
 8004c22:	7803      	ldrb	r3, [r0, #0]
 8004c24:	2b72      	cmp	r3, #114	; 0x72
 8004c26:	d042      	beq.n	8004cae <transmitStd+0x92>
 8004c28:	2b52      	cmp	r3, #82	; 0x52
 8004c2a:	d040      	beq.n	8004cae <transmitStd+0x92>
    {
    	hcan.pTxMsg->RTR = CAN_RTR_REMOTE;
    } else
    {
    	hcan.pTxMsg->RTR = CAN_RTR_DATA;
 8004c2c:	4b31      	ldr	r3, [pc, #196]	; (8004cf4 <transmitStd+0xd8>)
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c30:	2200      	movs	r2, #0
 8004c32:	60da      	str	r2, [r3, #12]
    }

    // upper case -> extended identifier
    if (line[0] < 'Z') {
 8004c34:	782b      	ldrb	r3, [r5, #0]
 8004c36:	2b59      	cmp	r3, #89	; 0x59
 8004c38:	d83e      	bhi.n	8004cb8 <transmitStd+0x9c>
    	idlen = 8;
        if (!parseHex(&line[1], idlen, &temp)) return 0;
 8004c3a:	1c68      	adds	r0, r5, #1
 8004c3c:	aa01      	add	r2, sp, #4
 8004c3e:	2108      	movs	r1, #8
 8004c40:	f7ff ffbb 	bl	8004bba <parseHex>
 8004c44:	2800      	cmp	r0, #0
 8004c46:	d053      	beq.n	8004cf0 <transmitStd+0xd4>
        hcan.pTxMsg->IDE = CAN_ID_EXT;
 8004c48:	4b2a      	ldr	r3, [pc, #168]	; (8004cf4 <transmitStd+0xd8>)
 8004c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c4c:	2104      	movs	r1, #4
 8004c4e:	6091      	str	r1, [r2, #8]
        hcan.pTxMsg->ExtId = temp;
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	9a01      	ldr	r2, [sp, #4]
 8004c54:	605a      	str	r2, [r3, #4]
    	idlen = 8;
 8004c56:	2008      	movs	r0, #8
		hcan.pTxMsg->IDE = CAN_ID_STD;
		hcan.pTxMsg->StdId = temp;
    }


    if (!parseHex(&line[1 + idlen], 1, &temp)) return 0;
 8004c58:	0007      	movs	r7, r0
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	1828      	adds	r0, r5, r0
 8004c5e:	aa01      	add	r2, sp, #4
 8004c60:	2101      	movs	r1, #1
 8004c62:	f7ff ffaa 	bl	8004bba <parseHex>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d042      	beq.n	8004cf0 <transmitStd+0xd4>
    hcan.pTxMsg->DLC = temp;
 8004c6a:	4b22      	ldr	r3, [pc, #136]	; (8004cf4 <transmitStd+0xd8>)
 8004c6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c6e:	9901      	ldr	r1, [sp, #4]
 8004c70:	6111      	str	r1, [r2, #16]

    if (hcan.pTxMsg->RTR == CAN_RTR_DATA) {
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	68da      	ldr	r2, [r3, #12]
 8004c76:	2a00      	cmp	r2, #0
 8004c78:	d12e      	bne.n	8004cd8 <transmitStd+0xbc>
    	uint8_t i;
        uint8_t length = hcan.pTxMsg->DLC;
 8004c7a:	7c1e      	ldrb	r6, [r3, #16]
        if (length > 8) length = 8;
 8004c7c:	2e08      	cmp	r6, #8
 8004c7e:	d900      	bls.n	8004c82 <transmitStd+0x66>
 8004c80:	2608      	movs	r6, #8
        for (i = 0; i < length; i++) {
 8004c82:	2400      	movs	r4, #0
 8004c84:	42b4      	cmp	r4, r6
 8004c86:	d227      	bcs.n	8004cd8 <transmitStd+0xbc>
            if (!parseHex(&line[idlen + 2 + i*2], 2, &temp)) return 0;
 8004c88:	1cbb      	adds	r3, r7, #2
 8004c8a:	0062      	lsls	r2, r4, #1
 8004c8c:	1898      	adds	r0, r3, r2
 8004c8e:	1828      	adds	r0, r5, r0
 8004c90:	aa01      	add	r2, sp, #4
 8004c92:	2102      	movs	r1, #2
 8004c94:	f7ff ff91 	bl	8004bba <parseHex>
 8004c98:	2800      	cmp	r0, #0
 8004c9a:	d029      	beq.n	8004cf0 <transmitStd+0xd4>
            hcan.pTxMsg->Data[i] = temp;
 8004c9c:	4b15      	ldr	r3, [pc, #84]	; (8004cf4 <transmitStd+0xd8>)
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca0:	191b      	adds	r3, r3, r4
 8004ca2:	466a      	mov	r2, sp
 8004ca4:	7912      	ldrb	r2, [r2, #4]
 8004ca6:	751a      	strb	r2, [r3, #20]
        for (i = 0; i < length; i++) {
 8004ca8:	3401      	adds	r4, #1
 8004caa:	b2e4      	uxtb	r4, r4
 8004cac:	e7ea      	b.n	8004c84 <transmitStd+0x68>
    	hcan.pTxMsg->RTR = CAN_RTR_REMOTE;
 8004cae:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <transmitStd+0xd8>)
 8004cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	60da      	str	r2, [r3, #12]
 8004cb6:	e7bd      	b.n	8004c34 <transmitStd+0x18>
    	if (!parseHex(&line[1], idlen, &temp)) return 0;
 8004cb8:	1c68      	adds	r0, r5, #1
 8004cba:	aa01      	add	r2, sp, #4
 8004cbc:	2103      	movs	r1, #3
 8004cbe:	f7ff ff7c 	bl	8004bba <parseHex>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	d014      	beq.n	8004cf0 <transmitStd+0xd4>
		hcan.pTxMsg->IDE = CAN_ID_STD;
 8004cc6:	4b0b      	ldr	r3, [pc, #44]	; (8004cf4 <transmitStd+0xd8>)
 8004cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cca:	2100      	movs	r1, #0
 8004ccc:	6091      	str	r1, [r2, #8]
		hcan.pTxMsg->StdId = temp;
 8004cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd0:	9a01      	ldr	r2, [sp, #4]
 8004cd2:	601a      	str	r2, [r3, #0]
    	idlen = 3;
 8004cd4:	2003      	movs	r0, #3
 8004cd6:	e7bf      	b.n	8004c58 <transmitStd+0x3c>
        }
    }

    HAL_NVIC_DisableIRQ(CEC_CAN_IRQn);
 8004cd8:	201e      	movs	r0, #30
 8004cda:	f7fb ffad 	bl	8000c38 <HAL_NVIC_DisableIRQ>
    tr = HAL_CAN_Transmit(&hcan, 0);
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4804      	ldr	r0, [pc, #16]	; (8004cf4 <transmitStd+0xd8>)
 8004ce2:	f7fb fc49 	bl	8000578 <HAL_CAN_Transmit>
 8004ce6:	0004      	movs	r4, r0
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8004ce8:	201e      	movs	r0, #30
 8004cea:	f7fb ff9b 	bl	8000c24 <HAL_NVIC_EnableIRQ>
    return tr;
 8004cee:	0020      	movs	r0, r4
}
 8004cf0:	b003      	add	sp, #12
 8004cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cf4:	20000530 	.word	0x20000530

08004cf8 <initCanOnStart>:
{
 8004cf8:	b510      	push	{r4, lr}
	slcanSetCANBaudRate(CAN_BR_1M);
 8004cfa:	2008      	movs	r0, #8
 8004cfc:	f000 fbb0 	bl	8005460 <slcanSetCANBaudRate>
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8004d00:	2200      	movs	r2, #0
 8004d02:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <initCanOnStart+0x28>)
 8004d04:	609a      	str	r2, [r3, #8]
	if(CANInit() == HAL_OK)
 8004d06:	f000 faef 	bl	80052e8 <CANInit>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d000      	beq.n	8004d10 <initCanOnStart+0x18>
}
 8004d0e:	bd10      	pop	{r4, pc}
		HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8004d10:	301e      	adds	r0, #30
 8004d12:	f7fb ff87 	bl	8000c24 <HAL_NVIC_EnableIRQ>
		state = STATE_OPEN;
 8004d16:	2202      	movs	r2, #2
 8004d18:	4b02      	ldr	r3, [pc, #8]	; (8004d24 <initCanOnStart+0x2c>)
 8004d1a:	701a      	strb	r2, [r3, #0]
}
 8004d1c:	e7f7      	b.n	8004d0e <initCanOnStart+0x16>
 8004d1e:	46c0      	nop			; (mov r8, r8)
 8004d20:	20000530 	.word	0x20000530
 8004d24:	20000290 	.word	0x20000290

08004d28 <slcanClose>:
{
 8004d28:	b510      	push	{r4, lr}
	HAL_NVIC_DisableIRQ(CEC_CAN_IRQn);
 8004d2a:	201e      	movs	r0, #30
 8004d2c:	f7fb ff84 	bl	8000c38 <HAL_NVIC_DisableIRQ>
	state = STATE_CONFIG;
 8004d30:	2200      	movs	r2, #0
 8004d32:	4b01      	ldr	r3, [pc, #4]	; (8004d38 <slcanClose+0x10>)
 8004d34:	701a      	strb	r2, [r3, #0]
}
 8004d36:	bd10      	pop	{r4, pc}
 8004d38:	20000290 	.word	0x20000290

08004d3c <slcanOutputFlush>:
{
 8004d3c:	b510      	push	{r4, lr}
	if (sl_frame_len > 0)
 8004d3e:	4b12      	ldr	r3, [pc, #72]	; (8004d88 <slcanOutputFlush+0x4c>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00e      	beq.n	8004d64 <slcanOutputFlush+0x28>
		if (hUsbDeviceFS.dev_state != USBD_STATE_CONFIGURED) // use auxiliary uart only if usb not connected
 8004d46:	23fe      	movs	r3, #254	; 0xfe
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	4a10      	ldr	r2, [pc, #64]	; (8004d8c <slcanOutputFlush+0x50>)
 8004d4c:	5cd3      	ldrb	r3, [r2, r3]
 8004d4e:	2b03      	cmp	r3, #3
 8004d50:	d009      	beq.n	8004d66 <slcanOutputFlush+0x2a>
			HAL_UART_Transmit_DMA(&huart2,sl_frame,sl_frame_len);
 8004d52:	4b0d      	ldr	r3, [pc, #52]	; (8004d88 <slcanOutputFlush+0x4c>)
 8004d54:	781a      	ldrb	r2, [r3, #0]
 8004d56:	490e      	ldr	r1, [pc, #56]	; (8004d90 <slcanOutputFlush+0x54>)
 8004d58:	480e      	ldr	r0, [pc, #56]	; (8004d94 <slcanOutputFlush+0x58>)
 8004d5a:	f7fe fa0f 	bl	800317c <HAL_UART_Transmit_DMA>
		sl_frame_len = 0;
 8004d5e:	2200      	movs	r2, #0
 8004d60:	4b09      	ldr	r3, [pc, #36]	; (8004d88 <slcanOutputFlush+0x4c>)
 8004d62:	701a      	strb	r2, [r3, #0]
}
 8004d64:	bd10      	pop	{r4, pc}
			while (((USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData)->TxState){;} //should change by hardware
 8004d66:	2386      	movs	r3, #134	; 0x86
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4a08      	ldr	r2, [pc, #32]	; (8004d8c <slcanOutputFlush+0x50>)
 8004d6c:	58d2      	ldr	r2, [r2, r3]
 8004d6e:	3b04      	subs	r3, #4
 8004d70:	58d3      	ldr	r3, [r2, r3]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1f7      	bne.n	8004d66 <slcanOutputFlush+0x2a>
			while (CDC_Transmit_FS(sl_frame, sl_frame_len) != USBD_OK);
 8004d76:	4b04      	ldr	r3, [pc, #16]	; (8004d88 <slcanOutputFlush+0x4c>)
 8004d78:	7819      	ldrb	r1, [r3, #0]
 8004d7a:	4805      	ldr	r0, [pc, #20]	; (8004d90 <slcanOutputFlush+0x54>)
 8004d7c:	f000 fd96 	bl	80058ac <CDC_Transmit_FS>
 8004d80:	2800      	cmp	r0, #0
 8004d82:	d1f8      	bne.n	8004d76 <slcanOutputFlush+0x3a>
 8004d84:	e7eb      	b.n	8004d5e <slcanOutputFlush+0x22>
 8004d86:	46c0      	nop			; (mov r8, r8)
 8004d88:	2000028f 	.word	0x2000028f
 8004d8c:	20000774 	.word	0x20000774
 8004d90:	20000754 	.word	0x20000754
 8004d94:	20000660 	.word	0x20000660

08004d98 <slCanProccesInputUART>:
{
 8004d98:	b570      	push	{r4, r5, r6, lr}
 8004d9a:	0005      	movs	r5, r0
	UART_FLAG = 1;
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	4b09      	ldr	r3, [pc, #36]	; (8004dc4 <slCanProccesInputUART+0x2c>)
 8004da0:	701a      	strb	r2, [r3, #0]
	memset(command, 0, sizeof(command));
 8004da2:	4c09      	ldr	r4, [pc, #36]	; (8004dc8 <slCanProccesInputUART+0x30>)
 8004da4:	321d      	adds	r2, #29
 8004da6:	2100      	movs	r1, #0
 8004da8:	0020      	movs	r0, r4
 8004daa:	f000 ffe8 	bl	8005d7e <memset>
	memcpy(command,string,strlen(string));
 8004dae:	0028      	movs	r0, r5
 8004db0:	f7fb f9aa 	bl	8000108 <strlen>
 8004db4:	0002      	movs	r2, r0
 8004db6:	0029      	movs	r1, r5
 8004db8:	0020      	movs	r0, r4
 8004dba:	f000 ffd7 	bl	8005d6c <memcpy>
}
 8004dbe:	2000      	movs	r0, #0
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	2000024c 	.word	0x2000024c
 8004dc8:	20000250 	.word	0x20000250

08004dcc <slCanProccesInput>:
{
 8004dcc:	b570      	push	{r4, r5, r6, lr}
    if (ch == SLCAN_CR) {
 8004dce:	280d      	cmp	r0, #13
 8004dd0:	d00c      	beq.n	8004dec <slCanProccesInput+0x20>
    } else if (ch != SLCAN_LR) {
 8004dd2:	280a      	cmp	r0, #10
 8004dd4:	d015      	beq.n	8004e02 <slCanProccesInput+0x36>
        line[linepos] = ch;
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	; (8004e0c <slCanProccesInput+0x40>)
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	4a0d      	ldr	r2, [pc, #52]	; (8004e10 <slCanProccesInput+0x44>)
 8004ddc:	54d0      	strb	r0, [r2, r3]
        if (linepos < LINE_MAXLEN - 1) linepos++;
 8004dde:	2b1c      	cmp	r3, #28
 8004de0:	d811      	bhi.n	8004e06 <slCanProccesInput+0x3a>
 8004de2:	3301      	adds	r3, #1
 8004de4:	4a09      	ldr	r2, [pc, #36]	; (8004e0c <slCanProccesInput+0x40>)
 8004de6:	7013      	strb	r3, [r2, #0]
    return 0;
 8004de8:	2000      	movs	r0, #0
}
 8004dea:	bd70      	pop	{r4, r5, r6, pc}
        line[linepos] = 0;
 8004dec:	4c07      	ldr	r4, [pc, #28]	; (8004e0c <slCanProccesInput+0x40>)
 8004dee:	7822      	ldrb	r2, [r4, #0]
 8004df0:	4907      	ldr	r1, [pc, #28]	; (8004e10 <slCanProccesInput+0x44>)
 8004df2:	2500      	movs	r5, #0
 8004df4:	548d      	strb	r5, [r1, r2]
        memcpy(command,line,linepos);
 8004df6:	4807      	ldr	r0, [pc, #28]	; (8004e14 <slCanProccesInput+0x48>)
 8004df8:	f000 ffb8 	bl	8005d6c <memcpy>
        linepos = 0;
 8004dfc:	7025      	strb	r5, [r4, #0]
        return 1;
 8004dfe:	2001      	movs	r0, #1
 8004e00:	e7f3      	b.n	8004dea <slCanProccesInput+0x1e>
    return 0;
 8004e02:	2000      	movs	r0, #0
 8004e04:	e7f1      	b.n	8004dea <slCanProccesInput+0x1e>
 8004e06:	2000      	movs	r0, #0
 8004e08:	e7ef      	b.n	8004dea <slCanProccesInput+0x1e>
 8004e0a:	46c0      	nop			; (mov r8, r8)
 8004e0c:	2000028e 	.word	0x2000028e
 8004e10:	20000270 	.word	0x20000270
 8004e14:	20000250 	.word	0x20000250

08004e18 <slCanCheckCommand>:
 * @brief  Parse given command line
 * @param  line Line string to parse
 * @retval None
 */
uint8_t slCanCheckCommand(uint8_t *line)
{
 8004e18:	b530      	push	{r4, r5, lr}
 8004e1a:	b095      	sub	sp, #84	; 0x54
 8004e1c:	0005      	movs	r5, r0
	uint8_t result = SLCAN_BELL;
	if (line[0] == 0)
 8004e1e:	7804      	ldrb	r4, [r0, #0]
 8004e20:	2c00      	cmp	r4, #0
 8004e22:	d019      	beq.n	8004e58 <slCanCheckCommand+0x40>
	{
		return 0;
	}
    switch (line[0]) {
 8004e24:	3c43      	subs	r4, #67	; 0x43
 8004e26:	b2e3      	uxtb	r3, r4
 8004e28:	2b33      	cmp	r3, #51	; 0x33
 8004e2a:	d900      	bls.n	8004e2e <slCanCheckCommand+0x16>
 8004e2c:	e1f6      	b.n	800521c <slCanCheckCommand+0x404>
 8004e2e:	009c      	lsls	r4, r3, #2
 8004e30:	4baf      	ldr	r3, [pc, #700]	; (80050f0 <slCanCheckCommand+0x2d8>)
 8004e32:	591b      	ldr	r3, [r3, r4]
 8004e34:	469f      	mov	pc, r3
    	case 'a':
    	{
    		if (terminator == SLCAN_CR)
 8004e36:	4baf      	ldr	r3, [pc, #700]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	2b0d      	cmp	r3, #13
 8004e3c:	d00f      	beq.n	8004e5e <slCanCheckCommand+0x46>
    			terminator = SLCAN_LR;
    		else
    			terminator = SLCAN_CR;
 8004e3e:	220d      	movs	r2, #13
 8004e40:	4bac      	ldr	r3, [pc, #688]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e42:	701a      	strb	r2, [r3, #0]
    		result = terminator;
 8004e44:	4bab      	ldr	r3, [pc, #684]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e46:	781c      	ldrb	r4, [r3, #0]
        	 }
        	 break;

    }

   line[0] = 0;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	702b      	strb	r3, [r5, #0]
   slcanSetOutputChar(result);
 8004e4c:	0020      	movs	r0, r4
 8004e4e:	f7ff fe8b 	bl	8004b68 <slcanSetOutputChar>
   if(result == SLCAN_BELL)
 8004e52:	2c07      	cmp	r4, #7
 8004e54:	d100      	bne.n	8004e58 <slCanCheckCommand+0x40>
 8004e56:	e1e9      	b.n	800522c <slCanCheckCommand+0x414>
   {
	   hUCCB_HandleBufferError();
	   memset(command, 0, sizeof(command));
   }
   return result;
}
 8004e58:	0020      	movs	r0, r4
 8004e5a:	b015      	add	sp, #84	; 0x54
 8004e5c:	bd30      	pop	{r4, r5, pc}
    			terminator = SLCAN_LR;
 8004e5e:	220a      	movs	r2, #10
 8004e60:	4ba4      	ldr	r3, [pc, #656]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e62:	701a      	strb	r2, [r3, #0]
 8004e64:	e7ee      	b.n	8004e44 <slCanCheckCommand+0x2c>
            if (state == STATE_CONFIG)
 8004e66:	4ba4      	ldr	r3, [pc, #656]	; (80050f8 <slCanCheckCommand+0x2e0>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d000      	beq.n	8004e70 <slCanCheckCommand+0x58>
 8004e6e:	e1d7      	b.n	8005220 <slCanCheckCommand+0x408>
                switch (line[1]) {
 8004e70:	7843      	ldrb	r3, [r0, #1]
 8004e72:	3b30      	subs	r3, #48	; 0x30
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	2a09      	cmp	r2, #9
 8004e78:	d900      	bls.n	8004e7c <slCanCheckCommand+0x64>
 8004e7a:	e1d3      	b.n	8005224 <slCanCheckCommand+0x40c>
 8004e7c:	0093      	lsls	r3, r2, #2
 8004e7e:	4a9f      	ldr	r2, [pc, #636]	; (80050fc <slCanCheckCommand+0x2e4>)
 8004e80:	58d3      	ldr	r3, [r2, r3]
 8004e82:	469f      	mov	pc, r3
                    case '0': slcanSetCANBaudRate(CAN_BR_10K);  result = terminator; break;
 8004e84:	2000      	movs	r0, #0
 8004e86:	f000 faeb 	bl	8005460 <slcanSetCANBaudRate>
 8004e8a:	4b9a      	ldr	r3, [pc, #616]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e8c:	781c      	ldrb	r4, [r3, #0]
 8004e8e:	e7db      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '1': slcanSetCANBaudRate(CAN_BR_20K);  result = terminator; break;
 8004e90:	2001      	movs	r0, #1
 8004e92:	f000 fae5 	bl	8005460 <slcanSetCANBaudRate>
 8004e96:	4b97      	ldr	r3, [pc, #604]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004e98:	781c      	ldrb	r4, [r3, #0]
 8004e9a:	e7d5      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '2': slcanSetCANBaudRate(CAN_BR_50K);  result = terminator; break;
 8004e9c:	2002      	movs	r0, #2
 8004e9e:	f000 fadf 	bl	8005460 <slcanSetCANBaudRate>
 8004ea2:	4b94      	ldr	r3, [pc, #592]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ea4:	781c      	ldrb	r4, [r3, #0]
 8004ea6:	e7cf      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '3': slcanSetCANBaudRate(CAN_BR_100K); result = terminator; break;
 8004ea8:	2003      	movs	r0, #3
 8004eaa:	f000 fad9 	bl	8005460 <slcanSetCANBaudRate>
 8004eae:	4b91      	ldr	r3, [pc, #580]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004eb0:	781c      	ldrb	r4, [r3, #0]
 8004eb2:	e7c9      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '4': slcanSetCANBaudRate(CAN_BR_125K); result = terminator; break;
 8004eb4:	2004      	movs	r0, #4
 8004eb6:	f000 fad3 	bl	8005460 <slcanSetCANBaudRate>
 8004eba:	4b8e      	ldr	r3, [pc, #568]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ebc:	781c      	ldrb	r4, [r3, #0]
 8004ebe:	e7c3      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '5': slcanSetCANBaudRate(CAN_BR_250K); result = terminator; break;
 8004ec0:	2005      	movs	r0, #5
 8004ec2:	f000 facd 	bl	8005460 <slcanSetCANBaudRate>
 8004ec6:	4b8b      	ldr	r3, [pc, #556]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ec8:	781c      	ldrb	r4, [r3, #0]
 8004eca:	e7bd      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '6': slcanSetCANBaudRate(CAN_BR_500K); result = terminator; break;
 8004ecc:	2006      	movs	r0, #6
 8004ece:	f000 fac7 	bl	8005460 <slcanSetCANBaudRate>
 8004ed2:	4b88      	ldr	r3, [pc, #544]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ed4:	781c      	ldrb	r4, [r3, #0]
 8004ed6:	e7b7      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '7': slcanSetCANBaudRate(CAN_BR_800K); result = terminator; break;
 8004ed8:	2007      	movs	r0, #7
 8004eda:	f000 fac1 	bl	8005460 <slcanSetCANBaudRate>
 8004ede:	4b85      	ldr	r3, [pc, #532]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ee0:	781c      	ldrb	r4, [r3, #0]
 8004ee2:	e7b1      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '8': slcanSetCANBaudRate(CAN_BR_1M);   result = terminator; break;
 8004ee4:	2008      	movs	r0, #8
 8004ee6:	f000 fabb 	bl	8005460 <slcanSetCANBaudRate>
 8004eea:	4b82      	ldr	r3, [pc, #520]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004eec:	781c      	ldrb	r4, [r3, #0]
 8004eee:	e7ab      	b.n	8004e48 <slCanCheckCommand+0x30>
                    case '9': slcanSetCANBaudRate(CAN_BR_83K);  result = terminator; break;
 8004ef0:	2024      	movs	r0, #36	; 0x24
 8004ef2:	f000 fab5 	bl	8005460 <slcanSetCANBaudRate>
 8004ef6:	4b7f      	ldr	r3, [pc, #508]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ef8:	781c      	ldrb	r4, [r3, #0]
 8004efa:	e7a5      	b.n	8004e48 <slCanCheckCommand+0x30>
			result = terminator;
 8004efc:	4b7d      	ldr	r3, [pc, #500]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004efe:	781c      	ldrb	r4, [r3, #0]
			break;
 8004f00:	e7a2      	b.n	8004e48 <slCanCheckCommand+0x30>
            if (state == STATE_CONFIG)
 8004f02:	4b7d      	ldr	r3, [pc, #500]	; (80050f8 <slCanCheckCommand+0x2e0>)
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <slCanCheckCommand+0xf6>
	uint8_t result = SLCAN_BELL;
 8004f0a:	2407      	movs	r4, #7
 8004f0c:	e79c      	b.n	8004e48 <slCanCheckCommand+0x30>
                if (parseHex(&line[1], 2, &sjw) && parseHex(&line[3], 2, &bs1) &&
 8004f0e:	3001      	adds	r0, #1
 8004f10:	aa07      	add	r2, sp, #28
 8004f12:	2102      	movs	r1, #2
 8004f14:	f7ff fe51 	bl	8004bba <parseHex>
 8004f18:	2800      	cmp	r0, #0
 8004f1a:	d101      	bne.n	8004f20 <slCanCheckCommand+0x108>
	uint8_t result = SLCAN_BELL;
 8004f1c:	2407      	movs	r4, #7
 8004f1e:	e793      	b.n	8004e48 <slCanCheckCommand+0x30>
                if (parseHex(&line[1], 2, &sjw) && parseHex(&line[3], 2, &bs1) &&
 8004f20:	1ce8      	adds	r0, r5, #3
 8004f22:	aa08      	add	r2, sp, #32
 8004f24:	2102      	movs	r1, #2
 8004f26:	f7ff fe48 	bl	8004bba <parseHex>
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	d101      	bne.n	8004f32 <slCanCheckCommand+0x11a>
	uint8_t result = SLCAN_BELL;
 8004f2e:	2407      	movs	r4, #7
 8004f30:	e78a      	b.n	8004e48 <slCanCheckCommand+0x30>
                		parseHex(&line[5], 2, &bs2) && parseHex(&line[7], 4, &pre) ) {
 8004f32:	1d68      	adds	r0, r5, #5
 8004f34:	aa09      	add	r2, sp, #36	; 0x24
 8004f36:	2102      	movs	r1, #2
 8004f38:	f7ff fe3f 	bl	8004bba <parseHex>
                if (parseHex(&line[1], 2, &sjw) && parseHex(&line[3], 2, &bs1) &&
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	d101      	bne.n	8004f44 <slCanCheckCommand+0x12c>
	uint8_t result = SLCAN_BELL;
 8004f40:	2407      	movs	r4, #7
 8004f42:	e781      	b.n	8004e48 <slCanCheckCommand+0x30>
                		parseHex(&line[5], 2, &bs2) && parseHex(&line[7], 4, &pre) ) {
 8004f44:	1de8      	adds	r0, r5, #7
 8004f46:	aa0a      	add	r2, sp, #40	; 0x28
 8004f48:	2104      	movs	r1, #4
 8004f4a:	f7ff fe36 	bl	8004bba <parseHex>
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	d101      	bne.n	8004f56 <slCanCheckCommand+0x13e>
	uint8_t result = SLCAN_BELL;
 8004f52:	2407      	movs	r4, #7
 8004f54:	e778      	b.n	8004e48 <slCanCheckCommand+0x30>
                	hcan.Init.SJW = sjw;
 8004f56:	4b6a      	ldr	r3, [pc, #424]	; (8005100 <slCanCheckCommand+0x2e8>)
 8004f58:	9a07      	ldr	r2, [sp, #28]
 8004f5a:	60da      	str	r2, [r3, #12]
                	hcan.Init.BS1 = bs1;
 8004f5c:	9a08      	ldr	r2, [sp, #32]
 8004f5e:	611a      	str	r2, [r3, #16]
                	hcan.Init.BS2 = bs2;
 8004f60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f62:	615a      	str	r2, [r3, #20]
                	hcan.Init.Prescaler = pre;
 8004f64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f66:	605a      	str	r2, [r3, #4]
                	CANInit();
 8004f68:	f000 f9be 	bl	80052e8 <CANInit>
                    result = terminator;
 8004f6c:	4b61      	ldr	r3, [pc, #388]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004f6e:	781c      	ldrb	r4, [r3, #0]
 8004f70:	e76a      	b.n	8004e48 <slCanCheckCommand+0x30>
                slcanSetOutputChar('V');
 8004f72:	2056      	movs	r0, #86	; 0x56
 8004f74:	f7ff fdf8 	bl	8004b68 <slcanSetOutputChar>
                slcanSetOutputAsHex(VERSION_HARDWARE_MAJOR);
 8004f78:	2000      	movs	r0, #0
 8004f7a:	f7ff fe14 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputAsHex(VERSION_HARDWARE_MINOR);
 8004f7e:	2003      	movs	r0, #3
 8004f80:	f7ff fe11 	bl	8004ba6 <slcanSetOutputAsHex>
                result = terminator;
 8004f84:	4b5b      	ldr	r3, [pc, #364]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004f86:	781c      	ldrb	r4, [r3, #0]
            break;
 8004f88:	e75e      	b.n	8004e48 <slCanCheckCommand+0x30>
                slcanSetOutputChar('v');
 8004f8a:	2076      	movs	r0, #118	; 0x76
 8004f8c:	f7ff fdec 	bl	8004b68 <slcanSetOutputChar>
                slcanSetOutputAsHex(VERSION_FIRMWARE_MAJOR);
 8004f90:	2005      	movs	r0, #5
 8004f92:	f7ff fe08 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputAsHex(VERSION_FIRMWARE_MINOR);
 8004f96:	2002      	movs	r0, #2
 8004f98:	f7ff fe05 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputChar('h');
 8004f9c:	2068      	movs	r0, #104	; 0x68
 8004f9e:	f7ff fde3 	bl	8004b68 <slcanSetOutputChar>
                result = terminator;
 8004fa2:	4b54      	ldr	r3, [pc, #336]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004fa4:	781c      	ldrb	r4, [r3, #0]
            break;
 8004fa6:	e74f      	b.n	8004e48 <slCanCheckCommand+0x30>
                slcanSetOutputChar('N');
 8004fa8:	204e      	movs	r0, #78	; 0x4e
 8004faa:	f7ff fddd 	bl	8004b68 <slcanSetOutputChar>
                slcanSetOutputAsHex((uint8_t)(serialNumber));
 8004fae:	4c55      	ldr	r4, [pc, #340]	; (8005104 <slCanCheckCommand+0x2ec>)
 8004fb0:	6820      	ldr	r0, [r4, #0]
 8004fb2:	b2c0      	uxtb	r0, r0
 8004fb4:	f7ff fdf7 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputAsHex((uint8_t)(serialNumber>>8));
 8004fb8:	6820      	ldr	r0, [r4, #0]
 8004fba:	1200      	asrs	r0, r0, #8
 8004fbc:	b2c0      	uxtb	r0, r0
 8004fbe:	f7ff fdf2 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputAsHex((uint8_t)(serialNumber>>16));
 8004fc2:	6820      	ldr	r0, [r4, #0]
 8004fc4:	1400      	asrs	r0, r0, #16
 8004fc6:	b2c0      	uxtb	r0, r0
 8004fc8:	f7ff fded 	bl	8004ba6 <slcanSetOutputAsHex>
                slcanSetOutputAsHex((uint8_t)(serialNumber>>24));
 8004fcc:	6820      	ldr	r0, [r4, #0]
 8004fce:	0e00      	lsrs	r0, r0, #24
 8004fd0:	f7ff fde9 	bl	8004ba6 <slcanSetOutputAsHex>
                result = terminator;
 8004fd4:	4b47      	ldr	r3, [pc, #284]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004fd6:	781c      	ldrb	r4, [r3, #0]
            break;
 8004fd8:	e736      	b.n	8004e48 <slCanCheckCommand+0x30>
            	hcan.Init.Mode = CAN_MODE_NORMAL;
 8004fda:	2200      	movs	r2, #0
 8004fdc:	4b48      	ldr	r3, [pc, #288]	; (8005100 <slCanCheckCommand+0x2e8>)
 8004fde:	609a      	str	r2, [r3, #8]
            	if(CANInit() == HAL_OK)
 8004fe0:	f000 f982 	bl	80052e8 <CANInit>
 8004fe4:	2800      	cmp	r0, #0
 8004fe6:	d001      	beq.n	8004fec <slCanCheckCommand+0x1d4>
	uint8_t result = SLCAN_BELL;
 8004fe8:	2407      	movs	r4, #7
 8004fea:	e72d      	b.n	8004e48 <slCanCheckCommand+0x30>
					HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8004fec:	301e      	adds	r0, #30
 8004fee:	f7fb fe19 	bl	8000c24 <HAL_NVIC_EnableIRQ>
					state = STATE_OPEN;
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	4b40      	ldr	r3, [pc, #256]	; (80050f8 <slCanCheckCommand+0x2e0>)
 8004ff6:	701a      	strb	r2, [r3, #0]
					result = terminator;
 8004ff8:	4b3e      	ldr	r3, [pc, #248]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8004ffa:	781c      	ldrb	r4, [r3, #0]
 8004ffc:	e724      	b.n	8004e48 <slCanCheckCommand+0x30>
            	hcan.Init.Mode = CAN_MODE_LOOPBACK;
 8004ffe:	2280      	movs	r2, #128	; 0x80
 8005000:	05d2      	lsls	r2, r2, #23
 8005002:	4b3f      	ldr	r3, [pc, #252]	; (8005100 <slCanCheckCommand+0x2e8>)
 8005004:	609a      	str	r2, [r3, #8]
            	HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8005006:	201e      	movs	r0, #30
 8005008:	f7fb fe0c 	bl	8000c24 <HAL_NVIC_EnableIRQ>
            	CANInit();
 800500c:	f000 f96c 	bl	80052e8 <CANInit>
                state = STATE_OPEN;
 8005010:	2202      	movs	r2, #2
 8005012:	4b39      	ldr	r3, [pc, #228]	; (80050f8 <slCanCheckCommand+0x2e0>)
 8005014:	701a      	strb	r2, [r3, #0]
                result = terminator;
 8005016:	4b37      	ldr	r3, [pc, #220]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8005018:	781c      	ldrb	r4, [r3, #0]
            break;
 800501a:	e715      	b.n	8004e48 <slCanCheckCommand+0x30>
            if (state == STATE_CONFIG)
 800501c:	4b36      	ldr	r3, [pc, #216]	; (80050f8 <slCanCheckCommand+0x2e0>)
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <slCanCheckCommand+0x210>
	uint8_t result = SLCAN_BELL;
 8005024:	2407      	movs	r4, #7
 8005026:	e70f      	b.n	8004e48 <slCanCheckCommand+0x30>
            	hcan.Init.Mode = CAN_MODE_SILENT;
 8005028:	2280      	movs	r2, #128	; 0x80
 800502a:	0612      	lsls	r2, r2, #24
 800502c:	4b34      	ldr	r3, [pc, #208]	; (8005100 <slCanCheckCommand+0x2e8>)
 800502e:	609a      	str	r2, [r3, #8]
            	HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8005030:	201e      	movs	r0, #30
 8005032:	f7fb fdf7 	bl	8000c24 <HAL_NVIC_EnableIRQ>
            	CANInit();
 8005036:	f000 f957 	bl	80052e8 <CANInit>
                state = STATE_LISTEN;
 800503a:	2201      	movs	r2, #1
 800503c:	4b2e      	ldr	r3, [pc, #184]	; (80050f8 <slCanCheckCommand+0x2e0>)
 800503e:	701a      	strb	r2, [r3, #0]
                result = terminator;
 8005040:	4b2c      	ldr	r3, [pc, #176]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8005042:	781c      	ldrb	r4, [r3, #0]
 8005044:	e700      	b.n	8004e48 <slCanCheckCommand+0x30>
        		if(UART_FLAG == 0)
 8005046:	4b30      	ldr	r3, [pc, #192]	; (8005108 <slCanCheckCommand+0x2f0>)
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <slCanCheckCommand+0x23a>
	uint8_t result = SLCAN_BELL;
 800504e:	2407      	movs	r4, #7
 8005050:	e6fa      	b.n	8004e48 <slCanCheckCommand+0x30>
        			HAL_NVIC_DisableIRQ(CEC_CAN_IRQn);
 8005052:	201e      	movs	r0, #30
 8005054:	f7fb fdf0 	bl	8000c38 <HAL_NVIC_DisableIRQ>
					state = STATE_CONFIG;
 8005058:	2200      	movs	r2, #0
 800505a:	4b27      	ldr	r3, [pc, #156]	; (80050f8 <slCanCheckCommand+0x2e0>)
 800505c:	701a      	strb	r2, [r3, #0]
					result = terminator;
 800505e:	4b25      	ldr	r3, [pc, #148]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8005060:	781c      	ldrb	r4, [r3, #0]
 8005062:	e6f1      	b.n	8004e48 <slCanCheckCommand+0x30>
            if (state == STATE_OPEN)
 8005064:	4b24      	ldr	r3, [pc, #144]	; (80050f8 <slCanCheckCommand+0x2e0>)
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	2b02      	cmp	r3, #2
 800506a:	d001      	beq.n	8005070 <slCanCheckCommand+0x258>
	uint8_t result = SLCAN_BELL;
 800506c:	2407      	movs	r4, #7
 800506e:	e6eb      	b.n	8004e48 <slCanCheckCommand+0x30>
                if (transmitStd(line) == HAL_OK) {
 8005070:	f7ff fdd4 	bl	8004c1c <transmitStd>
 8005074:	2800      	cmp	r0, #0
 8005076:	d000      	beq.n	800507a <slCanCheckCommand+0x262>
 8005078:	e0d6      	b.n	8005228 <slCanCheckCommand+0x410>
                    if (line[0] < 'Z') slcanSetOutputChar('Z');
 800507a:	782b      	ldrb	r3, [r5, #0]
 800507c:	2b59      	cmp	r3, #89	; 0x59
 800507e:	d805      	bhi.n	800508c <slCanCheckCommand+0x274>
 8005080:	305a      	adds	r0, #90	; 0x5a
 8005082:	f7ff fd71 	bl	8004b68 <slcanSetOutputChar>
                    result = terminator;
 8005086:	4b1b      	ldr	r3, [pc, #108]	; (80050f4 <slCanCheckCommand+0x2dc>)
 8005088:	781c      	ldrb	r4, [r3, #0]
 800508a:	e6dd      	b.n	8004e48 <slCanCheckCommand+0x30>
                    else slcanSetOutputChar('z');
 800508c:	207a      	movs	r0, #122	; 0x7a
 800508e:	f7ff fd6b 	bl	8004b68 <slcanSetOutputChar>
 8005092:	e7f8      	b.n	8005086 <slCanCheckCommand+0x26e>
                unsigned char status = HAL_CAN_GetError(&hcan);
 8005094:	481a      	ldr	r0, [pc, #104]	; (8005100 <slCanCheckCommand+0x2e8>)
 8005096:	f7fb fd91 	bl	8000bbc <HAL_CAN_GetError>
 800509a:	b2c4      	uxtb	r4, r0
                slcanSetOutputChar('F');
 800509c:	2046      	movs	r0, #70	; 0x46
 800509e:	f7ff fd63 	bl	8004b68 <slcanSetOutputChar>
                slcanSetOutputAsHex(status);
 80050a2:	0020      	movs	r0, r4
 80050a4:	f7ff fd7f 	bl	8004ba6 <slcanSetOutputAsHex>
                result = terminator;
 80050a8:	4b12      	ldr	r3, [pc, #72]	; (80050f4 <slCanCheckCommand+0x2dc>)
 80050aa:	781c      	ldrb	r4, [r3, #0]
            break;
 80050ac:	e6cc      	b.n	8004e48 <slCanCheckCommand+0x30>
                if (parseHex(&line[1], 1, &stamping)) {
 80050ae:	3001      	adds	r0, #1
 80050b0:	aa0a      	add	r2, sp, #40	; 0x28
 80050b2:	2101      	movs	r1, #1
 80050b4:	f7ff fd81 	bl	8004bba <parseHex>
 80050b8:	2800      	cmp	r0, #0
 80050ba:	d002      	beq.n	80050c2 <slCanCheckCommand+0x2aa>
                    result = terminator;
 80050bc:	4b0d      	ldr	r3, [pc, #52]	; (80050f4 <slCanCheckCommand+0x2dc>)
 80050be:	781c      	ldrb	r4, [r3, #0]
 80050c0:	e6c2      	b.n	8004e48 <slCanCheckCommand+0x30>
	uint8_t result = SLCAN_BELL;
 80050c2:	2407      	movs	r4, #7
            break;
 80050c4:	e6c0      	b.n	8004e48 <slCanCheckCommand+0x30>
            if (line[1] == 'd') // disable all filtering
 80050c6:	7843      	ldrb	r3, [r0, #1]
 80050c8:	2b64      	cmp	r3, #100	; 0x64
 80050ca:	d008      	beq.n	80050de <slCanCheckCommand+0x2c6>
            	if (!parseHex(&line[1], 2, &n)) break;
 80050cc:	3001      	adds	r0, #1
 80050ce:	aa03      	add	r2, sp, #12
 80050d0:	2102      	movs	r1, #2
 80050d2:	f7ff fd72 	bl	8004bba <parseHex>
 80050d6:	2800      	cmp	r0, #0
 80050d8:	d118      	bne.n	800510c <slCanCheckCommand+0x2f4>
	uint8_t result = SLCAN_BELL;
 80050da:	2407      	movs	r4, #7
 80050dc:	e6b4      	b.n	8004e48 <slCanCheckCommand+0x30>
            	slcanClearAllFilters();
 80050de:	f000 f913 	bl	8005308 <slcanClearAllFilters>
            	result = terminator;
 80050e2:	4b04      	ldr	r3, [pc, #16]	; (80050f4 <slCanCheckCommand+0x2dc>)
 80050e4:	781c      	ldrb	r4, [r3, #0]
            	slcanSetOutputChar('M');
 80050e6:	204d      	movs	r0, #77	; 0x4d
 80050e8:	f7ff fd3e 	bl	8004b68 <slcanSetOutputChar>
 80050ec:	e6ac      	b.n	8004e48 <slCanCheckCommand+0x30>
 80050ee:	46c0      	nop			; (mov r8, r8)
 80050f0:	08005e2c 	.word	0x08005e2c
 80050f4:	20000114 	.word	0x20000114
 80050f8:	20000290 	.word	0x20000290
 80050fc:	08005efc 	.word	0x08005efc
 8005100:	20000530 	.word	0x20000530
 8005104:	200005dc 	.word	0x200005dc
 8005108:	2000024c 	.word	0x2000024c
            	if (!parseHex(&line[3], 2, &b)) break;
 800510c:	1ce8      	adds	r0, r5, #3
 800510e:	aa04      	add	r2, sp, #16
 8005110:	2102      	movs	r1, #2
 8005112:	f7ff fd52 	bl	8004bba <parseHex>
 8005116:	2800      	cmp	r0, #0
 8005118:	d0df      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (!parseHex(&line[5], 1, &fflags.reg)) break;
 800511a:	1d68      	adds	r0, r5, #5
 800511c:	aa05      	add	r2, sp, #20
 800511e:	2101      	movs	r1, #1
 8005120:	f7ff fd4b 	bl	8004bba <parseHex>
 8005124:	2800      	cmp	r0, #0
 8005126:	d0d8      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (!parseHex(&line[6], 8, &id)) break;
 8005128:	1da8      	adds	r0, r5, #6
 800512a:	aa08      	add	r2, sp, #32
 800512c:	2108      	movs	r1, #8
 800512e:	f7ff fd44 	bl	8004bba <parseHex>
 8005132:	2800      	cmp	r0, #0
 8005134:	d0d1      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (!parseHex(&line[14], 1, &idflags.reg)) break;
 8005136:	aa06      	add	r2, sp, #24
 8005138:	2101      	movs	r1, #1
 800513a:	0028      	movs	r0, r5
 800513c:	300e      	adds	r0, #14
 800513e:	f7ff fd3c 	bl	8004bba <parseHex>
 8005142:	2800      	cmp	r0, #0
 8005144:	d0c9      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (!parseHex(&line[15], 8, &mask)) break;
 8005146:	aa09      	add	r2, sp, #36	; 0x24
 8005148:	2108      	movs	r1, #8
 800514a:	0028      	movs	r0, r5
 800514c:	300f      	adds	r0, #15
 800514e:	f7ff fd34 	bl	8004bba <parseHex>
 8005152:	2800      	cmp	r0, #0
 8005154:	d0c1      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (!parseHex(&line[23], 1, &maskflags.reg)) break;
 8005156:	aa07      	add	r2, sp, #28
 8005158:	2101      	movs	r1, #1
 800515a:	0028      	movs	r0, r5
 800515c:	3017      	adds	r0, #23
 800515e:	f7ff fd2c 	bl	8004bba <parseHex>
 8005162:	2800      	cmp	r0, #0
 8005164:	d0b9      	beq.n	80050da <slCanCheckCommand+0x2c2>
            	if (fflags.bScale == CAN_FILTERSCALE_32BIT)
 8005166:	ab05      	add	r3, sp, #20
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	075b      	lsls	r3, r3, #29
 800516c:	d531      	bpl.n	80051d2 <slCanCheckCommand+0x3ba>
					freg = slcanFillIdRegister32(idflags, id);
 800516e:	9908      	ldr	r1, [sp, #32]
 8005170:	9806      	ldr	r0, [sp, #24]
 8005172:	f000 f8e3 	bl	800533c <slcanFillIdRegister32>
 8005176:	9001      	str	r0, [sp, #4]
					mreg = slcanFillIdRegister32(maskflags, mask);
 8005178:	9909      	ldr	r1, [sp, #36]	; 0x24
 800517a:	9807      	ldr	r0, [sp, #28]
 800517c:	f000 f8de 	bl	800533c <slcanFillIdRegister32>
 8005180:	9002      	str	r0, [sp, #8]
            	sFilterConfig.FilterNumber = n;
 8005182:	9b03      	ldr	r3, [sp, #12]
 8005184:	930f      	str	r3, [sp, #60]	; 0x3c
            	sFilterConfig.BankNumber = b;
 8005186:	9b04      	ldr	r3, [sp, #16]
 8005188:	9313      	str	r3, [sp, #76]	; 0x4c
            	sFilterConfig.FilterActivation = fflags.bFilterActivation; // ENABLE == 1
 800518a:	ab05      	add	r3, sp, #20
 800518c:	781b      	ldrb	r3, [r3, #0]
 800518e:	07da      	lsls	r2, r3, #31
 8005190:	0fd2      	lsrs	r2, r2, #31
 8005192:	9212      	str	r2, [sp, #72]	; 0x48
				sFilterConfig.FilterMode = fflags.bMode; // CAN_FILTERMODE_IDLIST == 1
 8005194:	079a      	lsls	r2, r3, #30
 8005196:	0fd2      	lsrs	r2, r2, #31
 8005198:	9210      	str	r2, [sp, #64]	; 0x40
				sFilterConfig.FilterScale = fflags.bScale;  // CAN_FILTERSCALE_32BIT == 1
 800519a:	075a      	lsls	r2, r3, #29
 800519c:	0fd2      	lsrs	r2, r2, #31
 800519e:	9211      	str	r2, [sp, #68]	; 0x44
				sFilterConfig.FilterFIFOAssignment = fflags.bFIFO;
 80051a0:	071b      	lsls	r3, r3, #28
 80051a2:	0fdb      	lsrs	r3, r3, #31
 80051a4:	930e      	str	r3, [sp, #56]	; 0x38
				sFilterConfig.FilterIdHigh = freg.h.reg;
 80051a6:	ab01      	add	r3, sp, #4
 80051a8:	881a      	ldrh	r2, [r3, #0]
 80051aa:	920a      	str	r2, [sp, #40]	; 0x28
				sFilterConfig.FilterIdLow = freg.l.reg;
 80051ac:	885b      	ldrh	r3, [r3, #2]
 80051ae:	930b      	str	r3, [sp, #44]	; 0x2c
				sFilterConfig.FilterMaskIdHigh = mreg.h.reg;
 80051b0:	ab02      	add	r3, sp, #8
 80051b2:	881a      	ldrh	r2, [r3, #0]
 80051b4:	920c      	str	r2, [sp, #48]	; 0x30
				sFilterConfig.FilterMaskIdLow = mreg.l.reg;
 80051b6:	885b      	ldrh	r3, [r3, #2]
 80051b8:	930d      	str	r3, [sp, #52]	; 0x34
				slcanSetOutputChar('M');
 80051ba:	204d      	movs	r0, #77	; 0x4d
 80051bc:	f7ff fcd4 	bl	8004b68 <slcanSetOutputChar>
				if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) == HAL_OK)
 80051c0:	a90a      	add	r1, sp, #40	; 0x28
 80051c2:	481e      	ldr	r0, [pc, #120]	; (800523c <slCanCheckCommand+0x424>)
 80051c4:	f7fb f88a 	bl	80002dc <HAL_CAN_ConfigFilter>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	d10d      	bne.n	80051e8 <slCanCheckCommand+0x3d0>
					result = terminator;
 80051cc:	4b1c      	ldr	r3, [pc, #112]	; (8005240 <slCanCheckCommand+0x428>)
 80051ce:	781c      	ldrb	r4, [r3, #0]
 80051d0:	e63a      	b.n	8004e48 <slCanCheckCommand+0x30>
            		freg = slcanFillIdRegister16(idflags, id);
 80051d2:	9908      	ldr	r1, [sp, #32]
 80051d4:	9806      	ldr	r0, [sp, #24]
 80051d6:	f000 f8eb 	bl	80053b0 <slcanFillIdRegister16>
 80051da:	9001      	str	r0, [sp, #4]
            		mreg = slcanFillIdRegister16(maskflags, mask);
 80051dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051de:	9807      	ldr	r0, [sp, #28]
 80051e0:	f000 f8e6 	bl	80053b0 <slcanFillIdRegister16>
 80051e4:	9002      	str	r0, [sp, #8]
 80051e6:	e7cc      	b.n	8005182 <slCanCheckCommand+0x36a>
	uint8_t result = SLCAN_BELL;
 80051e8:	2407      	movs	r4, #7
 80051ea:	e62d      	b.n	8004e48 <slCanCheckCommand+0x30>
        	 if ((line[1] == 'o') && (line[2] == 'o') && (line[3] == 't')){
 80051ec:	7843      	ldrb	r3, [r0, #1]
 80051ee:	2b6f      	cmp	r3, #111	; 0x6f
 80051f0:	d001      	beq.n	80051f6 <slCanCheckCommand+0x3de>
	uint8_t result = SLCAN_BELL;
 80051f2:	2407      	movs	r4, #7
 80051f4:	e628      	b.n	8004e48 <slCanCheckCommand+0x30>
        	 if ((line[1] == 'o') && (line[2] == 'o') && (line[3] == 't')){
 80051f6:	7883      	ldrb	r3, [r0, #2]
 80051f8:	2b6f      	cmp	r3, #111	; 0x6f
 80051fa:	d001      	beq.n	8005200 <slCanCheckCommand+0x3e8>
	uint8_t result = SLCAN_BELL;
 80051fc:	2407      	movs	r4, #7
 80051fe:	e623      	b.n	8004e48 <slCanCheckCommand+0x30>
        	 if ((line[1] == 'o') && (line[2] == 'o') && (line[3] == 't')){
 8005200:	78c3      	ldrb	r3, [r0, #3]
 8005202:	2b74      	cmp	r3, #116	; 0x74
 8005204:	d001      	beq.n	800520a <slCanCheckCommand+0x3f2>
	uint8_t result = SLCAN_BELL;
 8005206:	2407      	movs	r4, #7
 8005208:	e61e      	b.n	8004e48 <slCanCheckCommand+0x30>
        		 line[0] = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	7003      	strb	r3, [r0, #0]
        		 line[1] = 0;
 800520e:	7043      	strb	r3, [r0, #1]
        		 line[2] = 0;
 8005210:	7083      	strb	r3, [r0, #2]
        		 line[3] = 0;
 8005212:	70c3      	strb	r3, [r0, #3]
        		 RebootToBootloader();
 8005214:	f7ff f97a 	bl	800450c <RebootToBootloader>
	uint8_t result = SLCAN_BELL;
 8005218:	2407      	movs	r4, #7
 800521a:	e615      	b.n	8004e48 <slCanCheckCommand+0x30>
 800521c:	2407      	movs	r4, #7
 800521e:	e613      	b.n	8004e48 <slCanCheckCommand+0x30>
 8005220:	2407      	movs	r4, #7
 8005222:	e611      	b.n	8004e48 <slCanCheckCommand+0x30>
 8005224:	2407      	movs	r4, #7
 8005226:	e60f      	b.n	8004e48 <slCanCheckCommand+0x30>
 8005228:	2407      	movs	r4, #7
 800522a:	e60d      	b.n	8004e48 <slCanCheckCommand+0x30>
	   hUCCB_HandleBufferError();
 800522c:	f7ff fc54 	bl	8004ad8 <hUCCB_HandleBufferError>
	   memset(command, 0, sizeof(command));
 8005230:	221e      	movs	r2, #30
 8005232:	2100      	movs	r1, #0
 8005234:	4803      	ldr	r0, [pc, #12]	; (8005244 <slCanCheckCommand+0x42c>)
 8005236:	f000 fda2 	bl	8005d7e <memset>
 800523a:	e60d      	b.n	8004e58 <slCanCheckCommand+0x40>
 800523c:	20000530 	.word	0x20000530
 8005240:	20000114 	.word	0x20000114
 8005244:	20000250 	.word	0x20000250

08005248 <slcan_getState>:
 * @param  none
 * @retval slcan state
 */
uint8_t slcan_getState()
{
	return state;
 8005248:	4b01      	ldr	r3, [pc, #4]	; (8005250 <slcan_getState+0x8>)
 800524a:	7818      	ldrb	r0, [r3, #0]
}
 800524c:	4770      	bx	lr
 800524e:	46c0      	nop			; (mov r8, r8)
 8005250:	20000290 	.word	0x20000290

08005254 <slcanReciveCanFrame>:
 * @param  canmsg Pointer to can message
 * 			step Current step
 * @retval Next character to print out
 */
uint8_t slcanReciveCanFrame(CanRxMsgTypeDef *pRxMsg)
{
 8005254:	b570      	push	{r4, r5, r6, lr}
 8005256:	0005      	movs	r5, r0
	uint8_t i;

	// type
	if (pRxMsg->IDE == CAN_ID_EXT) {
 8005258:	6883      	ldr	r3, [r0, #8]
 800525a:	2b04      	cmp	r3, #4
 800525c:	d018      	beq.n	8005290 <slcanReciveCanFrame+0x3c>
		{
			slcanSetOutputAsHex(((uint8_t*)&pRxMsg->ExtId)[i - 1]);
		}
	} else
	{
		if (pRxMsg->RTR == CAN_RTR_REMOTE)
 800525e:	68c3      	ldr	r3, [r0, #12]
 8005260:	2b02      	cmp	r3, #2
 8005262:	d02a      	beq.n	80052ba <slcanReciveCanFrame+0x66>
		{
			slcanSetOutputChar('r');
		}
		else
		{
			slcanSetOutputChar('t');
 8005264:	2074      	movs	r0, #116	; 0x74
 8005266:	f7ff fc7f 	bl	8004b68 <slcanSetOutputChar>
		}
		//id
		slCanSendNibble(((uint8_t*)&pRxMsg->StdId)[1] & 0x0F);
 800526a:	786b      	ldrb	r3, [r5, #1]
 800526c:	200f      	movs	r0, #15
 800526e:	4018      	ands	r0, r3
 8005270:	f7ff fc8e 	bl	8004b90 <slCanSendNibble>
		slcanSetOutputAsHex(((uint8_t*)&pRxMsg->StdId)[0]);
 8005274:	7828      	ldrb	r0, [r5, #0]
 8005276:	f7ff fc96 	bl	8004ba6 <slcanSetOutputAsHex>
	}
	// length
	slCanSendNibble(pRxMsg->DLC);
 800527a:	7c28      	ldrb	r0, [r5, #16]
 800527c:	f7ff fc88 	bl	8004b90 <slCanSendNibble>

	//data
	if ((pRxMsg->DLC > 0) && (pRxMsg->RTR != CAN_RTR_REMOTE))
 8005280:	692b      	ldr	r3, [r5, #16]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d026      	beq.n	80052d4 <slcanReciveCanFrame+0x80>
 8005286:	68eb      	ldr	r3, [r5, #12]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d023      	beq.n	80052d4 <slcanReciveCanFrame+0x80>
 800528c:	2400      	movs	r4, #0
 800528e:	e01e      	b.n	80052ce <slcanReciveCanFrame+0x7a>
		if (pRxMsg->RTR == CAN_RTR_REMOTE)
 8005290:	68c3      	ldr	r3, [r0, #12]
 8005292:	2b02      	cmp	r3, #2
 8005294:	d004      	beq.n	80052a0 <slcanReciveCanFrame+0x4c>
			slcanSetOutputChar('T');
 8005296:	2054      	movs	r0, #84	; 0x54
 8005298:	f7ff fc66 	bl	8004b68 <slcanSetOutputChar>
{
 800529c:	2404      	movs	r4, #4
 800529e:	e009      	b.n	80052b4 <slcanReciveCanFrame+0x60>
			slcanSetOutputChar('R');
 80052a0:	2052      	movs	r0, #82	; 0x52
 80052a2:	f7ff fc61 	bl	8004b68 <slcanSetOutputChar>
 80052a6:	e7f9      	b.n	800529c <slcanReciveCanFrame+0x48>
			slcanSetOutputAsHex(((uint8_t*)&pRxMsg->ExtId)[i - 1]);
 80052a8:	1d2a      	adds	r2, r5, #4
 80052aa:	3c01      	subs	r4, #1
 80052ac:	5d10      	ldrb	r0, [r2, r4]
 80052ae:	f7ff fc7a 	bl	8004ba6 <slcanSetOutputAsHex>
		for (i = 4; i != 0; i--)
 80052b2:	b2e4      	uxtb	r4, r4
 80052b4:	2c00      	cmp	r4, #0
 80052b6:	d1f7      	bne.n	80052a8 <slcanReciveCanFrame+0x54>
 80052b8:	e7df      	b.n	800527a <slcanReciveCanFrame+0x26>
			slcanSetOutputChar('r');
 80052ba:	2072      	movs	r0, #114	; 0x72
 80052bc:	f7ff fc54 	bl	8004b68 <slcanSetOutputChar>
 80052c0:	e7d3      	b.n	800526a <slcanReciveCanFrame+0x16>
	{
		for (i = 0;  i != pRxMsg->DLC; i ++)
		{
			slcanSetOutputAsHex(pRxMsg->Data[i]);
 80052c2:	192b      	adds	r3, r5, r4
 80052c4:	7d18      	ldrb	r0, [r3, #20]
 80052c6:	f7ff fc6e 	bl	8004ba6 <slcanSetOutputAsHex>
		for (i = 0;  i != pRxMsg->DLC; i ++)
 80052ca:	3401      	adds	r4, #1
 80052cc:	b2e4      	uxtb	r4, r4
 80052ce:	692b      	ldr	r3, [r5, #16]
 80052d0:	429c      	cmp	r4, r3
 80052d2:	d1f6      	bne.n	80052c2 <slcanReciveCanFrame+0x6e>
		}
	}
	slcanSetOutputChar(terminator);
 80052d4:	4b03      	ldr	r3, [pc, #12]	; (80052e4 <slcanReciveCanFrame+0x90>)
 80052d6:	7818      	ldrb	r0, [r3, #0]
 80052d8:	f7ff fc46 	bl	8004b68 <slcanSetOutputChar>
	slcanOutputFlush();
 80052dc:	f7ff fd2e 	bl	8004d3c <slcanOutputFlush>
	return 0;
}
 80052e0:	2000      	movs	r0, #0
 80052e2:	bd70      	pop	{r4, r5, r6, pc}
 80052e4:	20000114 	.word	0x20000114

080052e8 <CANInit>:
#include "slcan_additional.h"

extern CAN_HandleTypeDef hcan;
extern IWDG_HandleTypeDef hiwdg;
HAL_StatusTypeDef CANInit(void)
{
 80052e8:	b510      	push	{r4, lr}
    while (HAL_CAN_Init(&hcan) == HAL_TIMEOUT)
 80052ea:	e002      	b.n	80052f2 <CANInit+0xa>
    {
    	HAL_IWDG_Refresh(&hiwdg);
 80052ec:	4804      	ldr	r0, [pc, #16]	; (8005300 <CANInit+0x18>)
 80052ee:	f7fc f869 	bl	80013c4 <HAL_IWDG_Refresh>
    while (HAL_CAN_Init(&hcan) == HAL_TIMEOUT)
 80052f2:	4804      	ldr	r0, [pc, #16]	; (8005304 <CANInit+0x1c>)
 80052f4:	f7fb f880 	bl	80003f8 <HAL_CAN_Init>
 80052f8:	2803      	cmp	r0, #3
 80052fa:	d0f7      	beq.n	80052ec <CANInit+0x4>
    }
    return HAL_OK;
}
 80052fc:	2000      	movs	r0, #0
 80052fe:	bd10      	pop	{r4, pc}
 8005300:	20000520 	.word	0x20000520
 8005304:	20000530 	.word	0x20000530

08005308 <slcanClearAllFilters>:

HAL_StatusTypeDef slcanClearAllFilters(void)
{
 8005308:	b500      	push	{lr}
 800530a:	b08b      	sub	sp, #44	; 0x2c
	CAN_FilterConfTypeDef sFilterConfig;
	sFilterConfig.FilterNumber = 0;
 800530c:	2300      	movs	r3, #0
 800530e:	9305      	str	r3, [sp, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8005310:	9306      	str	r3, [sp, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8005312:	2201      	movs	r2, #1
 8005314:	9207      	str	r2, [sp, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8005316:	9300      	str	r3, [sp, #0]
	sFilterConfig.FilterIdLow = 0;
 8005318:	9301      	str	r3, [sp, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800531a:	9302      	str	r3, [sp, #8]
	sFilterConfig.FilterMaskIdLow = 0;
 800531c:	9303      	str	r3, [sp, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 800531e:	9304      	str	r3, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8005320:	9208      	str	r2, [sp, #32]
	sFilterConfig.BankNumber = 0;
 8005322:	9309      	str	r3, [sp, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8005324:	4669      	mov	r1, sp
 8005326:	4804      	ldr	r0, [pc, #16]	; (8005338 <slcanClearAllFilters+0x30>)
 8005328:	f7fa ffd8 	bl	80002dc <HAL_CAN_ConfigFilter>
 800532c:	2800      	cmp	r0, #0
 800532e:	d101      	bne.n	8005334 <slcanClearAllFilters+0x2c>
		return HAL_ERROR;
	else
		return HAL_OK;
}
 8005330:	b00b      	add	sp, #44	; 0x2c
 8005332:	bd00      	pop	{pc}
		return HAL_ERROR;
 8005334:	2001      	movs	r0, #1
 8005336:	e7fb      	b.n	8005330 <slcanClearAllFilters+0x28>
 8005338:	20000530 	.word	0x20000530

0800533c <slcanFillIdRegister32>:

tCANfilter slcanFillIdRegister32(tCANFilterFlagsId fl, uint32_t id)
{
 800533c:	b510      	push	{r4, lr}
 800533e:	b082      	sub	sp, #8
	tCANfilter f;
	f.h.reg = 0;
 8005340:	2300      	movs	r3, #0
 8005342:	466a      	mov	r2, sp
 8005344:	8013      	strh	r3, [r2, #0]
	f.l.reg = 0;
 8005346:	8053      	strh	r3, [r2, #2]

	f.l.f32.RTR = fl.bRTR1;
 8005348:	07c3      	lsls	r3, r0, #31
 800534a:	0fdb      	lsrs	r3, r3, #31
 800534c:	2201      	movs	r2, #1
 800534e:	4013      	ands	r3, r2
	f.l.f32.IDE = fl.bExtedned1;
 8005350:	0784      	lsls	r4, r0, #30
 8005352:	0fe4      	lsrs	r4, r4, #31
 8005354:	4022      	ands	r2, r4
 8005356:	0092      	lsls	r2, r2, #2
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	4313      	orrs	r3, r2
 800535c:	466a      	mov	r2, sp
 800535e:	7093      	strb	r3, [r2, #2]
	if (fl.bExtedned1)
 8005360:	0783      	lsls	r3, r0, #30
 8005362:	d411      	bmi.n	8005388 <slcanFillIdRegister32+0x4c>
	{
		f.l.f32.EXID4_0 = id;
		f.l.f32.EXID12_5 = id >> 5;
		f.h.f32.EXID17_13 = id >> 13;
	} else {
		f.h.f32.STID2_0 = id;
 8005364:	014a      	lsls	r2, r1, #5
 8005366:	466b      	mov	r3, sp
 8005368:	7818      	ldrb	r0, [r3, #0]
 800536a:	231f      	movs	r3, #31
 800536c:	4003      	ands	r3, r0
 800536e:	4313      	orrs	r3, r2
 8005370:	466a      	mov	r2, sp
 8005372:	7013      	strb	r3, [r2, #0]
		f.h.f32.STID10_3 = id >> 3;
 8005374:	08c9      	lsrs	r1, r1, #3
 8005376:	7051      	strb	r1, [r2, #1]
	}
	return f;
 8005378:	9b00      	ldr	r3, [sp, #0]
 800537a:	0c1a      	lsrs	r2, r3, #16
 800537c:	0412      	lsls	r2, r2, #16
 800537e:	0418      	lsls	r0, r3, #16
 8005380:	0c00      	lsrs	r0, r0, #16
 8005382:	4310      	orrs	r0, r2
}
 8005384:	b002      	add	sp, #8
 8005386:	bd10      	pop	{r4, pc}
		f.l.f32.EXID4_0 = id;
 8005388:	00ca      	lsls	r2, r1, #3
 800538a:	466b      	mov	r3, sp
 800538c:	7898      	ldrb	r0, [r3, #2]
 800538e:	2307      	movs	r3, #7
 8005390:	4003      	ands	r3, r0
 8005392:	4313      	orrs	r3, r2
 8005394:	466a      	mov	r2, sp
 8005396:	7093      	strb	r3, [r2, #2]
		f.l.f32.EXID12_5 = id >> 5;
 8005398:	094b      	lsrs	r3, r1, #5
 800539a:	70d3      	strb	r3, [r2, #3]
		f.h.f32.EXID17_13 = id >> 13;
 800539c:	0b49      	lsrs	r1, r1, #13
 800539e:	231f      	movs	r3, #31
 80053a0:	400b      	ands	r3, r1
 80053a2:	7811      	ldrb	r1, [r2, #0]
 80053a4:	221f      	movs	r2, #31
 80053a6:	4391      	bics	r1, r2
 80053a8:	4319      	orrs	r1, r3
 80053aa:	466b      	mov	r3, sp
 80053ac:	7019      	strb	r1, [r3, #0]
 80053ae:	e7e3      	b.n	8005378 <slcanFillIdRegister32+0x3c>

080053b0 <slcanFillIdRegister16>:

tCANfilter slcanFillIdRegister16(tCANFilterFlagsId fl, uint32_t id)
{
 80053b0:	b570      	push	{r4, r5, r6, lr}
 80053b2:	b082      	sub	sp, #8
	tCANfilter f;
	f.h.reg = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	466a      	mov	r2, sp
 80053b8:	8013      	strh	r3, [r2, #0]
	f.l.reg = 0;
 80053ba:	8053      	strh	r3, [r2, #2]

	f.l.f16.RTR = fl.bRTR1;
 80053bc:	07c3      	lsls	r3, r0, #31
 80053be:	0fdb      	lsrs	r3, r3, #31
 80053c0:	2201      	movs	r2, #1
 80053c2:	4013      	ands	r3, r2
	f.l.f16.IDE = fl.bExtedned1;
 80053c4:	0784      	lsls	r4, r0, #30
 80053c6:	0fe4      	lsrs	r4, r4, #31
 80053c8:	4022      	ands	r2, r4
 80053ca:	0112      	lsls	r2, r2, #4
 80053cc:	00db      	lsls	r3, r3, #3
 80053ce:	4313      	orrs	r3, r2
 80053d0:	466a      	mov	r2, sp
 80053d2:	7093      	strb	r3, [r2, #2]
	if (fl.bExtedned1)
 80053d4:	b2c5      	uxtb	r5, r0
 80053d6:	07ab      	lsls	r3, r5, #30
 80053d8:	d511      	bpl.n	80053fe <slcanFillIdRegister16+0x4e>
	{
		f.l.f16.STID2_0 = id;
 80053da:	014c      	lsls	r4, r1, #5
 80053dc:	7892      	ldrb	r2, [r2, #2]
 80053de:	231f      	movs	r3, #31
 80053e0:	4013      	ands	r3, r2
 80053e2:	0022      	movs	r2, r4
 80053e4:	431a      	orrs	r2, r3
		f.l.f16.STID10_3 = id >> 3;
 80053e6:	08cb      	lsrs	r3, r1, #3
 80053e8:	466c      	mov	r4, sp
 80053ea:	70e3      	strb	r3, [r4, #3]
		f.l.f16.EXID17_15 = id >> 8;
 80053ec:	0a0c      	lsrs	r4, r1, #8
 80053ee:	2307      	movs	r3, #7
 80053f0:	401c      	ands	r4, r3
 80053f2:	b2d3      	uxtb	r3, r2
 80053f4:	2207      	movs	r2, #7
 80053f6:	4393      	bics	r3, r2
 80053f8:	4323      	orrs	r3, r4
 80053fa:	466a      	mov	r2, sp
 80053fc:	7093      	strb	r3, [r2, #2]
	}

	f.l.f16.RTR = fl.bRTR2;
 80053fe:	0744      	lsls	r4, r0, #29
 8005400:	0fe4      	lsrs	r4, r4, #31
 8005402:	2601      	movs	r6, #1
 8005404:	4034      	ands	r4, r6
 8005406:	00e4      	lsls	r4, r4, #3
 8005408:	466b      	mov	r3, sp
 800540a:	789b      	ldrb	r3, [r3, #2]
 800540c:	2208      	movs	r2, #8
 800540e:	4393      	bics	r3, r2
	f.l.f16.IDE = fl.bExtedned2;
 8005410:	0702      	lsls	r2, r0, #28
 8005412:	0fd2      	lsrs	r2, r2, #31
 8005414:	4032      	ands	r2, r6
 8005416:	0112      	lsls	r2, r2, #4
 8005418:	4323      	orrs	r3, r4
 800541a:	0018      	movs	r0, r3
 800541c:	2310      	movs	r3, #16
 800541e:	4398      	bics	r0, r3
 8005420:	4310      	orrs	r0, r2
 8005422:	466b      	mov	r3, sp
 8005424:	7098      	strb	r0, [r3, #2]
	if (fl.bExtedned2)
 8005426:	072b      	lsls	r3, r5, #28
 8005428:	d512      	bpl.n	8005450 <slcanFillIdRegister16+0xa0>
	{
		f.h.f16.STID2_0 = id >> 16;
 800542a:	0c0a      	lsrs	r2, r1, #16
 800542c:	2007      	movs	r0, #7
 800542e:	4002      	ands	r2, r0
 8005430:	0152      	lsls	r2, r2, #5
 8005432:	466b      	mov	r3, sp
 8005434:	781c      	ldrb	r4, [r3, #0]
 8005436:	231f      	movs	r3, #31
 8005438:	4023      	ands	r3, r4
		f.h.f16.STID10_3 = id >> (3 + 16);
 800543a:	0ccc      	lsrs	r4, r1, #19
 800543c:	466d      	mov	r5, sp
 800543e:	706c      	strb	r4, [r5, #1]
		f.h.f16.EXID17_15 = id >> (8 + 16);
 8005440:	0e09      	lsrs	r1, r1, #24
 8005442:	4008      	ands	r0, r1
 8005444:	4313      	orrs	r3, r2
 8005446:	0019      	movs	r1, r3
 8005448:	2307      	movs	r3, #7
 800544a:	4399      	bics	r1, r3
 800544c:	4301      	orrs	r1, r0
 800544e:	7029      	strb	r1, [r5, #0]
	}

	return f;
 8005450:	9b00      	ldr	r3, [sp, #0]
 8005452:	0c1a      	lsrs	r2, r3, #16
 8005454:	0412      	lsls	r2, r2, #16
 8005456:	0418      	lsls	r0, r3, #16
 8005458:	0c00      	lsrs	r0, r0, #16
 800545a:	4310      	orrs	r0, r2
}
 800545c:	b002      	add	sp, #8
 800545e:	bd70      	pop	{r4, r5, r6, pc}

08005460 <slcanSetCANBaudRate>:

void slcanSetCANBaudRate(uint8_t br)
{ //todo it is for 75% sampling point
 8005460:	b510      	push	{r4, lr}

	hcan.Init.SJW = CAN_SJW_2TQ;
 8005462:	4b1b      	ldr	r3, [pc, #108]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 8005464:	2280      	movs	r2, #128	; 0x80
 8005466:	0452      	lsls	r2, r2, #17
 8005468:	60da      	str	r2, [r3, #12]
	hcan.Init.BS1 = CAN_BS1_11TQ;
 800546a:	22a0      	movs	r2, #160	; 0xa0
 800546c:	0312      	lsls	r2, r2, #12
 800546e:	611a      	str	r2, [r3, #16]
	hcan.Init.BS2 = CAN_BS2_4TQ;
 8005470:	22c0      	movs	r2, #192	; 0xc0
 8005472:	0392      	lsls	r2, r2, #14
 8005474:	615a      	str	r2, [r3, #20]

	switch (br)
 8005476:	2824      	cmp	r0, #36	; 0x24
 8005478:	d806      	bhi.n	8005488 <slcanSetCANBaudRate+0x28>
 800547a:	0080      	lsls	r0, r0, #2
 800547c:	4b15      	ldr	r3, [pc, #84]	; (80054d4 <slcanSetCANBaudRate+0x74>)
 800547e:	581b      	ldr	r3, [r3, r0]
 8005480:	469f      	mov	pc, r3
	{
		case CAN_BR_1M:
			hcan.Init.Prescaler = 3;
 8005482:	2203      	movs	r2, #3
 8005484:	4b12      	ldr	r3, [pc, #72]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 8005486:	605a      	str	r2, [r3, #4]

		default:
			break;
	}

	CANInit();
 8005488:	f7ff ff2e 	bl	80052e8 <CANInit>
}
 800548c:	bd10      	pop	{r4, pc}
			hcan.Init.Prescaler = 6;
 800548e:	2206      	movs	r2, #6
 8005490:	4b0f      	ldr	r3, [pc, #60]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 8005492:	605a      	str	r2, [r3, #4]
		break;
 8005494:	e7f8      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 12;
 8005496:	220c      	movs	r2, #12
 8005498:	4b0d      	ldr	r3, [pc, #52]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 800549a:	605a      	str	r2, [r3, #4]
		break;
 800549c:	e7f4      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 24;
 800549e:	2218      	movs	r2, #24
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054a2:	605a      	str	r2, [r3, #4]
		break;
 80054a4:	e7f0      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 30;
 80054a6:	221e      	movs	r2, #30
 80054a8:	4b09      	ldr	r3, [pc, #36]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054aa:	605a      	str	r2, [r3, #4]
		break;
 80054ac:	e7ec      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 60;
 80054ae:	223c      	movs	r2, #60	; 0x3c
 80054b0:	4b07      	ldr	r3, [pc, #28]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054b2:	605a      	str	r2, [r3, #4]
		break;
 80054b4:	e7e8      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 150;
 80054b6:	2296      	movs	r2, #150	; 0x96
 80054b8:	4b05      	ldr	r3, [pc, #20]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054ba:	605a      	str	r2, [r3, #4]
		break;
 80054bc:	e7e4      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 300;
 80054be:	2296      	movs	r2, #150	; 0x96
 80054c0:	0052      	lsls	r2, r2, #1
 80054c2:	4b03      	ldr	r3, [pc, #12]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054c4:	605a      	str	r2, [r3, #4]
		break;
 80054c6:	e7df      	b.n	8005488 <slcanSetCANBaudRate+0x28>
			hcan.Init.Prescaler = 36;
 80054c8:	2224      	movs	r2, #36	; 0x24
 80054ca:	4b01      	ldr	r3, [pc, #4]	; (80054d0 <slcanSetCANBaudRate+0x70>)
 80054cc:	605a      	str	r2, [r3, #4]
		break;
 80054ce:	e7db      	b.n	8005488 <slcanSetCANBaudRate+0x28>
 80054d0:	20000530 	.word	0x20000530
 80054d4:	08005f24 	.word	0x08005f24

080054d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054d8:	b500      	push	{lr}
 80054da:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054dc:	4b12      	ldr	r3, [pc, #72]	; (8005528 <HAL_MspInit+0x50>)
 80054de:	6999      	ldr	r1, [r3, #24]
 80054e0:	2201      	movs	r2, #1
 80054e2:	4311      	orrs	r1, r2
 80054e4:	6199      	str	r1, [r3, #24]
 80054e6:	6999      	ldr	r1, [r3, #24]
 80054e8:	400a      	ands	r2, r1
 80054ea:	9200      	str	r2, [sp, #0]
 80054ec:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054ee:	69da      	ldr	r2, [r3, #28]
 80054f0:	2180      	movs	r1, #128	; 0x80
 80054f2:	0549      	lsls	r1, r1, #21
 80054f4:	430a      	orrs	r2, r1
 80054f6:	61da      	str	r2, [r3, #28]
 80054f8:	69db      	ldr	r3, [r3, #28]
 80054fa:	400b      	ands	r3, r1
 80054fc:	9301      	str	r3, [sp, #4]
 80054fe:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 2, 2);
 8005500:	2202      	movs	r2, #2
 8005502:	2102      	movs	r1, #2
 8005504:	2005      	movs	r0, #5
 8005506:	4240      	negs	r0, r0
 8005508:	f7fb fb5a 	bl	8000bc0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 2,2);
 800550c:	2202      	movs	r2, #2
 800550e:	2102      	movs	r1, #2
 8005510:	2002      	movs	r0, #2
 8005512:	4240      	negs	r0, r0
 8005514:	f7fb fb54 	bl	8000bc0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 2, 2);
 8005518:	2202      	movs	r2, #2
 800551a:	2102      	movs	r1, #2
 800551c:	2001      	movs	r0, #1
 800551e:	4240      	negs	r0, r0
 8005520:	f7fb fb4e 	bl	8000bc0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005524:	b003      	add	sp, #12
 8005526:	bd00      	pop	{pc}
 8005528:	40021000 	.word	0x40021000

0800552c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800552c:	b500      	push	{lr}
 800552e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcan->Instance==CAN)
 8005530:	6802      	ldr	r2, [r0, #0]
 8005532:	4b0f      	ldr	r3, [pc, #60]	; (8005570 <HAL_CAN_MspInit+0x44>)
 8005534:	429a      	cmp	r2, r3
 8005536:	d001      	beq.n	800553c <HAL_CAN_MspInit+0x10>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8005538:	b007      	add	sp, #28
 800553a:	bd00      	pop	{pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 800553c:	4a0d      	ldr	r2, [pc, #52]	; (8005574 <HAL_CAN_MspInit+0x48>)
 800553e:	69d1      	ldr	r1, [r2, #28]
 8005540:	2080      	movs	r0, #128	; 0x80
 8005542:	0480      	lsls	r0, r0, #18
 8005544:	4301      	orrs	r1, r0
 8005546:	61d1      	str	r1, [r2, #28]
 8005548:	69d3      	ldr	r3, [r2, #28]
 800554a:	4003      	ands	r3, r0
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005550:	23c0      	movs	r3, #192	; 0xc0
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005556:	2302      	movs	r3, #2
 8005558:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800555a:	2300      	movs	r3, #0
 800555c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800555e:	3303      	adds	r3, #3
 8005560:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8005562:	3301      	adds	r3, #1
 8005564:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005566:	a901      	add	r1, sp, #4
 8005568:	4803      	ldr	r0, [pc, #12]	; (8005578 <HAL_CAN_MspInit+0x4c>)
 800556a:	f7fb fe31 	bl	80011d0 <HAL_GPIO_Init>
}
 800556e:	e7e3      	b.n	8005538 <HAL_CAN_MspInit+0xc>
 8005570:	40006400 	.word	0x40006400
 8005574:	40021000 	.word	0x40021000
 8005578:	48000400 	.word	0x48000400

0800557c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800557c:	b530      	push	{r4, r5, lr}
 800557e:	b087      	sub	sp, #28
 8005580:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8005582:	4b28      	ldr	r3, [pc, #160]	; (8005624 <HAL_UART_MspInit+0xa8>)
 8005584:	6802      	ldr	r2, [r0, #0]
 8005586:	429a      	cmp	r2, r3
 8005588:	d001      	beq.n	800558e <HAL_UART_MspInit+0x12>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800558a:	b007      	add	sp, #28
 800558c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800558e:	4a26      	ldr	r2, [pc, #152]	; (8005628 <HAL_UART_MspInit+0xac>)
 8005590:	69d1      	ldr	r1, [r2, #28]
 8005592:	2080      	movs	r0, #128	; 0x80
 8005594:	0280      	lsls	r0, r0, #10
 8005596:	4301      	orrs	r1, r0
 8005598:	61d1      	str	r1, [r2, #28]
 800559a:	69d3      	ldr	r3, [r2, #28]
 800559c:	4003      	ands	r3, r0
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80055a2:	230e      	movs	r3, #14
 80055a4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055a6:	3b0c      	subs	r3, #12
 80055a8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055aa:	2500      	movs	r5, #0
 80055ac:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80055ae:	3301      	adds	r3, #1
 80055b0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80055b2:	3b02      	subs	r3, #2
 80055b4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055b6:	a901      	add	r1, sp, #4
 80055b8:	2090      	movs	r0, #144	; 0x90
 80055ba:	05c0      	lsls	r0, r0, #23
 80055bc:	f7fb fe08 	bl	80011d0 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel4;
 80055c0:	481a      	ldr	r0, [pc, #104]	; (800562c <HAL_UART_MspInit+0xb0>)
 80055c2:	4b1b      	ldr	r3, [pc, #108]	; (8005630 <HAL_UART_MspInit+0xb4>)
 80055c4:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80055c6:	2310      	movs	r3, #16
 80055c8:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055ca:	6085      	str	r5, [r0, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80055cc:	3370      	adds	r3, #112	; 0x70
 80055ce:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055d0:	6105      	str	r5, [r0, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055d2:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80055d4:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80055d6:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80055d8:	f7fb fb6a 	bl	8000cb0 <HAL_DMA_Init>
 80055dc:	2800      	cmp	r0, #0
 80055de:	d116      	bne.n	800560e <HAL_UART_MspInit+0x92>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80055e0:	4b12      	ldr	r3, [pc, #72]	; (800562c <HAL_UART_MspInit+0xb0>)
 80055e2:	6623      	str	r3, [r4, #96]	; 0x60
 80055e4:	625c      	str	r4, [r3, #36]	; 0x24
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80055e6:	4813      	ldr	r0, [pc, #76]	; (8005634 <HAL_UART_MspInit+0xb8>)
 80055e8:	4b13      	ldr	r3, [pc, #76]	; (8005638 <HAL_UART_MspInit+0xbc>)
 80055ea:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055ec:	2300      	movs	r3, #0
 80055ee:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f0:	6083      	str	r3, [r0, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80055f2:	2280      	movs	r2, #128	; 0x80
 80055f4:	60c2      	str	r2, [r0, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80055f6:	6103      	str	r3, [r0, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80055f8:	6143      	str	r3, [r0, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80055fa:	6183      	str	r3, [r0, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80055fc:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80055fe:	f7fb fb57 	bl	8000cb0 <HAL_DMA_Init>
 8005602:	2800      	cmp	r0, #0
 8005604:	d108      	bne.n	8005618 <HAL_UART_MspInit+0x9c>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005606:	4b0b      	ldr	r3, [pc, #44]	; (8005634 <HAL_UART_MspInit+0xb8>)
 8005608:	6663      	str	r3, [r4, #100]	; 0x64
 800560a:	625c      	str	r4, [r3, #36]	; 0x24
}
 800560c:	e7bd      	b.n	800558a <HAL_UART_MspInit+0xe>
      _Error_Handler(__FILE__, __LINE__);
 800560e:	21b2      	movs	r1, #178	; 0xb2
 8005610:	480a      	ldr	r0, [pc, #40]	; (800563c <HAL_UART_MspInit+0xc0>)
 8005612:	f7ff faa7 	bl	8004b64 <_Error_Handler>
 8005616:	e7e3      	b.n	80055e0 <HAL_UART_MspInit+0x64>
      _Error_Handler(__FILE__, __LINE__);
 8005618:	21c2      	movs	r1, #194	; 0xc2
 800561a:	4808      	ldr	r0, [pc, #32]	; (800563c <HAL_UART_MspInit+0xc0>)
 800561c:	f7ff faa2 	bl	8004b64 <_Error_Handler>
 8005620:	e7f1      	b.n	8005606 <HAL_UART_MspInit+0x8a>
 8005622:	46c0      	nop			; (mov r8, r8)
 8005624:	40004400 	.word	0x40004400
 8005628:	40021000 	.word	0x40021000
 800562c:	20000574 	.word	0x20000574
 8005630:	40020044 	.word	0x40020044
 8005634:	200004d8 	.word	0x200004d8
 8005638:	40020058 	.word	0x40020058
 800563c:	08005fb8 	.word	0x08005fb8

08005640 <HAL_SPI_MspInit>:

}

/* USER CODE BEGIN 1 */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005640:	b530      	push	{r4, r5, lr}
 8005642:	b087      	sub	sp, #28
 8005644:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8005646:	4b20      	ldr	r3, [pc, #128]	; (80056c8 <HAL_SPI_MspInit+0x88>)
 8005648:	6802      	ldr	r2, [r0, #0]
 800564a:	429a      	cmp	r2, r3
 800564c:	d001      	beq.n	8005652 <HAL_SPI_MspInit+0x12>
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 2);
	HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800564e:	b007      	add	sp, #28
 8005650:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005652:	4a1e      	ldr	r2, [pc, #120]	; (80056cc <HAL_SPI_MspInit+0x8c>)
 8005654:	6991      	ldr	r1, [r2, #24]
 8005656:	2080      	movs	r0, #128	; 0x80
 8005658:	0140      	lsls	r0, r0, #5
 800565a:	4301      	orrs	r1, r0
 800565c:	6191      	str	r1, [r2, #24]
 800565e:	6993      	ldr	r3, [r2, #24]
 8005660:	4003      	ands	r3, r0
 8005662:	9300      	str	r3, [sp, #0]
 8005664:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8005666:	23a0      	movs	r3, #160	; 0xa0
 8005668:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800566a:	3b9e      	subs	r3, #158	; 0x9e
 800566c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800566e:	2500      	movs	r5, #0
 8005670:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005672:	3301      	adds	r3, #1
 8005674:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8005676:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005678:	a901      	add	r1, sp, #4
 800567a:	2090      	movs	r0, #144	; 0x90
 800567c:	05c0      	lsls	r0, r0, #23
 800567e:	f7fb fda7 	bl	80011d0 <HAL_GPIO_Init>
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8005682:	4813      	ldr	r0, [pc, #76]	; (80056d0 <HAL_SPI_MspInit+0x90>)
 8005684:	4b13      	ldr	r3, [pc, #76]	; (80056d4 <HAL_SPI_MspInit+0x94>)
 8005686:	6003      	str	r3, [r0, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005688:	2310      	movs	r3, #16
 800568a:	6043      	str	r3, [r0, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800568c:	6085      	str	r5, [r0, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800568e:	3370      	adds	r3, #112	; 0x70
 8005690:	60c3      	str	r3, [r0, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005692:	6105      	str	r5, [r0, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005694:	6145      	str	r5, [r0, #20]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8005696:	3b60      	subs	r3, #96	; 0x60
 8005698:	6183      	str	r3, [r0, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800569a:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800569c:	f7fb fb08 	bl	8000cb0 <HAL_DMA_Init>
 80056a0:	2800      	cmp	r0, #0
 80056a2:	d10b      	bne.n	80056bc <HAL_SPI_MspInit+0x7c>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80056a4:	4b0a      	ldr	r3, [pc, #40]	; (80056d0 <HAL_SPI_MspInit+0x90>)
 80056a6:	6563      	str	r3, [r4, #84]	; 0x54
 80056a8:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 2);
 80056aa:	2202      	movs	r2, #2
 80056ac:	2102      	movs	r1, #2
 80056ae:	2019      	movs	r0, #25
 80056b0:	f7fb fa86 	bl	8000bc0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80056b4:	2019      	movs	r0, #25
 80056b6:	f7fb fab5 	bl	8000c24 <HAL_NVIC_EnableIRQ>
}
 80056ba:	e7c8      	b.n	800564e <HAL_SPI_MspInit+0xe>
      _Error_Handler(__FILE__, __LINE__);
 80056bc:	210e      	movs	r1, #14
 80056be:	31ff      	adds	r1, #255	; 0xff
 80056c0:	4805      	ldr	r0, [pc, #20]	; (80056d8 <HAL_SPI_MspInit+0x98>)
 80056c2:	f7ff fa4f 	bl	8004b64 <_Error_Handler>
 80056c6:	e7ed      	b.n	80056a4 <HAL_SPI_MspInit+0x64>
 80056c8:	40013000 	.word	0x40013000
 80056cc:	40021000 	.word	0x40021000
 80056d0:	200006d0 	.word	0x200006d0
 80056d4:	40020030 	.word	0x40020030
 80056d8:	08005fb8 	.word	0x08005fb8

080056dc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80056dc:	4770      	bx	lr

080056de <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80056de:	e7fe      	b.n	80056de <HardFault_Handler>

080056e0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80056e0:	4770      	bx	lr

080056e2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056e2:	4770      	bx	lr

080056e4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80056e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80056e6:	f7fa fdd9 	bl	800029c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80056ea:	f7fb fadc 	bl	8000ca6 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80056ee:	bd10      	pop	{r4, pc}

080056f0 <DMA1_Channel4_5_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4 and 5 interrupts.
*/
void DMA1_Channel4_5_IRQHandler(void)
{
 80056f0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80056f2:	4803      	ldr	r0, [pc, #12]	; (8005700 <DMA1_Channel4_5_IRQHandler+0x10>)
 80056f4:	f7fb fb85 	bl	8000e02 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80056f8:	4802      	ldr	r0, [pc, #8]	; (8005704 <DMA1_Channel4_5_IRQHandler+0x14>)
 80056fa:	f7fb fb82 	bl	8000e02 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80056fe:	bd10      	pop	{r4, pc}
 8005700:	20000574 	.word	0x20000574
 8005704:	200004d8 	.word	0x200004d8

08005708 <USB_IRQHandler>:

/**
* @brief This function handles USB global Interrupt / USB wake-up interrupt through EXTI line 18.
*/
void USB_IRQHandler(void)
{
 8005708:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800570a:	4802      	ldr	r0, [pc, #8]	; (8005714 <USB_IRQHandler+0xc>)
 800570c:	f7fc feee 	bl	80024ec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8005710:	bd10      	pop	{r4, pc}
 8005712:	46c0      	nop			; (mov r8, r8)
 8005714:	20000a98 	.word	0x20000a98

08005718 <CEC_CAN_IRQHandler>:

/* USER CODE BEGIN 1 */
extern CAN_HandleTypeDef hcan;
void CEC_CAN_IRQHandler(void)
{
 8005718:	b510      	push	{r4, lr}
	HAL_CAN_IRQHandler(&hcan);
 800571a:	4802      	ldr	r0, [pc, #8]	; (8005724 <CEC_CAN_IRQHandler+0xc>)
 800571c:	f7fb f96a 	bl	80009f4 <HAL_CAN_IRQHandler>
}
 8005720:	bd10      	pop	{r4, pc}
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	20000530 	.word	0x20000530

08005728 <USART2_IRQHandler>:

extern UART_HandleTypeDef huart2;
void USART2_IRQHandler(void)
{
 8005728:	b510      	push	{r4, lr}
	UART_HandleTypeDef * huart = &huart2;
	HAL_IWDG_Refresh(&hiwdg);
 800572a:	480c      	ldr	r0, [pc, #48]	; (800575c <USART2_IRQHandler+0x34>)
 800572c:	f7fb fe4a 	bl	80013c4 <HAL_IWDG_Refresh>
	if((USART2->ISR & USART_ISR_CMF) == USART_ISR_CMF) //character match interrupt
 8005730:	4b0b      	ldr	r3, [pc, #44]	; (8005760 <USART2_IRQHandler+0x38>)
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	039b      	lsls	r3, r3, #14
 8005736:	d403      	bmi.n	8005740 <USART2_IRQHandler+0x18>
	{
		USART2->ICR |= USART_ICR_CMCF;
		HAL_UART_DMAStop(&huart2);
		HAL_UART_RxCpltCallback(&huart2);
	}
	HAL_UART_IRQHandler(&huart2);
 8005738:	480a      	ldr	r0, [pc, #40]	; (8005764 <USART2_IRQHandler+0x3c>)
 800573a:	f7fe f883 	bl	8003844 <HAL_UART_IRQHandler>
}
 800573e:	bd10      	pop	{r4, pc}
		USART2->ICR |= USART_ICR_CMCF;
 8005740:	4a07      	ldr	r2, [pc, #28]	; (8005760 <USART2_IRQHandler+0x38>)
 8005742:	6a11      	ldr	r1, [r2, #32]
 8005744:	2380      	movs	r3, #128	; 0x80
 8005746:	029b      	lsls	r3, r3, #10
 8005748:	430b      	orrs	r3, r1
 800574a:	6213      	str	r3, [r2, #32]
		HAL_UART_DMAStop(&huart2);
 800574c:	4c05      	ldr	r4, [pc, #20]	; (8005764 <USART2_IRQHandler+0x3c>)
 800574e:	0020      	movs	r0, r4
 8005750:	f7fd fda8 	bl	80032a4 <HAL_UART_DMAStop>
		HAL_UART_RxCpltCallback(&huart2);
 8005754:	0020      	movs	r0, r4
 8005756:	f7ff f9f5 	bl	8004b44 <HAL_UART_RxCpltCallback>
 800575a:	e7ed      	b.n	8005738 <USART2_IRQHandler+0x10>
 800575c:	20000520 	.word	0x20000520
 8005760:	40004400 	.word	0x40004400
 8005764:	20000660 	.word	0x20000660

08005768 <DMA1_Channel2_3_IRQHandler>:

void DMA1_Channel2_3_IRQHandler(void)
{
 8005768:	b510      	push	{r4, lr}
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800576a:	4802      	ldr	r0, [pc, #8]	; (8005774 <DMA1_Channel2_3_IRQHandler+0xc>)
 800576c:	f7fb fb49 	bl	8000e02 <HAL_DMA_IRQHandler>
}
 8005770:	bd10      	pop	{r4, pc}
 8005772:	46c0      	nop			; (mov r8, r8)
 8005774:	200006d0 	.word	0x200006d0

08005778 <SPI1_IRQHandler>:

void SPI1_IRQHandler(void)
{
 8005778:	b510      	push	{r4, lr}
  HAL_SPI_IRQHandler(&hspi1);
 800577a:	4802      	ldr	r0, [pc, #8]	; (8005784 <SPI1_IRQHandler+0xc>)
 800577c:	f7fd fc68 	bl	8003050 <HAL_SPI_IRQHandler>
}
 8005780:	bd10      	pop	{r4, pc}
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	200005fc 	.word	0x200005fc

08005788 <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8005788:	4b11      	ldr	r3, [pc, #68]	; (80057d0 <SystemInit+0x48>)
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	2101      	movs	r1, #1
 800578e:	430a      	orrs	r2, r1
 8005790:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8005792:	685a      	ldr	r2, [r3, #4]
 8005794:	480f      	ldr	r0, [pc, #60]	; (80057d4 <SystemInit+0x4c>)
 8005796:	4002      	ands	r2, r0
 8005798:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	480e      	ldr	r0, [pc, #56]	; (80057d8 <SystemInit+0x50>)
 800579e:	4002      	ands	r2, r0
 80057a0:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	480d      	ldr	r0, [pc, #52]	; (80057dc <SystemInit+0x54>)
 80057a6:	4002      	ands	r2, r0
 80057a8:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	480c      	ldr	r0, [pc, #48]	; (80057e0 <SystemInit+0x58>)
 80057ae:	4002      	ands	r2, r0
 80057b0:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80057b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057b4:	200f      	movs	r0, #15
 80057b6:	4382      	bics	r2, r0
 80057b8:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
#elif defined (STM32F042x6) || defined (STM32F048xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 80057ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80057bc:	4809      	ldr	r0, [pc, #36]	; (80057e4 <SystemInit+0x5c>)
 80057be:	4002      	ands	r2, r0
 80057c0:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80057c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057c4:	438a      	bics	r2, r1
 80057c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80057c8:	2200      	movs	r2, #0
 80057ca:	609a      	str	r2, [r3, #8]

}
 80057cc:	4770      	bx	lr
 80057ce:	46c0      	nop			; (mov r8, r8)
 80057d0:	40021000 	.word	0x40021000
 80057d4:	08ffb80c 	.word	0x08ffb80c
 80057d8:	fef6ffff 	.word	0xfef6ffff
 80057dc:	fffbffff 	.word	0xfffbffff
 80057e0:	ffc0ffff 	.word	0xffc0ffff
 80057e4:	fffffe2c 	.word	0xfffffe2c

080057e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80057e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80057ea:	4c09      	ldr	r4, [pc, #36]	; (8005810 <MX_USB_DEVICE_Init+0x28>)
 80057ec:	2200      	movs	r2, #0
 80057ee:	4909      	ldr	r1, [pc, #36]	; (8005814 <MX_USB_DEVICE_Init+0x2c>)
 80057f0:	0020      	movs	r0, r4
 80057f2:	f7fe fa2b 	bl	8003c4c <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80057f6:	4908      	ldr	r1, [pc, #32]	; (8005818 <MX_USB_DEVICE_Init+0x30>)
 80057f8:	0020      	movs	r0, r4
 80057fa:	f7fe fa43 	bl	8003c84 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80057fe:	4907      	ldr	r1, [pc, #28]	; (800581c <MX_USB_DEVICE_Init+0x34>)
 8005800:	0020      	movs	r0, r4
 8005802:	f7fe f9cd 	bl	8003ba0 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8005806:	0020      	movs	r0, r4
 8005808:	f7fe fa45 	bl	8003c96 <USBD_Start>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800580c:	bd10      	pop	{r4, pc}
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	20000774 	.word	0x20000774
 8005814:	2000012c 	.word	0x2000012c
 8005818:	20000000 	.word	0x20000000
 800581c:	2000011c 	.word	0x2000011c

08005820 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8005820:	2000      	movs	r0, #0
 8005822:	4770      	bx	lr

08005824 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8005824:	b570      	push	{r4, r5, r6, lr}
 8005826:	0005      	movs	r5, r0
 8005828:	000e      	movs	r6, r1
  /* USER CODE BEGIN 6 */
 uint32_t i;
 for (i =0; i != *Len; i++)
 800582a:	2400      	movs	r4, #0
 800582c:	e003      	b.n	8005836 <CDC_Receive_FS+0x12>
		 {
			 slCanCheckCommand(command);
		 }
	 } else  /* for open state proceed is done in interrupt */
	 {
		 slCanProccesInput(Buf[i]);
 800582e:	5d28      	ldrb	r0, [r5, r4]
 8005830:	f7ff facc 	bl	8004dcc <slCanProccesInput>
 for (i =0; i != *Len; i++)
 8005834:	3401      	adds	r4, #1
 8005836:	6833      	ldr	r3, [r6, #0]
 8005838:	429c      	cmp	r4, r3
 800583a:	d00c      	beq.n	8005856 <CDC_Receive_FS+0x32>
	 if (slcan_getState() == STATE_CONFIG)  /* for config state proceed multiple commands in interrupt*/
 800583c:	f7ff fd04 	bl	8005248 <slcan_getState>
 8005840:	2800      	cmp	r0, #0
 8005842:	d1f4      	bne.n	800582e <CDC_Receive_FS+0xa>
		 if (slCanProccesInput(Buf[i]))
 8005844:	5d28      	ldrb	r0, [r5, r4]
 8005846:	f7ff fac1 	bl	8004dcc <slCanProccesInput>
 800584a:	2800      	cmp	r0, #0
 800584c:	d0f2      	beq.n	8005834 <CDC_Receive_FS+0x10>
			 slCanCheckCommand(command);
 800584e:	4807      	ldr	r0, [pc, #28]	; (800586c <CDC_Receive_FS+0x48>)
 8005850:	f7ff fae2 	bl	8004e18 <slCanCheckCommand>
 8005854:	e7ee      	b.n	8005834 <CDC_Receive_FS+0x10>
	 }
 }

 USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005856:	4c06      	ldr	r4, [pc, #24]	; (8005870 <CDC_Receive_FS+0x4c>)
 8005858:	0029      	movs	r1, r5
 800585a:	0020      	movs	r0, r4
 800585c:	f7fe f9b4 	bl	8003bc8 <USBD_CDC_SetRxBuffer>
 USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005860:	0020      	movs	r0, r4
 8005862:	f7fe f9d5 	bl	8003c10 <USBD_CDC_ReceivePacket>

 return (USBD_OK);
  /* USER CODE END 6 */
}
 8005866:	2000      	movs	r0, #0
 8005868:	bd70      	pop	{r4, r5, r6, pc}
 800586a:	46c0      	nop			; (mov r8, r8)
 800586c:	20000250 	.word	0x20000250
 8005870:	20000774 	.word	0x20000774

08005874 <CDC_Control_FS>:
{
 8005874:	b510      	push	{r4, lr}
  switch (cmd)
 8005876:	2822      	cmp	r0, #34	; 0x22
 8005878:	d101      	bne.n	800587e <CDC_Control_FS+0xa>
	  slcanClose();
 800587a:	f7ff fa55 	bl	8004d28 <slcanClose>
}
 800587e:	2000      	movs	r0, #0
 8005880:	bd10      	pop	{r4, pc}
	...

08005884 <CDC_Init_FS>:
{
 8005884:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005886:	4c06      	ldr	r4, [pc, #24]	; (80058a0 <CDC_Init_FS+0x1c>)
 8005888:	2200      	movs	r2, #0
 800588a:	4906      	ldr	r1, [pc, #24]	; (80058a4 <CDC_Init_FS+0x20>)
 800588c:	0020      	movs	r0, r4
 800588e:	f7fe f990 	bl	8003bb2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005892:	4905      	ldr	r1, [pc, #20]	; (80058a8 <CDC_Init_FS+0x24>)
 8005894:	0020      	movs	r0, r4
 8005896:	f7fe f997 	bl	8003bc8 <USBD_CDC_SetRxBuffer>
}
 800589a:	2000      	movs	r0, #0
 800589c:	bd10      	pop	{r4, pc}
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	20000774 	.word	0x20000774
 80058a4:	20000a18 	.word	0x20000a18
 80058a8:	20000998 	.word	0x20000998

080058ac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	000c      	movs	r4, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80058b0:	2386      	movs	r3, #134	; 0x86
 80058b2:	009b      	lsls	r3, r3, #2
 80058b4:	4a0b      	ldr	r2, [pc, #44]	; (80058e4 <CDC_Transmit_FS+0x38>)
 80058b6:	58d2      	ldr	r2, [r2, r3]
  if (hcdc->TxState != 0){
 80058b8:	3b04      	subs	r3, #4
 80058ba:	58d3      	ldr	r3, [r2, r3]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <CDC_Transmit_FS+0x18>
    return USBD_BUSY;
 80058c0:	2001      	movs	r0, #1
  memcpy(UserTxBufferFS, Buf, Len);
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 80058c2:	bd70      	pop	{r4, r5, r6, pc}
  memcpy(UserTxBufferFS, Buf, Len);
 80058c4:	4e08      	ldr	r6, [pc, #32]	; (80058e8 <CDC_Transmit_FS+0x3c>)
 80058c6:	000a      	movs	r2, r1
 80058c8:	0001      	movs	r1, r0
 80058ca:	0030      	movs	r0, r6
 80058cc:	f000 fa4e 	bl	8005d6c <memcpy>
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, Len);
 80058d0:	4d04      	ldr	r5, [pc, #16]	; (80058e4 <CDC_Transmit_FS+0x38>)
 80058d2:	0022      	movs	r2, r4
 80058d4:	0031      	movs	r1, r6
 80058d6:	0028      	movs	r0, r5
 80058d8:	f7fe f96b 	bl	8003bb2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80058dc:	0028      	movs	r0, r5
 80058de:	f7fe f97a 	bl	8003bd6 <USBD_CDC_TransmitPacket>
  return result;
 80058e2:	e7ee      	b.n	80058c2 <CDC_Transmit_FS+0x16>
 80058e4:	20000774 	.word	0x20000774
 80058e8:	20000a18 	.word	0x20000a18

080058ec <SystemClockConfig_Resume>:
  *         enable HSI, PLL and select PLL as system clock source.
  * @param  None
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80058ec:	b510      	push	{r4, lr}
  SystemClock_Config();
 80058ee:	f7fe fe45 	bl	800457c <SystemClock_Config>
}
 80058f2:	bd10      	pop	{r4, pc}

080058f4 <HAL_PCD_MspInit>:
{
 80058f4:	b500      	push	{lr}
 80058f6:	b083      	sub	sp, #12
  if(pcdHandle->Instance==USB)
 80058f8:	6802      	ldr	r2, [r0, #0]
 80058fa:	4b0c      	ldr	r3, [pc, #48]	; (800592c <HAL_PCD_MspInit+0x38>)
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d001      	beq.n	8005904 <HAL_PCD_MspInit+0x10>
}
 8005900:	b003      	add	sp, #12
 8005902:	bd00      	pop	{pc}
    __HAL_RCC_USB_CLK_ENABLE();
 8005904:	4a0a      	ldr	r2, [pc, #40]	; (8005930 <HAL_PCD_MspInit+0x3c>)
 8005906:	69d1      	ldr	r1, [r2, #28]
 8005908:	2080      	movs	r0, #128	; 0x80
 800590a:	0400      	lsls	r0, r0, #16
 800590c:	4301      	orrs	r1, r0
 800590e:	61d1      	str	r1, [r2, #28]
 8005910:	69d3      	ldr	r3, [r2, #28]
 8005912:	4003      	ands	r3, r0
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 2, 2);
 8005918:	2202      	movs	r2, #2
 800591a:	2102      	movs	r1, #2
 800591c:	201f      	movs	r0, #31
 800591e:	f7fb f94f 	bl	8000bc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8005922:	201f      	movs	r0, #31
 8005924:	f7fb f97e 	bl	8000c24 <HAL_NVIC_EnableIRQ>
}
 8005928:	e7ea      	b.n	8005900 <HAL_PCD_MspInit+0xc>
 800592a:	46c0      	nop			; (mov r8, r8)
 800592c:	40005c00 	.word	0x40005c00
 8005930:	40021000 	.word	0x40021000

08005934 <HAL_PCD_SetupStageCallback>:
{
 8005934:	b510      	push	{r4, lr}
 8005936:	0001      	movs	r1, r0
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005938:	2387      	movs	r3, #135	; 0x87
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	58c0      	ldr	r0, [r0, r3]
 800593e:	31ed      	adds	r1, #237	; 0xed
 8005940:	31ff      	adds	r1, #255	; 0xff
 8005942:	f7fe f9c5 	bl	8003cd0 <USBD_LL_SetupStage>
}
 8005946:	bd10      	pop	{r4, pc}

08005948 <HAL_PCD_DataOutStageCallback>:
{
 8005948:	b510      	push	{r4, lr}
 800594a:	0003      	movs	r3, r0
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800594c:	2287      	movs	r2, #135	; 0x87
 800594e:	0092      	lsls	r2, r2, #2
 8005950:	5880      	ldr	r0, [r0, r2]
 8005952:	00ca      	lsls	r2, r1, #3
 8005954:	1a52      	subs	r2, r2, r1
 8005956:	0094      	lsls	r4, r2, #2
 8005958:	191b      	adds	r3, r3, r4
 800595a:	3319      	adds	r3, #25
 800595c:	33ff      	adds	r3, #255	; 0xff
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	f7fe f9ea 	bl	8003d38 <USBD_LL_DataOutStage>
}
 8005964:	bd10      	pop	{r4, pc}

08005966 <HAL_PCD_DataInStageCallback>:
{
 8005966:	b510      	push	{r4, lr}
 8005968:	0003      	movs	r3, r0
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800596a:	2287      	movs	r2, #135	; 0x87
 800596c:	0092      	lsls	r2, r2, #2
 800596e:	5880      	ldr	r0, [r0, r2]
 8005970:	00ca      	lsls	r2, r1, #3
 8005972:	1a52      	subs	r2, r2, r1
 8005974:	0094      	lsls	r4, r2, #2
 8005976:	191b      	adds	r3, r3, r4
 8005978:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800597a:	f7fe fa1a 	bl	8003db2 <USBD_LL_DataInStage>
}
 800597e:	bd10      	pop	{r4, pc}

08005980 <HAL_PCD_SOFCallback>:
{
 8005980:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005982:	2387      	movs	r3, #135	; 0x87
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	58c0      	ldr	r0, [r0, r3]
 8005988:	f7fe faad 	bl	8003ee6 <USBD_LL_SOF>
}
 800598c:	bd10      	pop	{r4, pc}

0800598e <HAL_PCD_ResetCallback>:
{
 800598e:	b570      	push	{r4, r5, r6, lr}
 8005990:	0005      	movs	r5, r0
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005992:	2487      	movs	r4, #135	; 0x87
 8005994:	00a4      	lsls	r4, r4, #2
 8005996:	2101      	movs	r1, #1
 8005998:	5900      	ldr	r0, [r0, r4]
 800599a:	f7fe fa8f 	bl	8003ebc <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800599e:	5928      	ldr	r0, [r5, r4]
 80059a0:	f7fe fa69 	bl	8003e76 <USBD_LL_Reset>
}
 80059a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080059a8 <HAL_PCD_SuspendCallback>:
{
 80059a8:	b510      	push	{r4, lr}
 80059aa:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80059ac:	2387      	movs	r3, #135	; 0x87
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	58c0      	ldr	r0, [r0, r3]
 80059b2:	f7fe fa86 	bl	8003ec2 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 80059b6:	69a3      	ldr	r3, [r4, #24]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d004      	beq.n	80059c6 <HAL_PCD_SuspendCallback+0x1e>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80059bc:	4a02      	ldr	r2, [pc, #8]	; (80059c8 <HAL_PCD_SuspendCallback+0x20>)
 80059be:	6913      	ldr	r3, [r2, #16]
 80059c0:	2106      	movs	r1, #6
 80059c2:	430b      	orrs	r3, r1
 80059c4:	6113      	str	r3, [r2, #16]
}
 80059c6:	bd10      	pop	{r4, pc}
 80059c8:	e000ed00 	.word	0xe000ed00

080059cc <HAL_PCD_ResumeCallback>:
{
 80059cc:	b510      	push	{r4, lr}
 80059ce:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 80059d0:	6983      	ldr	r3, [r0, #24]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d105      	bne.n	80059e2 <HAL_PCD_ResumeCallback+0x16>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80059d6:	2387      	movs	r3, #135	; 0x87
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	58e0      	ldr	r0, [r4, r3]
 80059dc:	f7fe fa7c 	bl	8003ed8 <USBD_LL_Resume>
}
 80059e0:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));   
 80059e2:	4a04      	ldr	r2, [pc, #16]	; (80059f4 <HAL_PCD_ResumeCallback+0x28>)
 80059e4:	6913      	ldr	r3, [r2, #16]
 80059e6:	2106      	movs	r1, #6
 80059e8:	438b      	bics	r3, r1
 80059ea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume(); 
 80059ec:	f7ff ff7e 	bl	80058ec <SystemClockConfig_Resume>
 80059f0:	e7f1      	b.n	80059d6 <HAL_PCD_ResumeCallback+0xa>
 80059f2:	46c0      	nop			; (mov r8, r8)
 80059f4:	e000ed00 	.word	0xe000ed00

080059f8 <USBD_LL_Init>:
{
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 80059fc:	481f      	ldr	r0, [pc, #124]	; (8005a7c <USBD_LL_Init+0x84>)
 80059fe:	2387      	movs	r3, #135	; 0x87
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	50c4      	str	r4, [r0, r3]
  pdev->pData = &hpcd_USB_FS;
 8005a04:	3304      	adds	r3, #4
 8005a06:	50e0      	str	r0, [r4, r3]
  hpcd_USB_FS.Instance = USB;
 8005a08:	4b1d      	ldr	r3, [pc, #116]	; (8005a80 <USBD_LL_Init+0x88>)
 8005a0a:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8005a0c:	2308      	movs	r3, #8
 8005a0e:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8005a10:	2202      	movs	r2, #2
 8005a12:	6082      	str	r2, [r0, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8005a14:	2300      	movs	r3, #0
 8005a16:	60c3      	str	r3, [r0, #12]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005a18:	6102      	str	r2, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8005a1a:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8005a1c:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005a1e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005a20:	f7fb fcd8 	bl	80013d4 <HAL_PCD_Init>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d123      	bne.n	8005a70 <USBD_LL_Init+0x78>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8005a28:	2588      	movs	r5, #136	; 0x88
 8005a2a:	00ad      	lsls	r5, r5, #2
 8005a2c:	2318      	movs	r3, #24
 8005a2e:	2200      	movs	r2, #0
 8005a30:	2100      	movs	r1, #0
 8005a32:	5960      	ldr	r0, [r4, r5]
 8005a34:	f7fc fdea 	bl	800260c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8005a38:	2358      	movs	r3, #88	; 0x58
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2180      	movs	r1, #128	; 0x80
 8005a3e:	5960      	ldr	r0, [r4, r5]
 8005a40:	f7fc fde4 	bl	800260c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8005a44:	23c0      	movs	r3, #192	; 0xc0
 8005a46:	2200      	movs	r2, #0
 8005a48:	2181      	movs	r1, #129	; 0x81
 8005a4a:	5960      	ldr	r0, [r4, r5]
 8005a4c:	f7fc fdde 	bl	800260c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005a50:	2388      	movs	r3, #136	; 0x88
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	2200      	movs	r2, #0
 8005a56:	2101      	movs	r1, #1
 8005a58:	5960      	ldr	r0, [r4, r5]
 8005a5a:	f7fc fdd7 	bl	800260c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8005a5e:	5960      	ldr	r0, [r4, r5]
 8005a60:	2380      	movs	r3, #128	; 0x80
 8005a62:	005b      	lsls	r3, r3, #1
 8005a64:	2200      	movs	r2, #0
 8005a66:	2182      	movs	r1, #130	; 0x82
 8005a68:	f7fc fdd0 	bl	800260c <HAL_PCDEx_PMAConfig>
}
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005a70:	219a      	movs	r1, #154	; 0x9a
 8005a72:	0049      	lsls	r1, r1, #1
 8005a74:	4803      	ldr	r0, [pc, #12]	; (8005a84 <USBD_LL_Init+0x8c>)
 8005a76:	f7ff f875 	bl	8004b64 <_Error_Handler>
 8005a7a:	e7d5      	b.n	8005a28 <USBD_LL_Init+0x30>
 8005a7c:	20000a98 	.word	0x20000a98
 8005a80:	40005c00 	.word	0x40005c00
 8005a84:	08005fec 	.word	0x08005fec

08005a88 <USBD_LL_Start>:
{
 8005a88:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005a8a:	2388      	movs	r3, #136	; 0x88
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	58c0      	ldr	r0, [r0, r3]
 8005a90:	f7fb fd00 	bl	8001494 <HAL_PCD_Start>
  switch (hal_status) {
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d003      	beq.n	8005aa0 <USBD_LL_Start+0x18>
 8005a98:	2802      	cmp	r0, #2
 8005a9a:	d003      	beq.n	8005aa4 <USBD_LL_Start+0x1c>
      usb_status = USBD_FAIL;
 8005a9c:	2002      	movs	r0, #2
}
 8005a9e:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005aa0:	2000      	movs	r0, #0
 8005aa2:	e7fc      	b.n	8005a9e <USBD_LL_Start+0x16>
      usb_status = USBD_BUSY;
 8005aa4:	2001      	movs	r0, #1
    break;
 8005aa6:	e7fa      	b.n	8005a9e <USBD_LL_Start+0x16>

08005aa8 <USBD_LL_OpenEP>:
{
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	0014      	movs	r4, r2
 8005aac:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005aae:	2388      	movs	r3, #136	; 0x88
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	58c0      	ldr	r0, [r0, r3]
 8005ab4:	0023      	movs	r3, r4
 8005ab6:	f7fb fd15 	bl	80014e4 <HAL_PCD_EP_Open>
  switch (hal_status) {
 8005aba:	2800      	cmp	r0, #0
 8005abc:	d003      	beq.n	8005ac6 <USBD_LL_OpenEP+0x1e>
 8005abe:	2802      	cmp	r0, #2
 8005ac0:	d003      	beq.n	8005aca <USBD_LL_OpenEP+0x22>
      usb_status = USBD_FAIL;
 8005ac2:	2002      	movs	r0, #2
}
 8005ac4:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	e7fc      	b.n	8005ac4 <USBD_LL_OpenEP+0x1c>
      usb_status = USBD_BUSY;
 8005aca:	2001      	movs	r0, #1
    break;
 8005acc:	e7fa      	b.n	8005ac4 <USBD_LL_OpenEP+0x1c>

08005ace <USBD_LL_CloseEP>:
{
 8005ace:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005ad0:	2388      	movs	r3, #136	; 0x88
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	58c0      	ldr	r0, [r0, r3]
 8005ad6:	f7fb feaf 	bl	8001838 <HAL_PCD_EP_Close>
  switch (hal_status) {
 8005ada:	2800      	cmp	r0, #0
 8005adc:	d003      	beq.n	8005ae6 <USBD_LL_CloseEP+0x18>
 8005ade:	2802      	cmp	r0, #2
 8005ae0:	d003      	beq.n	8005aea <USBD_LL_CloseEP+0x1c>
      usb_status = USBD_FAIL;
 8005ae2:	2002      	movs	r0, #2
}
 8005ae4:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	e7fc      	b.n	8005ae4 <USBD_LL_CloseEP+0x16>
      usb_status = USBD_BUSY;
 8005aea:	2001      	movs	r0, #1
    break;
 8005aec:	e7fa      	b.n	8005ae4 <USBD_LL_CloseEP+0x16>

08005aee <USBD_LL_StallEP>:
{
 8005aee:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005af0:	2388      	movs	r3, #136	; 0x88
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	58c0      	ldr	r0, [r0, r3]
 8005af6:	f7fc f891 	bl	8001c1c <HAL_PCD_EP_SetStall>
  switch (hal_status) {
 8005afa:	2800      	cmp	r0, #0
 8005afc:	d003      	beq.n	8005b06 <USBD_LL_StallEP+0x18>
 8005afe:	2802      	cmp	r0, #2
 8005b00:	d003      	beq.n	8005b0a <USBD_LL_StallEP+0x1c>
      usb_status = USBD_FAIL;
 8005b02:	2002      	movs	r0, #2
}
 8005b04:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005b06:	2000      	movs	r0, #0
 8005b08:	e7fc      	b.n	8005b04 <USBD_LL_StallEP+0x16>
      usb_status = USBD_BUSY;
 8005b0a:	2001      	movs	r0, #1
    break;
 8005b0c:	e7fa      	b.n	8005b04 <USBD_LL_StallEP+0x16>

08005b0e <USBD_LL_ClearStallEP>:
{
 8005b0e:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005b10:	2388      	movs	r3, #136	; 0x88
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	58c0      	ldr	r0, [r0, r3]
 8005b16:	f7fc f8e3 	bl	8001ce0 <HAL_PCD_EP_ClrStall>
  switch (hal_status) {
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	d003      	beq.n	8005b26 <USBD_LL_ClearStallEP+0x18>
 8005b1e:	2802      	cmp	r0, #2
 8005b20:	d003      	beq.n	8005b2a <USBD_LL_ClearStallEP+0x1c>
      usb_status = USBD_FAIL;
 8005b22:	2002      	movs	r0, #2
}
 8005b24:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005b26:	2000      	movs	r0, #0
 8005b28:	e7fc      	b.n	8005b24 <USBD_LL_ClearStallEP+0x16>
      usb_status = USBD_BUSY;
 8005b2a:	2001      	movs	r0, #1
    break;
 8005b2c:	e7fa      	b.n	8005b24 <USBD_LL_ClearStallEP+0x16>

08005b2e <USBD_LL_IsStallEP>:
{
 8005b2e:	000a      	movs	r2, r1
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005b30:	2388      	movs	r3, #136	; 0x88
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 8005b36:	b249      	sxtb	r1, r1
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	db09      	blt.n	8005b50 <USBD_LL_IsStallEP+0x22>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8005b3c:	217f      	movs	r1, #127	; 0x7f
 8005b3e:	4011      	ands	r1, r2
 8005b40:	00ca      	lsls	r2, r1, #3
 8005b42:	1a51      	subs	r1, r2, r1
 8005b44:	008a      	lsls	r2, r1, #2
 8005b46:	189b      	adds	r3, r3, r2
 8005b48:	330b      	adds	r3, #11
 8005b4a:	33ff      	adds	r3, #255	; 0xff
 8005b4c:	7818      	ldrb	r0, [r3, #0]
}
 8005b4e:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005b50:	217f      	movs	r1, #127	; 0x7f
 8005b52:	4011      	ands	r1, r2
 8005b54:	00c8      	lsls	r0, r1, #3
 8005b56:	1a41      	subs	r1, r0, r1
 8005b58:	008a      	lsls	r2, r1, #2
 8005b5a:	189b      	adds	r3, r3, r2
 8005b5c:	332a      	adds	r3, #42	; 0x2a
 8005b5e:	7818      	ldrb	r0, [r3, #0]
 8005b60:	e7f5      	b.n	8005b4e <USBD_LL_IsStallEP+0x20>

08005b62 <USBD_LL_SetUSBAddress>:
{
 8005b62:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005b64:	2388      	movs	r3, #136	; 0x88
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	58c0      	ldr	r0, [r0, r3]
 8005b6a:	f7fb fc9f 	bl	80014ac <HAL_PCD_SetAddress>
  switch (hal_status) {
 8005b6e:	2800      	cmp	r0, #0
 8005b70:	d003      	beq.n	8005b7a <USBD_LL_SetUSBAddress+0x18>
 8005b72:	2802      	cmp	r0, #2
 8005b74:	d003      	beq.n	8005b7e <USBD_LL_SetUSBAddress+0x1c>
      usb_status = USBD_FAIL;
 8005b76:	2002      	movs	r0, #2
}
 8005b78:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	e7fc      	b.n	8005b78 <USBD_LL_SetUSBAddress+0x16>
      usb_status = USBD_BUSY;
 8005b7e:	2001      	movs	r0, #1
    break;
 8005b80:	e7fa      	b.n	8005b78 <USBD_LL_SetUSBAddress+0x16>

08005b82 <USBD_LL_Transmit>:
{
 8005b82:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005b84:	2488      	movs	r4, #136	; 0x88
 8005b86:	00a4      	lsls	r4, r4, #2
 8005b88:	5900      	ldr	r0, [r0, r4]
 8005b8a:	f7fc f92d 	bl	8001de8 <HAL_PCD_EP_Transmit>
  switch (hal_status) {
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d003      	beq.n	8005b9a <USBD_LL_Transmit+0x18>
 8005b92:	2802      	cmp	r0, #2
 8005b94:	d003      	beq.n	8005b9e <USBD_LL_Transmit+0x1c>
      usb_status = USBD_FAIL;
 8005b96:	2002      	movs	r0, #2
}
 8005b98:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	e7fc      	b.n	8005b98 <USBD_LL_Transmit+0x16>
      usb_status = USBD_BUSY;
 8005b9e:	2001      	movs	r0, #1
    break;
 8005ba0:	e7fa      	b.n	8005b98 <USBD_LL_Transmit+0x16>

08005ba2 <USBD_LL_PrepareReceive>:
{
 8005ba2:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005ba4:	2488      	movs	r4, #136	; 0x88
 8005ba6:	00a4      	lsls	r4, r4, #2
 8005ba8:	5900      	ldr	r0, [r0, r4]
 8005baa:	f7fb ff2d 	bl	8001a08 <HAL_PCD_EP_Receive>
  switch (hal_status) {
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d003      	beq.n	8005bba <USBD_LL_PrepareReceive+0x18>
 8005bb2:	2802      	cmp	r0, #2
 8005bb4:	d003      	beq.n	8005bbe <USBD_LL_PrepareReceive+0x1c>
      usb_status = USBD_FAIL;
 8005bb6:	2002      	movs	r0, #2
}
 8005bb8:	bd10      	pop	{r4, pc}
      usb_status = USBD_OK;
 8005bba:	2000      	movs	r0, #0
 8005bbc:	e7fc      	b.n	8005bb8 <USBD_LL_PrepareReceive+0x16>
      usb_status = USBD_BUSY;
 8005bbe:	2001      	movs	r0, #1
    break;
 8005bc0:	e7fa      	b.n	8005bb8 <USBD_LL_PrepareReceive+0x16>

08005bc2 <USBD_LL_GetRxDataSize>:
{
 8005bc2:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005bc4:	2388      	movs	r3, #136	; 0x88
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	58c0      	ldr	r0, [r0, r3]
 8005bca:	f7fc f81d 	bl	8001c08 <HAL_PCD_EP_GetRxCount>
}
 8005bce:	bd10      	pop	{r4, pc}

08005bd0 <USBD_static_malloc>:
}
 8005bd0:	4800      	ldr	r0, [pc, #0]	; (8005bd4 <USBD_static_malloc+0x4>)
 8005bd2:	4770      	bx	lr
 8005bd4:	20000294 	.word	0x20000294

08005bd8 <USBD_static_free>:
}
 8005bd8:	4770      	bx	lr
	...

08005bdc <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8005bdc:	2312      	movs	r3, #18
 8005bde:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8005be0:	4800      	ldr	r0, [pc, #0]	; (8005be4 <USBD_FS_DeviceDescriptor+0x8>)
 8005be2:	4770      	bx	lr
 8005be4:	20000148 	.word	0x20000148

08005be8 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8005be8:	2304      	movs	r3, #4
 8005bea:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005bec:	4800      	ldr	r0, [pc, #0]	; (8005bf0 <USBD_FS_LangIDStrDescriptor+0x8>)
 8005bee:	4770      	bx	lr
 8005bf0:	2000015c 	.word	0x2000015c

08005bf4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005bf4:	b510      	push	{r4, lr}
 8005bf6:	000a      	movs	r2, r1
  if(speed == 0)
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d005      	beq.n	8005c08 <USBD_FS_ProductStrDescriptor+0x14>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005bfc:	4905      	ldr	r1, [pc, #20]	; (8005c14 <USBD_FS_ProductStrDescriptor+0x20>)
 8005bfe:	4806      	ldr	r0, [pc, #24]	; (8005c18 <USBD_FS_ProductStrDescriptor+0x24>)
 8005c00:	f7fe fc20 	bl	8004444 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8005c04:	4803      	ldr	r0, [pc, #12]	; (8005c14 <USBD_FS_ProductStrDescriptor+0x20>)
 8005c06:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005c08:	4902      	ldr	r1, [pc, #8]	; (8005c14 <USBD_FS_ProductStrDescriptor+0x20>)
 8005c0a:	4803      	ldr	r0, [pc, #12]	; (8005c18 <USBD_FS_ProductStrDescriptor+0x24>)
 8005c0c:	f7fe fc1a 	bl	8004444 <USBD_GetString>
 8005c10:	e7f8      	b.n	8005c04 <USBD_FS_ProductStrDescriptor+0x10>
 8005c12:	46c0      	nop			; (mov r8, r8)
 8005c14:	20000cb8 	.word	0x20000cb8
 8005c18:	08006028 	.word	0x08006028

08005c1c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005c20:	4c03      	ldr	r4, [pc, #12]	; (8005c30 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005c22:	0021      	movs	r1, r4
 8005c24:	4803      	ldr	r0, [pc, #12]	; (8005c34 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005c26:	f7fe fc0d 	bl	8004444 <USBD_GetString>
  return USBD_StrDesc;
}
 8005c2a:	0020      	movs	r0, r4
 8005c2c:	bd10      	pop	{r4, pc}
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	20000cb8 	.word	0x20000cb8
 8005c34:	0800601c 	.word	0x0800601c

08005c38 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005c38:	b510      	push	{r4, lr}
 8005c3a:	000a      	movs	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d005      	beq.n	8005c4c <USBD_FS_SerialStrDescriptor+0x14>
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8005c40:	4905      	ldr	r1, [pc, #20]	; (8005c58 <USBD_FS_SerialStrDescriptor+0x20>)
 8005c42:	4806      	ldr	r0, [pc, #24]	; (8005c5c <USBD_FS_SerialStrDescriptor+0x24>)
 8005c44:	f7fe fbfe 	bl	8004444 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8005c48:	4803      	ldr	r0, [pc, #12]	; (8005c58 <USBD_FS_SerialStrDescriptor+0x20>)
 8005c4a:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8005c4c:	4902      	ldr	r1, [pc, #8]	; (8005c58 <USBD_FS_SerialStrDescriptor+0x20>)
 8005c4e:	4803      	ldr	r0, [pc, #12]	; (8005c5c <USBD_FS_SerialStrDescriptor+0x24>)
 8005c50:	f7fe fbf8 	bl	8004444 <USBD_GetString>
 8005c54:	e7f8      	b.n	8005c48 <USBD_FS_SerialStrDescriptor+0x10>
 8005c56:	46c0      	nop			; (mov r8, r8)
 8005c58:	20000cb8 	.word	0x20000cb8
 8005c5c:	08006044 	.word	0x08006044

08005c60 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005c60:	b510      	push	{r4, lr}
 8005c62:	000a      	movs	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d005      	beq.n	8005c74 <USBD_FS_ConfigStrDescriptor+0x14>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005c68:	4905      	ldr	r1, [pc, #20]	; (8005c80 <USBD_FS_ConfigStrDescriptor+0x20>)
 8005c6a:	4806      	ldr	r0, [pc, #24]	; (8005c84 <USBD_FS_ConfigStrDescriptor+0x24>)
 8005c6c:	f7fe fbea 	bl	8004444 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8005c70:	4803      	ldr	r0, [pc, #12]	; (8005c80 <USBD_FS_ConfigStrDescriptor+0x20>)
 8005c72:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8005c74:	4902      	ldr	r1, [pc, #8]	; (8005c80 <USBD_FS_ConfigStrDescriptor+0x20>)
 8005c76:	4803      	ldr	r0, [pc, #12]	; (8005c84 <USBD_FS_ConfigStrDescriptor+0x24>)
 8005c78:	f7fe fbe4 	bl	8004444 <USBD_GetString>
 8005c7c:	e7f8      	b.n	8005c70 <USBD_FS_ConfigStrDescriptor+0x10>
 8005c7e:	46c0      	nop			; (mov r8, r8)
 8005c80:	20000cb8 	.word	0x20000cb8
 8005c84:	08006000 	.word	0x08006000

08005c88 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005c88:	b510      	push	{r4, lr}
 8005c8a:	000a      	movs	r2, r1
  if(speed == 0)
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d005      	beq.n	8005c9c <USBD_FS_InterfaceStrDescriptor+0x14>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005c90:	4905      	ldr	r1, [pc, #20]	; (8005ca8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8005c92:	4806      	ldr	r0, [pc, #24]	; (8005cac <USBD_FS_InterfaceStrDescriptor+0x24>)
 8005c94:	f7fe fbd6 	bl	8004444 <USBD_GetString>
  }
  return USBD_StrDesc;
}
 8005c98:	4803      	ldr	r0, [pc, #12]	; (8005ca8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8005c9a:	bd10      	pop	{r4, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8005c9c:	4902      	ldr	r1, [pc, #8]	; (8005ca8 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8005c9e:	4803      	ldr	r0, [pc, #12]	; (8005cac <USBD_FS_InterfaceStrDescriptor+0x24>)
 8005ca0:	f7fe fbd0 	bl	8004444 <USBD_GetString>
 8005ca4:	e7f8      	b.n	8005c98 <USBD_FS_InterfaceStrDescriptor+0x10>
 8005ca6:	46c0      	nop			; (mov r8, r8)
 8005ca8:	20000cb8 	.word	0x20000cb8
 8005cac:	0800600c 	.word	0x0800600c

08005cb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005cb0:	4813      	ldr	r0, [pc, #76]	; (8005d00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005cb2:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8005cb4:	2004      	movs	r0, #4
    LDR R1, [R0]
 8005cb6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8005cb8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8005cba:	221f      	movs	r2, #31
    CMP R1, R2
 8005cbc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8005cbe:	d105      	bne.n	8005ccc <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8005cc0:	4810      	ldr	r0, [pc, #64]	; (8005d04 <LoopForever+0x6>)
    LDR R1,=0x00000001
 8005cc2:	2101      	movs	r1, #1
    STR R1, [R0]
 8005cc4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8005cc6:	4810      	ldr	r0, [pc, #64]	; (8005d08 <LoopForever+0xa>)
    LDR R1,=0x00000000
 8005cc8:	2100      	movs	r1, #0
    STR R1, [R0]
 8005cca:	6001      	str	r1, [r0, #0]

08005ccc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ccc:	480f      	ldr	r0, [pc, #60]	; (8005d0c <LoopForever+0xe>)
  ldr r1, =_edata
 8005cce:	4910      	ldr	r1, [pc, #64]	; (8005d10 <LoopForever+0x12>)
  ldr r2, =_sidata
 8005cd0:	4a10      	ldr	r2, [pc, #64]	; (8005d14 <LoopForever+0x16>)
  movs r3, #0
 8005cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005cd4:	e002      	b.n	8005cdc <LoopCopyDataInit>

08005cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005cda:	3304      	adds	r3, #4

08005cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005ce0:	d3f9      	bcc.n	8005cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ce2:	4a0d      	ldr	r2, [pc, #52]	; (8005d18 <LoopForever+0x1a>)
  ldr r4, =_ebss
 8005ce4:	4c0d      	ldr	r4, [pc, #52]	; (8005d1c <LoopForever+0x1e>)
  movs r3, #0
 8005ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ce8:	e001      	b.n	8005cee <LoopFillZerobss>

08005cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005cec:	3204      	adds	r2, #4

08005cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005cf0:	d3fb      	bcc.n	8005cea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8005cf2:	f7ff fd49 	bl	8005788 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8005cf6:	f000 f815 	bl	8005d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005cfa:	f7fe fc81 	bl	8004600 <main>

08005cfe <LoopForever>:

LoopForever:
    b LoopForever
 8005cfe:	e7fe      	b.n	8005cfe <LoopForever>
  ldr   r0, =_estack
 8005d00:	20001800 	.word	0x20001800
    LDR R0,=0x40021018
 8005d04:	40021018 	.word	0x40021018
    LDR R0,=0x40010000
 8005d08:	40010000 	.word	0x40010000
  ldr r0, =_sdata
 8005d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d10:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8005d14:	08006058 	.word	0x08006058
  ldr r2, =_sbss
 8005d18:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8005d1c:	20000eb8 	.word	0x20000eb8

08005d20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005d20:	e7fe      	b.n	8005d20 <ADC1_IRQHandler>
	...

08005d24 <__libc_init_array>:
 8005d24:	b570      	push	{r4, r5, r6, lr}
 8005d26:	2600      	movs	r6, #0
 8005d28:	4d0c      	ldr	r5, [pc, #48]	; (8005d5c <__libc_init_array+0x38>)
 8005d2a:	4c0d      	ldr	r4, [pc, #52]	; (8005d60 <__libc_init_array+0x3c>)
 8005d2c:	1b64      	subs	r4, r4, r5
 8005d2e:	10a4      	asrs	r4, r4, #2
 8005d30:	42a6      	cmp	r6, r4
 8005d32:	d109      	bne.n	8005d48 <__libc_init_array+0x24>
 8005d34:	2600      	movs	r6, #0
 8005d36:	f000 f82b 	bl	8005d90 <_init>
 8005d3a:	4d0a      	ldr	r5, [pc, #40]	; (8005d64 <__libc_init_array+0x40>)
 8005d3c:	4c0a      	ldr	r4, [pc, #40]	; (8005d68 <__libc_init_array+0x44>)
 8005d3e:	1b64      	subs	r4, r4, r5
 8005d40:	10a4      	asrs	r4, r4, #2
 8005d42:	42a6      	cmp	r6, r4
 8005d44:	d105      	bne.n	8005d52 <__libc_init_array+0x2e>
 8005d46:	bd70      	pop	{r4, r5, r6, pc}
 8005d48:	00b3      	lsls	r3, r6, #2
 8005d4a:	58eb      	ldr	r3, [r5, r3]
 8005d4c:	4798      	blx	r3
 8005d4e:	3601      	adds	r6, #1
 8005d50:	e7ee      	b.n	8005d30 <__libc_init_array+0xc>
 8005d52:	00b3      	lsls	r3, r6, #2
 8005d54:	58eb      	ldr	r3, [r5, r3]
 8005d56:	4798      	blx	r3
 8005d58:	3601      	adds	r6, #1
 8005d5a:	e7f2      	b.n	8005d42 <__libc_init_array+0x1e>
 8005d5c:	08006050 	.word	0x08006050
 8005d60:	08006050 	.word	0x08006050
 8005d64:	08006050 	.word	0x08006050
 8005d68:	08006054 	.word	0x08006054

08005d6c <memcpy>:
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	b510      	push	{r4, lr}
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d100      	bne.n	8005d76 <memcpy+0xa>
 8005d74:	bd10      	pop	{r4, pc}
 8005d76:	5ccc      	ldrb	r4, [r1, r3]
 8005d78:	54c4      	strb	r4, [r0, r3]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	e7f8      	b.n	8005d70 <memcpy+0x4>

08005d7e <memset>:
 8005d7e:	0003      	movs	r3, r0
 8005d80:	1882      	adds	r2, r0, r2
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d100      	bne.n	8005d88 <memset+0xa>
 8005d86:	4770      	bx	lr
 8005d88:	7019      	strb	r1, [r3, #0]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	e7f9      	b.n	8005d82 <memset+0x4>
	...

08005d90 <_init>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d96:	bc08      	pop	{r3}
 8005d98:	469e      	mov	lr, r3
 8005d9a:	4770      	bx	lr

08005d9c <_fini>:
 8005d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9e:	46c0      	nop			; (mov r8, r8)
 8005da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da2:	bc08      	pop	{r3}
 8005da4:	469e      	mov	lr, r3
 8005da6:	4770      	bx	lr
