/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: chip_secure.physical_35230.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/22/10 4:44p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 15 12:17:14 2010
 *                 MD5 Checksum         783bcac57822f3d552905e6eb76db5c9
 *
 * Compiled with:  RDB Utility          3.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Spec Versions:  MEM_DMA              1
 *                 MEM_DMA_SECURE       1
 *                 XPT_MMSCRAM          1
 *                 XPT_MMSCRAM_KEY_TABLE1
 *                 XPT_OTP              1
 *                 XPT_SECURITY         1
 *                 XPT_SECURITY_KEY_TABLE1
 *
 * RDB Files:  /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/chip_secure.chipdef_35230.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_otp.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_security.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_security_key_table.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/mem_dma.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/mem_dma_secure.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_mmscram.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_mmscram_key_table.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_sectop_35130.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_otp.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/mem_dma.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/mem_dma_secure.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_mmscram.rdb
 *             /projects/sd_security/hw/BCM35230/A0/xptsectop/work/sarahman/bcm35230_a0/design/xptsectop/rdb/xpt_security.rdb
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/portinginterface/hsm/35230/a0/common/chip_secure.physical_35230.h $
 * 
 * Hydra_Software_Devel/1   4/22/10 4:44p cdisc
 * SW35230-180: adding 35230 directory
 *
 ***************************************************************************/

#ifndef CHIP_SECURE_35230_H__
#define CHIP_SECURE_35230_H__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 ***************************************************************************/
/****************************************************************************
 * Enums: MEM_DMA_STATUS_BIT
 ***************************************************************************/
#define MEM_DMA_STATUS_BIT_Idle                            0
#define MEM_DMA_STATUS_BIT_Busy                            1
#define MEM_DMA_STATUS_BIT_Sleep                           2
#define MEM_DMA_STATUS_BIT_Reserved                        3

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_ALG_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_DVB                  0
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_DVB_ESTAR            1
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_MULTI2               2
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_DES                  3
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_3DESABA              4
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_3DESABC              5
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_AES128               6
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_AES128_NDSVARIANT    7
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_AES192               8
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_TIVO                 9
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_C2                   10
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_CSS                  11
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_M6KE                 12
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_M6S                  13
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_RC4                  14
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_CBCMAC               15
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_WMDRM                16
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_AES128_G             17
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_HD_DVD               18
#define XPT_MMSCRAM_KEY_TABLE_ALG_SEL_BR_DVD               19

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL_ECB          0
#define XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL_CBC          1
#define XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL_COUNTER      2
#define XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL_RCBC         3
#define XPT_MMSCRAM_KEY_TABLE_CIPHER_MODE_SEL_UNUSED       4

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_COUNTER_MODE_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_COUNTER_MODE_SEL_MODE0       0
#define XPT_MMSCRAM_KEY_TABLE_COUNTER_MODE_SEL_MODE1       1
#define XPT_MMSCRAM_KEY_TABLE_COUNTER_MODE_SEL_MODE2       2
#define XPT_MMSCRAM_KEY_TABLE_COUNTER_MODE_SEL_MODE3       3

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_CLEAR_TERM     0
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_RES_TERM       1
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_CTS1           2
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_CTS2           3
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_SYNAMEDIA      4
#define XPT_MMSCRAM_KEY_TABLE_TERM_MODE_SEL_MSC            5

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_IV_MODE_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_IV_MODE_SEL_NO_PREPROC       0
#define XPT_MMSCRAM_KEY_TABLE_IV_MODE_SEL_MDI              1
#define XPT_MMSCRAM_KEY_TABLE_IV_MODE_SEL_MDD              2

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL_CLEAR      0
#define XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL_XOR_ENC_0  1
#define XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL_XOR_IV     2
#define XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL_XOR_SHORT_IV 3
#define XPT_MMSCRAM_KEY_TABLE_SOLITARY_TERM_SEL_XOR_ENC_IV 4

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_ENCRYPTION_MODE
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_ENCRYPTION_MODE_PASS         0
#define XPT_MMSCRAM_KEY_TABLE_ENCRYPTION_MODE_ENCRYPT      1
#define XPT_MMSCRAM_KEY_TABLE_ENCRYPTION_MODE_DECRYPT      2

/****************************************************************************
 * Enums: XPT_MMSCRAM_KEY_TABLE_ENABLE
 ***************************************************************************/
#define XPT_MMSCRAM_KEY_TABLE_ENABLE_DISABLE               0
#define XPT_MMSCRAM_KEY_TABLE_ENABLE_ENABLE                1

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_ALG_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_DVB                 0
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_DVB_ESTAR           1
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_MULTI2              2
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_DES                 3
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_3DESABA             4
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_3DESABC             5
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_AES128              6
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_AES128_NDSVARIANT   7
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_AES192              8
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_TIVO                9
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_C2                  10
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_CSS                 11
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_M6KE                12
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_M6S                 13
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_RC4                 14
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_CBCMAC              15
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_WMDRM               16
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_AES128_G            17
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_HD_DVD              18
#define XPT_SECURITY_KEY_TABLE_ALG_SEL_BR_DVD              19

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL_ECB         0
#define XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL_CBC         1
#define XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL_COUNTER     2
#define XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL_RCBC        3
#define XPT_SECURITY_KEY_TABLE_CIPHER_MODE_SEL_UNUSED      4

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_DVB_MODE_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_DVB_MODE_SEL_TRANSPORT_MODE 0
#define XPT_SECURITY_KEY_TABLE_DVB_MODE_SEL_PES_MODE       1

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_CLEAR_TERM    0
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_RES_TERM      1
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_CTS1          2
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_CTS2          3
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_SYNAMEDIA     4
#define XPT_SECURITY_KEY_TABLE_TERM_MODE_SEL_MSC           5

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_IV_MODE_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_IV_MODE_SEL_NO_PREPROC      0
#define XPT_SECURITY_KEY_TABLE_IV_MODE_SEL_MDI             1
#define XPT_SECURITY_KEY_TABLE_IV_MODE_SEL_MDD             2

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL_CLEAR     0
#define XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL_XOR_ENC_0 1
#define XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL_XOR_IV    2
#define XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL_XOR_SHORT_IV 3
#define XPT_SECURITY_KEY_TABLE_SOLITARY_TERM_SEL_XOR_ENC_IV 4

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_ENABLE
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_ENABLE_DISABLE              0
#define XPT_SECURITY_KEY_TABLE_ENABLE_ENABLE               1

/****************************************************************************
 * Enums: XPT_SECURITY_KEY_TABLE_ATSC_SCRAMBLE_CTRL
 ***************************************************************************/
#define XPT_SECURITY_KEY_TABLE_ATSC_SCRAMBLE_CTRL_MPEG_SC_MODE 0
#define XPT_SECURITY_KEY_TABLE_ATSC_SCRAMBLE_CTRL_ATSC_SC_MODE 1

/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_SECURITY
 ***************************************************************************/
#define XPT_SECURITY_MULTI2_SK0_0      0x10770000 /* Multi2 system key0 bits [31:0] */
#define XPT_SECURITY_MULTI2_SK0_1      0x10770004 /* Multi2 system key0 bits [63:32] */
#define XPT_SECURITY_MULTI2_SK0_2      0x10770008 /* Multi2 system key0 bits [95:64] */
#define XPT_SECURITY_MULTI2_SK0_3      0x1077000c /* Multi2 system key0 bits [127:96] */
#define XPT_SECURITY_MULTI2_SK0_4      0x10770010 /* Multi2 system key0 bits [159:128] */
#define XPT_SECURITY_MULTI2_SK0_5      0x10770014 /* Multi2 system key0 bits [191:160] */
#define XPT_SECURITY_MULTI2_SK0_6      0x10770018 /* Multi2 system key0 bits [223:192] */
#define XPT_SECURITY_MULTI2_SK0_7      0x1077001c /* Multi2 system key0 bits [255:224] */
#define XPT_SECURITY_MULTI2_SK1_0      0x10770020 /* Multi2 system key1 bits [31:0] */
#define XPT_SECURITY_MULTI2_SK1_1      0x10770024 /* Multi2 system key1 bits [63:32] */
#define XPT_SECURITY_MULTI2_SK1_2      0x10770028 /* Multi2 system key1 bits [95:64] */
#define XPT_SECURITY_MULTI2_SK1_3      0x1077002c /* Multi2 system key1 bits [127:96] */
#define XPT_SECURITY_MULTI2_SK1_4      0x10770030 /* Multi2 system key1 bits [159:128] */
#define XPT_SECURITY_MULTI2_SK1_5      0x10770034 /* Multi2 system key1 bits [191:160] */
#define XPT_SECURITY_MULTI2_SK1_6      0x10770038 /* Multi2 system key1 bits [223:192] */
#define XPT_SECURITY_MULTI2_SK1_7      0x1077003c /* Multi2 system key1 bits [255:224] */
#define XPT_SECURITY_MULTI2_RC0        0x10770040 /* Multi2 system key0 round count */
#define XPT_SECURITY_MULTI2_RC1        0x10770044 /* Multi2 system key1 round count */
#define XPT_SECURITY_SECURITY_CTRL     0x10770048 /* Security Control Register */
#define XPT_SECURITY_SC_ARRAY0         0x1077004c /* Scrambling Control Array, PID channel 15 - 0 */
#define XPT_SECURITY_SC_ARRAY1         0x10770050 /* Scrambling Control Array, PID channel 31 - 16 */
#define XPT_SECURITY_SC_ARRAY2         0x10770054 /* Scrambling Control Array, PID channel 47 - 32 */
#define XPT_SECURITY_SC_ARRAY3         0x10770058 /* Scrambling Control Array, PID channel 63 - 48 */
#define XPT_SECURITY_SC_ARRAY4         0x1077005c /* Scrambling Control Array, PID channel 79 - 64 */
#define XPT_SECURITY_SC_ARRAY5         0x10770060 /* Scrambling Control Array, PID channel 95 - 80 */
#define XPT_SECURITY_SC_ARRAY6         0x10770064 /* Scrambling Control Array, PID channel 111 - 96 */
#define XPT_SECURITY_SC_ARRAY7         0x10770068 /* Scrambling Control Array, PID channel 127 - 112 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0 0x1077006c /* SC Force Control for IBP0 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1 0x10770070 /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2 0x10770074 /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3 0x10770078 /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4 0x1077007c /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5 0x10770080 /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6 0x10770084 /* SC Force Control for IBP1 */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0 0x10770088 /* SC Force Control for PBP0 */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1 0x1077008c /* SC Force Control for PBP0 */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2 0x10770090 /* SC Force Control for PBP0 */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3 0x10770094 /* SC Force Control for PBP0 */
#define XPT_SECURITY_SECURITY_ERROR    0x10770098 /* Security Errors */
#define XPT_SECURITY_PROC_IN_LO        0x1077009c /* Proc_in LSW */
#define XPT_SECURITY_PROC_IN_HI        0x107700a0 /* Proc_in MSW */
#define XPT_SECURITY_KEYGEN_CTRL       0x107700a4 /* Key Ladder Control */
#define XPT_SECURITY_RNG_WORD          0x107700a8 /* Random number Output Word */
#define XPT_SECURITY_RNG_CTRL          0x107700ac /* RNG Control */
#define XPT_SECURITY_RNG_STATUS        0x107700b0 /* RNG Status */
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE 0x107700b4 /* CR Reset Lock Release */
#define XPT_SECURITY_RBG_DBG           0x107700b8 /* RBG100 debug */
#define XPT_SECURITY_KEY_POINTER0      0x10770400 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER1      0x10770404 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER2      0x10770408 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER3      0x1077040c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER4      0x10770410 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER5      0x10770414 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER6      0x10770418 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER7      0x1077041c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER8      0x10770420 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER9      0x10770424 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER10     0x10770428 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER11     0x1077042c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER12     0x10770430 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER13     0x10770434 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER14     0x10770438 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER15     0x1077043c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER16     0x10770440 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER17     0x10770444 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER18     0x10770448 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER19     0x1077044c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER20     0x10770450 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER21     0x10770454 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER22     0x10770458 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER23     0x1077045c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER24     0x10770460 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER25     0x10770464 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER26     0x10770468 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER27     0x1077046c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER28     0x10770470 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER29     0x10770474 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER30     0x10770478 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER31     0x1077047c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER32     0x10770480 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER33     0x10770484 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER34     0x10770488 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER35     0x1077048c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER36     0x10770490 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER37     0x10770494 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER38     0x10770498 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER39     0x1077049c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER40     0x107704a0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER41     0x107704a4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER42     0x107704a8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER43     0x107704ac /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER44     0x107704b0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER45     0x107704b4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER46     0x107704b8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER47     0x107704bc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER48     0x107704c0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER49     0x107704c4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER50     0x107704c8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER51     0x107704cc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER52     0x107704d0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER53     0x107704d4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER54     0x107704d8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER55     0x107704dc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER56     0x107704e0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER57     0x107704e4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER58     0x107704e8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER59     0x107704ec /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER60     0x107704f0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER61     0x107704f4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER62     0x107704f8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER63     0x107704fc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER64     0x10770500 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER65     0x10770504 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER66     0x10770508 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER67     0x1077050c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER68     0x10770510 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER69     0x10770514 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER70     0x10770518 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER71     0x1077051c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER72     0x10770520 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER73     0x10770524 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER74     0x10770528 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER75     0x1077052c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER76     0x10770530 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER77     0x10770534 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER78     0x10770538 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER79     0x1077053c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER80     0x10770540 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER81     0x10770544 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER82     0x10770548 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER83     0x1077054c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER84     0x10770550 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER85     0x10770554 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER86     0x10770558 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER87     0x1077055c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER88     0x10770560 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER89     0x10770564 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER90     0x10770568 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER91     0x1077056c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER92     0x10770570 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER93     0x10770574 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER94     0x10770578 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER95     0x1077057c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER96     0x10770580 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER97     0x10770584 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER98     0x10770588 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER99     0x1077058c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER100    0x10770590 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER101    0x10770594 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER102    0x10770598 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER103    0x1077059c /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER104    0x107705a0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER105    0x107705a4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER106    0x107705a8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER107    0x107705ac /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER108    0x107705b0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER109    0x107705b4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER110    0x107705b8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER111    0x107705bc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER112    0x107705c0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER113    0x107705c4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER114    0x107705c8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER115    0x107705cc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER116    0x107705d0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER117    0x107705d4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER118    0x107705d8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER119    0x107705dc /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER120    0x107705e0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER121    0x107705e4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER122    0x107705e8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER123    0x107705ec /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER124    0x107705f0 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER125    0x107705f4 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER126    0x107705f8 /* Key pointer table */
#define XPT_SECURITY_KEY_POINTER127    0x107705fc /* Key pointer table */


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_OTP
 ***************************************************************************/
#define XPT_OTP_CONFIGURE              0x10778000 /* OTP Configuration Register */
#define XPT_OTP_PROG_SIGNALS           0x10778004 /* OTP Programming Signals Register */
#define XPT_OTP_PROG_DATA              0x10778008 /* OTP Programming Signals Register - Row data */
#define XPT_OTP_SIGNAL_READ            0x1077800c /* OTP Status Signals Read Register */
#define XPT_OTP_FLT_STAT               0x10778010 /* OTP Fault Status Register */
#define XPT_OTP_FLT_STAT_KEYA          0x10778014 /* OTP Fault Status Register */
#define XPT_OTP_FLT_STAT_HASH          0x10778018 /* OTP Fault Status Register */
#define XPT_OTP_ID_WORD_LO             0x1077801c /* OTP ID Word LSBs Register */
#define XPT_OTP_ID_WORD_HI             0x10778020 /* OTP ID Word MSBs Register */
#define XPT_OTP_MAC_WORD_LO            0x10778024 /* OTP MAC Word LSBs Register */
#define XPT_OTP_MAC_WORD_HI            0x10778028 /* OTP MAC Word MSBs Register */
#define XPT_OTP_TIMEOUTS               0x1077802c /* OTP Timeouts Register */
#define XPT_OTP_MC1_BASE               0x10778030 /* OTP MC1 Base Register */
#define XPT_OTP_MC1_EXT_LO             0x10778034 /* OTP MC1 Extended Register */
#define XPT_OTP_MC1_EXT_HI             0x10778038 /* OTP MC1 Extended Register */
#define XPT_OTP_MSP_WORD_0             0x1077803c /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_1             0x10778040 /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_2             0x10778044 /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_3             0x10778048 /* OTP MSP Word Register */
#define XPT_OTP_MC1_BASE_LOCK          0x1077804c /* OTP MC1 Base Register */
#define XPT_OTP_MC1_EXT_LO_LOCK        0x10778050 /* OTP MC1 Extended Register */
#define XPT_OTP_MC1_EXT_HI_LOCK        0x10778054 /* OTP MC1 Extended Register */
#define XPT_OTP_MSP_WORD_0_LOCK        0x10778058 /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_1_LOCK        0x1077805c /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_2_LOCK        0x10778060 /* OTP MSP Word Register */
#define XPT_OTP_MSP_WORD_3_LOCK        0x10778064 /* OTP MSP Word Register */
#define XPT_OTP_OTP_SRAM_WRITE_CTRL    0x1077806c /* OTP SRAM WRITE CONTROL */
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0  0x10778070 /* OTP SRAM WRITE CONTROL */
#define XPT_OTP_KEYA_BADFLAG_HI        0x10778074 /* OTP KEYA BAD FLAGS */
#define XPT_OTP_KEYA_BADFLAG_LO        0x10778078 /* OTP KEYA BAD FLAGS */
#define XPT_OTP_RDNT_BADFLAG           0x1077807c /* OTP RDNT BAD FLAGS */
#define XPT_OTP_IF_SEL                 0x10778080 /* OTP Interface Select */
#define XPT_OTP_PROG_PATTERN           0x10778084 /* OTP Programming Pattern */
#define XPT_OTP_PATTERN_DBG            0x10778088 /* OTP Programming Pattern Debug information" */
#define XPT_OTP_GLITCH                 0x1077808c /* OTP Glitch vectors */
#define XPT_OTP_GLITCH_1               0x10778090 /* OTP Glitch vectors */
#define XPT_OTP_GLITCH_2               0x10778094 /* OTP Glitch vectors */
#define XPT_OTP_HASH_0                 0x10778098 /* OTP Hash */
#define XPT_OTP_HASH_1                 0x1077809c /* OTP Hash */
#define XPT_OTP_HASH_2                 0x107780a0 /* OTP Hash */
#define XPT_OTP_HASH_3                 0x107780a4 /* OTP Hash */
#define XPT_OTP_HASH_4                 0x107780a8 /* OTP Hash */
#define XPT_OTP_PROG_DBG_SIGNALS_1     0x107780ac /* OTP Programming Signals Register */
#define XPT_OTP_PROG_DBG_SIGNALS_2     0x107780b0 /* OTP Programming Signals Register */
#define XPT_OTP_OTP_RD_DATA            0x107780b4 /* OTP Read Data Register */
#define XPT_OTP_WRP_STATUS             0x107780b8 /* OTP Wrapper Status Register */


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_MMSCRAM
 ***************************************************************************/
#define XPT_MMSCRAM_SECURITY_CTRL      0x10779000 /* Security Control Register */
#define XPT_MMSCRAM_DTV_MSC_CTRL       0x10779004 /* DTV Local Scrambling MSC Control */
#define XPT_MMSCRAM_ENDIAN_SWAP        0x10779008 /* 32 bit word byte swap control */
#define XPT_MMSCRAM_MMSCRAM_ERROR      0x1077900c /* Security Errors */


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_MEM_DMA
 ***************************************************************************/
#define MEM_DMA_REVISION               0x1077a000 /* MEM_DMA REVISION */
#define MEM_DMA_FIRST_DESC             0x1077a004 /* MEM_DMA First Descriptor Address Register */
#define MEM_DMA_CTRL                   0x1077a008 /* MEM_DMA Control Register */
#define MEM_DMA_WAKE_CTRL              0x1077a00c /* MEM_DMA Wake Control Register */
#define MEM_DMA_STATUS                 0x1077a014 /* MEM_DMA Status Register */
#define MEM_DMA_CUR_DESC               0x1077a018 /* MEM_DMA Current Descriptor Address Register */
#define MEM_DMA_CUR_BYTE               0x1077a01c /* MEM_DMA Current Byte Count Register */
#define MEM_DMA_SCRATCH                0x1077a024 /* MEM_DMA Scratch Register */


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_MEM_DMA_SECURE
 ***************************************************************************/
#define MEM_DMA_SECURE_RSV_S           0x1077b000 /* RESERVED */
#define MEM_DMA_SECURE_RSV_E           0x1077b00c /* RESERVED */


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_SECURITY
 ***************************************************************************/
/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_0
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_0 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_0_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_0_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_0_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_0_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_1
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_1 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_1_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_1_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_1_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_1_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_2
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_2 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_2_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_2_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_2_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_2_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_3
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_3 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_3_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_3_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_3_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_3_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_4
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_4 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_4_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_4_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_4_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_4_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_5
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_5 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_5_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_5_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_5_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_5_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_6
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_6 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_6_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_6_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_6_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_6_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK0_7
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK0_7 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK0_7_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK0_7_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK0_7_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK0_7_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_0
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_0 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_0_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_0_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_0_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_0_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_1
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_1 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_1_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_1_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_1_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_1_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_2
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_2 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_2_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_2_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_2_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_2_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_3
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_3 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_3_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_3_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_3_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_3_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_4
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_4 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_4_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_4_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_4_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_4_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_5
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_5 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_5_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_5_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_5_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_5_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_6
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_6 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_6_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_6_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_6_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_6_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_SK1_7
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_SK1_7 :: MULTI2_SK [31:00] */
#define XPT_SECURITY_MULTI2_SK1_7_MULTI2_SK_MASK                   0xffffffff
#define XPT_SECURITY_MULTI2_SK1_7_MULTI2_SK_ALIGN                  0
#define XPT_SECURITY_MULTI2_SK1_7_MULTI2_SK_BITS                   32
#define XPT_SECURITY_MULTI2_SK1_7_MULTI2_SK_SHIFT                  0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_RC0
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_RC0 :: reserved0 [31:03] */
#define XPT_SECURITY_MULTI2_RC0_reserved0_MASK                     0xfffffff8
#define XPT_SECURITY_MULTI2_RC0_reserved0_ALIGN                    0
#define XPT_SECURITY_MULTI2_RC0_reserved0_BITS                     29
#define XPT_SECURITY_MULTI2_RC0_reserved0_SHIFT                    3

/* XPT_SECURITY :: MULTI2_RC0 :: MULTI2_RC [02:00] */
#define XPT_SECURITY_MULTI2_RC0_MULTI2_RC_MASK                     0x00000007
#define XPT_SECURITY_MULTI2_RC0_MULTI2_RC_ALIGN                    0
#define XPT_SECURITY_MULTI2_RC0_MULTI2_RC_BITS                     3
#define XPT_SECURITY_MULTI2_RC0_MULTI2_RC_SHIFT                    0


/****************************************************************************
 * XPT_SECURITY :: MULTI2_RC1
 ***************************************************************************/
/* XPT_SECURITY :: MULTI2_RC1 :: reserved0 [31:03] */
#define XPT_SECURITY_MULTI2_RC1_reserved0_MASK                     0xfffffff8
#define XPT_SECURITY_MULTI2_RC1_reserved0_ALIGN                    0
#define XPT_SECURITY_MULTI2_RC1_reserved0_BITS                     29
#define XPT_SECURITY_MULTI2_RC1_reserved0_SHIFT                    3

/* XPT_SECURITY :: MULTI2_RC1 :: MULTI2_RC [02:00] */
#define XPT_SECURITY_MULTI2_RC1_MULTI2_RC_MASK                     0x00000007
#define XPT_SECURITY_MULTI2_RC1_MULTI2_RC_ALIGN                    0
#define XPT_SECURITY_MULTI2_RC1_MULTI2_RC_BITS                     3
#define XPT_SECURITY_MULTI2_RC1_MULTI2_RC_SHIFT                    0


/****************************************************************************
 * XPT_SECURITY :: SECURITY_CTRL
 ***************************************************************************/
/* XPT_SECURITY :: SECURITY_CTRL :: reserved0 [31:19] */
#define XPT_SECURITY_SECURITY_CTRL_reserved0_MASK                  0xfff80000
#define XPT_SECURITY_SECURITY_CTRL_reserved0_ALIGN                 0
#define XPT_SECURITY_SECURITY_CTRL_reserved0_BITS                  13
#define XPT_SECURITY_SECURITY_CTRL_reserved0_SHIFT                 19

/* XPT_SECURITY :: SECURITY_CTRL :: ICAM_SCMOD_OVERRIDE_EN [18:18] */
#define XPT_SECURITY_SECURITY_CTRL_ICAM_SCMOD_OVERRIDE_EN_MASK     0x00040000
#define XPT_SECURITY_SECURITY_CTRL_ICAM_SCMOD_OVERRIDE_EN_ALIGN    0
#define XPT_SECURITY_SECURITY_CTRL_ICAM_SCMOD_OVERRIDE_EN_BITS     1
#define XPT_SECURITY_SECURITY_CTRL_ICAM_SCMOD_OVERRIDE_EN_SHIFT    18

/* XPT_SECURITY :: SECURITY_CTRL :: ICAM_IF_EN [17:17] */
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_EN_MASK                 0x00020000
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_EN_ALIGN                0
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_EN_BITS                 1
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_EN_SHIFT                17

/* XPT_SECURITY :: SECURITY_CTRL :: ICAM_IF_TIMING_EN [16:16] */
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_TIMING_EN_MASK          0x00010000
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_TIMING_EN_ALIGN         0
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_TIMING_EN_BITS          1
#define XPT_SECURITY_SECURITY_CTRL_ICAM_IF_TIMING_EN_SHIFT         16

/* XPT_SECURITY :: SECURITY_CTRL :: reserved1 [15:12] */
#define XPT_SECURITY_SECURITY_CTRL_reserved1_MASK                  0x0000f000
#define XPT_SECURITY_SECURITY_CTRL_reserved1_ALIGN                 0
#define XPT_SECURITY_SECURITY_CTRL_reserved1_BITS                  4
#define XPT_SECURITY_SECURITY_CTRL_reserved1_SHIFT                 12

/* XPT_SECURITY :: SECURITY_CTRL :: PB0_RAVE_EN [11:11] */
#define XPT_SECURITY_SECURITY_CTRL_PB0_RAVE_EN_MASK                0x00000800
#define XPT_SECURITY_SECURITY_CTRL_PB0_RAVE_EN_ALIGN               0
#define XPT_SECURITY_SECURITY_CTRL_PB0_RAVE_EN_BITS                1
#define XPT_SECURITY_SECURITY_CTRL_PB0_RAVE_EN_SHIFT               11

/* XPT_SECURITY :: SECURITY_CTRL :: reserved2 [10:01] */
#define XPT_SECURITY_SECURITY_CTRL_reserved2_MASK                  0x000007fe
#define XPT_SECURITY_SECURITY_CTRL_reserved2_ALIGN                 0
#define XPT_SECURITY_SECURITY_CTRL_reserved2_BITS                  10
#define XPT_SECURITY_SECURITY_CTRL_reserved2_SHIFT                 1

/* XPT_SECURITY :: SECURITY_CTRL :: SECURITY_EN [00:00] */
#define XPT_SECURITY_SECURITY_CTRL_SECURITY_EN_MASK                0x00000001
#define XPT_SECURITY_SECURITY_CTRL_SECURITY_EN_ALIGN               0
#define XPT_SECURITY_SECURITY_CTRL_SECURITY_EN_BITS                1
#define XPT_SECURITY_SECURITY_CTRL_SECURITY_EN_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY0
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY0 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY0_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY0_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY0_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY0_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY1
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY1 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY1_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY1_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY1_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY1_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY2
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY2 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY2_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY2_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY2_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY2_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY3
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY3 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY3_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY3_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY3_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY3_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY4
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY4 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY4_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY4_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY4_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY4_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY5
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY5 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY5_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY5_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY5_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY5_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY6
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY6 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY6_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY6_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY6_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY6_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_ARRAY7
 ***************************************************************************/
/* XPT_SECURITY :: SC_ARRAY7 :: SC_ARRAY [31:00] */
#define XPT_SECURITY_SC_ARRAY7_SC_ARRAY_MASK                       0xffffffff
#define XPT_SECURITY_SC_ARRAY7_SC_ARRAY_ALIGN                      0
#define XPT_SECURITY_SC_ARRAY7_SC_ARRAY_BITS                       32
#define XPT_SECURITY_SC_ARRAY7_SC_ARRAY_SHIFT                      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP0
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP0 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP0 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP0 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP0 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP0_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP1
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP1 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP1 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP1 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP1 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP1_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP2
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP2 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP2 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP2 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP2 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP2_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP3
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP3 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP3 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP3 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP3 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP3_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP4
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP4 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP4 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP4 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP4 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP4_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP5
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP5 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP5 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP5 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP5 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP5_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_IBP6
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_IBP6 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP6 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP6 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_IBP6 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_IBP6_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_PBP0
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_PBP0 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP0 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP0 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP0 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP0_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_PBP1
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_PBP1 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP1 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP1 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP1 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP1_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_PBP2
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_PBP2 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP2 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP2 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP2 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP2_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SC_FORCE_CTRL_PBP3
 ***************************************************************************/
/* XPT_SECURITY :: SC_FORCE_CTRL_PBP3 :: reserved0 [31:04] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_reserved0_MASK             0xfffffff0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_reserved0_ALIGN            0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_reserved0_BITS             28
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_reserved0_SHIFT            4

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP3 :: SC_FORCE_VALUE [03:02] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_VALUE_MASK        0x0000000c
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_VALUE_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_VALUE_BITS        2
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_VALUE_SHIFT       2

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP3 :: SC_FORCE_EN_NZ [01:01] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_NZ_MASK        0x00000002
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_NZ_ALIGN       0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_NZ_BITS        1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_NZ_SHIFT       1

/* XPT_SECURITY :: SC_FORCE_CTRL_PBP3 :: SC_FORCE_EN_ALL [00:00] */
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_ALL_MASK       0x00000001
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_ALL_ALIGN      0
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_ALL_BITS       1
#define XPT_SECURITY_SC_FORCE_CTRL_PBP3_SC_FORCE_EN_ALL_SHIFT      0


/****************************************************************************
 * XPT_SECURITY :: SECURITY_ERROR
 ***************************************************************************/
/* XPT_SECURITY :: SECURITY_ERROR :: reserved0 [31:11] */
#define XPT_SECURITY_SECURITY_ERROR_reserved0_MASK                 0xfffff800
#define XPT_SECURITY_SECURITY_ERROR_reserved0_ALIGN                0
#define XPT_SECURITY_SECURITY_ERROR_reserved0_BITS                 21
#define XPT_SECURITY_SECURITY_ERROR_reserved0_SHIFT                11

/* XPT_SECURITY :: SECURITY_ERROR :: CR_CHECK_ERR [10:10] */
#define XPT_SECURITY_SECURITY_ERROR_CR_CHECK_ERR_MASK              0x00000400
#define XPT_SECURITY_SECURITY_ERROR_CR_CHECK_ERR_ALIGN             0
#define XPT_SECURITY_SECURITY_ERROR_CR_CHECK_ERR_BITS              1
#define XPT_SECURITY_SECURITY_ERROR_CR_CHECK_ERR_SHIFT             10

/* XPT_SECURITY :: SECURITY_ERROR :: CR_TIMER_ERR [09:09] */
#define XPT_SECURITY_SECURITY_ERROR_CR_TIMER_ERR_MASK              0x00000200
#define XPT_SECURITY_SECURITY_ERROR_CR_TIMER_ERR_ALIGN             0
#define XPT_SECURITY_SECURITY_ERROR_CR_TIMER_ERR_BITS              1
#define XPT_SECURITY_SECURITY_ERROR_CR_TIMER_ERR_SHIFT             9

/* XPT_SECURITY :: SECURITY_ERROR :: CPS_RAVE_KEY_ERR [08:08] */
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_KEY_ERR_MASK          0x00000100
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_KEY_ERR_ALIGN         0
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_KEY_ERR_BITS          1
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_KEY_ERR_SHIFT         8

/* XPT_SECURITY :: SECURITY_ERROR :: CPS_RAVE_MODE_ERR [07:07] */
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_MODE_ERR_MASK         0x00000080
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_MODE_ERR_ALIGN        0
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_MODE_ERR_BITS         1
#define XPT_SECURITY_SECURITY_ERROR_CPS_RAVE_MODE_ERR_SHIFT        7

/* XPT_SECURITY :: SECURITY_ERROR :: CPS_KEY_ERR [06:06] */
#define XPT_SECURITY_SECURITY_ERROR_CPS_KEY_ERR_MASK               0x00000040
#define XPT_SECURITY_SECURITY_ERROR_CPS_KEY_ERR_ALIGN              0
#define XPT_SECURITY_SECURITY_ERROR_CPS_KEY_ERR_BITS               1
#define XPT_SECURITY_SECURITY_ERROR_CPS_KEY_ERR_SHIFT              6

/* XPT_SECURITY :: SECURITY_ERROR :: CPS_MODE_ERR [05:05] */
#define XPT_SECURITY_SECURITY_ERROR_CPS_MODE_ERR_MASK              0x00000020
#define XPT_SECURITY_SECURITY_ERROR_CPS_MODE_ERR_ALIGN             0
#define XPT_SECURITY_SECURITY_ERROR_CPS_MODE_ERR_BITS              1
#define XPT_SECURITY_SECURITY_ERROR_CPS_MODE_ERR_SHIFT             5

/* XPT_SECURITY :: SECURITY_ERROR :: CPD_KEY_ERR [04:04] */
#define XPT_SECURITY_SECURITY_ERROR_CPD_KEY_ERR_MASK               0x00000010
#define XPT_SECURITY_SECURITY_ERROR_CPD_KEY_ERR_ALIGN              0
#define XPT_SECURITY_SECURITY_ERROR_CPD_KEY_ERR_BITS               1
#define XPT_SECURITY_SECURITY_ERROR_CPD_KEY_ERR_SHIFT              4

/* XPT_SECURITY :: SECURITY_ERROR :: CPD_MODE_ERR [03:03] */
#define XPT_SECURITY_SECURITY_ERROR_CPD_MODE_ERR_MASK              0x00000008
#define XPT_SECURITY_SECURITY_ERROR_CPD_MODE_ERR_ALIGN             0
#define XPT_SECURITY_SECURITY_ERROR_CPD_MODE_ERR_BITS              1
#define XPT_SECURITY_SECURITY_ERROR_CPD_MODE_ERR_SHIFT             3

/* XPT_SECURITY :: SECURITY_ERROR :: CA_KEY_ERR [02:02] */
#define XPT_SECURITY_SECURITY_ERROR_CA_KEY_ERR_MASK                0x00000004
#define XPT_SECURITY_SECURITY_ERROR_CA_KEY_ERR_ALIGN               0
#define XPT_SECURITY_SECURITY_ERROR_CA_KEY_ERR_BITS                1
#define XPT_SECURITY_SECURITY_ERROR_CA_KEY_ERR_SHIFT               2

/* XPT_SECURITY :: SECURITY_ERROR :: CA_MODE_ERR [01:01] */
#define XPT_SECURITY_SECURITY_ERROR_CA_MODE_ERR_MASK               0x00000002
#define XPT_SECURITY_SECURITY_ERROR_CA_MODE_ERR_ALIGN              0
#define XPT_SECURITY_SECURITY_ERROR_CA_MODE_ERR_BITS               1
#define XPT_SECURITY_SECURITY_ERROR_CA_MODE_ERR_SHIFT              1

/* XPT_SECURITY :: SECURITY_ERROR :: CA_PES_ERR [00:00] */
#define XPT_SECURITY_SECURITY_ERROR_CA_PES_ERR_MASK                0x00000001
#define XPT_SECURITY_SECURITY_ERROR_CA_PES_ERR_ALIGN               0
#define XPT_SECURITY_SECURITY_ERROR_CA_PES_ERR_BITS                1
#define XPT_SECURITY_SECURITY_ERROR_CA_PES_ERR_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: PROC_IN_LO
 ***************************************************************************/
/* XPT_SECURITY :: PROC_IN_LO :: PROC_IN_LO [31:00] */
#define XPT_SECURITY_PROC_IN_LO_PROC_IN_LO_MASK                    0xffffffff
#define XPT_SECURITY_PROC_IN_LO_PROC_IN_LO_ALIGN                   0
#define XPT_SECURITY_PROC_IN_LO_PROC_IN_LO_BITS                    32
#define XPT_SECURITY_PROC_IN_LO_PROC_IN_LO_SHIFT                   0


/****************************************************************************
 * XPT_SECURITY :: PROC_IN_HI
 ***************************************************************************/
/* XPT_SECURITY :: PROC_IN_HI :: PROC_IN_HI [31:00] */
#define XPT_SECURITY_PROC_IN_HI_PROC_IN_HI_MASK                    0xffffffff
#define XPT_SECURITY_PROC_IN_HI_PROC_IN_HI_ALIGN                   0
#define XPT_SECURITY_PROC_IN_HI_PROC_IN_HI_BITS                    32
#define XPT_SECURITY_PROC_IN_HI_PROC_IN_HI_SHIFT                   0


/****************************************************************************
 * XPT_SECURITY :: KEYGEN_CTRL
 ***************************************************************************/
/* XPT_SECURITY :: KEYGEN_CTRL :: reserved0 [31:30] */
#define XPT_SECURITY_KEYGEN_CTRL_reserved0_MASK                    0xc0000000
#define XPT_SECURITY_KEYGEN_CTRL_reserved0_ALIGN                   0
#define XPT_SECURITY_KEYGEN_CTRL_reserved0_BITS                    2
#define XPT_SECURITY_KEYGEN_CTRL_reserved0_SHIFT                   30

/* XPT_SECURITY :: KEYGEN_CTRL :: PROC_MMSCRAM [29:29] */
#define XPT_SECURITY_KEYGEN_CTRL_PROC_MMSCRAM_MASK                 0x20000000
#define XPT_SECURITY_KEYGEN_CTRL_PROC_MMSCRAM_ALIGN                0
#define XPT_SECURITY_KEYGEN_CTRL_PROC_MMSCRAM_BITS                 1
#define XPT_SECURITY_KEYGEN_CTRL_PROC_MMSCRAM_SHIFT                29

/* XPT_SECURITY :: KEYGEN_CTRL :: PROC_DEST [28:24] */
#define XPT_SECURITY_KEYGEN_CTRL_PROC_DEST_MASK                    0x1f000000
#define XPT_SECURITY_KEYGEN_CTRL_PROC_DEST_ALIGN                   0
#define XPT_SECURITY_KEYGEN_CTRL_PROC_DEST_BITS                    5
#define XPT_SECURITY_KEYGEN_CTRL_PROC_DEST_SHIFT                   24

/* XPT_SECURITY :: KEYGEN_CTRL :: PROC_CA [23:23] */
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CA_MASK                      0x00800000
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CA_ALIGN                     0
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CA_BITS                      1
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CA_SHIFT                     23

/* XPT_SECURITY :: KEYGEN_CTRL :: PROC_CUS [22:17] */
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CUS_MASK                     0x007e0000
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CUS_ALIGN                    0
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CUS_BITS                     6
#define XPT_SECURITY_KEYGEN_CTRL_PROC_CUS_SHIFT                    17

/* XPT_SECURITY :: KEYGEN_CTRL :: KEY_VAR [16:09] */
#define XPT_SECURITY_KEYGEN_CTRL_KEY_VAR_MASK                      0x0001fe00
#define XPT_SECURITY_KEYGEN_CTRL_KEY_VAR_ALIGN                     0
#define XPT_SECURITY_KEYGEN_CTRL_KEY_VAR_BITS                      8
#define XPT_SECURITY_KEYGEN_CTRL_KEY_VAR_SHIFT                     9

/* XPT_SECURITY :: KEYGEN_CTRL :: KEY_ADDR [08:00] */
#define XPT_SECURITY_KEYGEN_CTRL_KEY_ADDR_MASK                     0x000001ff
#define XPT_SECURITY_KEYGEN_CTRL_KEY_ADDR_ALIGN                    0
#define XPT_SECURITY_KEYGEN_CTRL_KEY_ADDR_BITS                     9
#define XPT_SECURITY_KEYGEN_CTRL_KEY_ADDR_SHIFT                    0


/****************************************************************************
 * XPT_SECURITY :: RNG_WORD
 ***************************************************************************/
/* XPT_SECURITY :: RNG_WORD :: RNG_WORD [31:00] */
#define XPT_SECURITY_RNG_WORD_RNG_WORD_MASK                        0xffffffff
#define XPT_SECURITY_RNG_WORD_RNG_WORD_ALIGN                       0
#define XPT_SECURITY_RNG_WORD_RNG_WORD_BITS                        32
#define XPT_SECURITY_RNG_WORD_RNG_WORD_SHIFT                       0


/****************************************************************************
 * XPT_SECURITY :: RNG_CTRL
 ***************************************************************************/
/* XPT_SECURITY :: RNG_CTRL :: reserved0 [31:01] */
#define XPT_SECURITY_RNG_CTRL_reserved0_MASK                       0xfffffffe
#define XPT_SECURITY_RNG_CTRL_reserved0_ALIGN                      0
#define XPT_SECURITY_RNG_CTRL_reserved0_BITS                       31
#define XPT_SECURITY_RNG_CTRL_reserved0_SHIFT                      1

/* XPT_SECURITY :: RNG_CTRL :: RNG_SEND [00:00] */
#define XPT_SECURITY_RNG_CTRL_RNG_SEND_MASK                        0x00000001
#define XPT_SECURITY_RNG_CTRL_RNG_SEND_ALIGN                       0
#define XPT_SECURITY_RNG_CTRL_RNG_SEND_BITS                        1
#define XPT_SECURITY_RNG_CTRL_RNG_SEND_SHIFT                       0


/****************************************************************************
 * XPT_SECURITY :: RNG_STATUS
 ***************************************************************************/
/* XPT_SECURITY :: RNG_STATUS :: reserved0 [31:01] */
#define XPT_SECURITY_RNG_STATUS_reserved0_MASK                     0xfffffffe
#define XPT_SECURITY_RNG_STATUS_reserved0_ALIGN                    0
#define XPT_SECURITY_RNG_STATUS_reserved0_BITS                     31
#define XPT_SECURITY_RNG_STATUS_reserved0_SHIFT                    1

/* XPT_SECURITY :: RNG_STATUS :: RNG_READY [00:00] */
#define XPT_SECURITY_RNG_STATUS_RNG_READY_MASK                     0x00000001
#define XPT_SECURITY_RNG_STATUS_RNG_READY_ALIGN                    0
#define XPT_SECURITY_RNG_STATUS_RNG_READY_BITS                     1
#define XPT_SECURITY_RNG_STATUS_RNG_READY_SHIFT                    0


/****************************************************************************
 * XPT_SECURITY :: CR_RESET_LOCK_RELEASE
 ***************************************************************************/
/* XPT_SECURITY :: CR_RESET_LOCK_RELEASE :: reserved0 [31:01] */
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_reserved0_MASK          0xfffffffe
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_reserved0_ALIGN         0
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_reserved0_BITS          31
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_reserved0_SHIFT         1

/* XPT_SECURITY :: CR_RESET_LOCK_RELEASE :: CR_RESET_LOCK_RELEASE [00:00] */
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_CR_RESET_LOCK_RELEASE_MASK 0x00000001
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_CR_RESET_LOCK_RELEASE_ALIGN 0
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_CR_RESET_LOCK_RELEASE_BITS 1
#define XPT_SECURITY_CR_RESET_LOCK_RELEASE_CR_RESET_LOCK_RELEASE_SHIFT 0


/****************************************************************************
 * XPT_SECURITY :: RBG_DBG
 ***************************************************************************/
/* XPT_SECURITY :: RBG_DBG :: reserved0 [31:22] */
#define XPT_SECURITY_RBG_DBG_reserved0_MASK                        0xffc00000
#define XPT_SECURITY_RBG_DBG_reserved0_ALIGN                       0
#define XPT_SECURITY_RBG_DBG_reserved0_BITS                        10
#define XPT_SECURITY_RBG_DBG_reserved0_SHIFT                       22

/* XPT_SECURITY :: RBG_DBG :: JCLK_BYP_SRC [21:21] */
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SRC_MASK                     0x00200000
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SRC_ALIGN                    0
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SRC_BITS                     1
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SRC_SHIFT                    21

/* XPT_SECURITY :: RBG_DBG :: JCLK_BYP_SEL [20:20] */
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SEL_MASK                     0x00100000
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SEL_ALIGN                    0
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SEL_BITS                     1
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_SEL_SHIFT                    20

/* XPT_SECURITY :: RBG_DBG :: JCLK_BYP_DIV_CNT [19:12] */
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_DIV_CNT_MASK                 0x000ff000
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_DIV_CNT_ALIGN                0
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_DIV_CNT_BITS                 8
#define XPT_SECURITY_RBG_DBG_JCLK_BYP_DIV_CNT_SHIFT                12

/* XPT_SECURITY :: RBG_DBG :: RNG_COMBLK2_OSC_EN [11:06] */
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK2_OSC_EN_MASK               0x00000fc0
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK2_OSC_EN_ALIGN              0
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK2_OSC_EN_BITS               6
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK2_OSC_EN_SHIFT              6

/* XPT_SECURITY :: RBG_DBG :: RNG_COMBLK1_OSC_EN [05:00] */
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK1_OSC_EN_MASK               0x0000003f
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK1_OSC_EN_ALIGN              0
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK1_OSC_EN_BITS               6
#define XPT_SECURITY_RBG_DBG_RNG_COMBLK1_OSC_EN_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER0
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER0 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER0_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER0_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER0_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER0_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER0 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER0_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER0_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER0_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER0_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER1
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER1 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER1_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER1_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER1_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER1_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER1 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER1_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER1_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER1_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER1_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER2
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER2 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER2_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER2_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER2_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER2_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER2 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER2_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER2_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER2_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER2_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER3
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER3 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER3_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER3_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER3_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER3_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER3 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER3_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER3_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER3_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER3_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER4
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER4 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER4_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER4_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER4_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER4_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER4 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER4_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER4_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER4_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER4_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER5
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER5 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER5_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER5_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER5_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER5_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER5 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER5_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER5_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER5_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER5_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER6
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER6 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER6_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER6_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER6_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER6_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER6 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER6_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER6_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER6_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER6_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER7
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER7 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER7_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER7_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER7_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER7_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER7 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER7_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER7_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER7_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER7_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER8
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER8 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER8_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER8_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER8_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER8_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER8 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER8_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER8_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER8_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER8_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER9
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER9 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER9_reserved0_MASK                   0xfffffe00
#define XPT_SECURITY_KEY_POINTER9_reserved0_ALIGN                  0
#define XPT_SECURITY_KEY_POINTER9_reserved0_BITS                   23
#define XPT_SECURITY_KEY_POINTER9_reserved0_SHIFT                  9

/* XPT_SECURITY :: KEY_POINTER9 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER9_KEY_POINTER_MASK                 0x000001ff
#define XPT_SECURITY_KEY_POINTER9_KEY_POINTER_ALIGN                0
#define XPT_SECURITY_KEY_POINTER9_KEY_POINTER_BITS                 9
#define XPT_SECURITY_KEY_POINTER9_KEY_POINTER_SHIFT                0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER10
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER10 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER10_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER10_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER10_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER10_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER10 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER10_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER10_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER10_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER10_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER11
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER11 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER11_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER11_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER11_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER11_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER11 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER11_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER11_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER11_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER11_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER12
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER12 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER12_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER12_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER12_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER12_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER12 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER12_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER12_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER12_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER12_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER13
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER13 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER13_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER13_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER13_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER13_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER13 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER13_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER13_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER13_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER13_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER14
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER14 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER14_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER14_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER14_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER14_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER14 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER14_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER14_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER14_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER14_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER15
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER15 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER15_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER15_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER15_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER15_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER15 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER15_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER15_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER15_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER15_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER16
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER16 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER16_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER16_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER16_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER16_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER16 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER16_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER16_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER16_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER16_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER17
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER17 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER17_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER17_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER17_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER17_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER17 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER17_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER17_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER17_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER17_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER18
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER18 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER18_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER18_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER18_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER18_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER18 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER18_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER18_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER18_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER18_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER19
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER19 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER19_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER19_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER19_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER19_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER19 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER19_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER19_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER19_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER19_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER20
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER20 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER20_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER20_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER20_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER20_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER20 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER20_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER20_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER20_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER20_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER21
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER21 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER21_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER21_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER21_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER21_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER21 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER21_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER21_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER21_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER21_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER22
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER22 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER22_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER22_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER22_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER22_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER22 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER22_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER22_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER22_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER22_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER23
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER23 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER23_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER23_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER23_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER23_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER23 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER23_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER23_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER23_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER23_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER24
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER24 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER24_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER24_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER24_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER24_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER24 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER24_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER24_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER24_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER24_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER25
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER25 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER25_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER25_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER25_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER25_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER25 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER25_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER25_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER25_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER25_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER26
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER26 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER26_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER26_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER26_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER26_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER26 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER26_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER26_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER26_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER26_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER27
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER27 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER27_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER27_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER27_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER27_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER27 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER27_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER27_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER27_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER27_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER28
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER28 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER28_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER28_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER28_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER28_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER28 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER28_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER28_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER28_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER28_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER29
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER29 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER29_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER29_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER29_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER29_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER29 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER29_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER29_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER29_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER29_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER30
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER30 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER30_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER30_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER30_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER30_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER30 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER30_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER30_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER30_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER30_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER31
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER31 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER31_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER31_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER31_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER31_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER31 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER31_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER31_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER31_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER31_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER32
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER32 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER32_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER32_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER32_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER32_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER32 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER32_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER32_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER32_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER32_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER33
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER33 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER33_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER33_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER33_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER33_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER33 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER33_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER33_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER33_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER33_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER34
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER34 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER34_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER34_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER34_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER34_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER34 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER34_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER34_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER34_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER34_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER35
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER35 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER35_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER35_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER35_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER35_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER35 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER35_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER35_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER35_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER35_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER36
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER36 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER36_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER36_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER36_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER36_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER36 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER36_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER36_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER36_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER36_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER37
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER37 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER37_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER37_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER37_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER37_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER37 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER37_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER37_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER37_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER37_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER38
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER38 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER38_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER38_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER38_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER38_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER38 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER38_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER38_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER38_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER38_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER39
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER39 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER39_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER39_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER39_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER39_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER39 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER39_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER39_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER39_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER39_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER40
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER40 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER40_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER40_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER40_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER40_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER40 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER40_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER40_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER40_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER40_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER41
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER41 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER41_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER41_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER41_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER41_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER41 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER41_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER41_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER41_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER41_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER42
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER42 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER42_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER42_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER42_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER42_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER42 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER42_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER42_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER42_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER42_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER43
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER43 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER43_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER43_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER43_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER43_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER43 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER43_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER43_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER43_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER43_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER44
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER44 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER44_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER44_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER44_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER44_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER44 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER44_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER44_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER44_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER44_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER45
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER45 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER45_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER45_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER45_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER45_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER45 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER45_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER45_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER45_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER45_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER46
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER46 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER46_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER46_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER46_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER46_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER46 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER46_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER46_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER46_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER46_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER47
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER47 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER47_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER47_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER47_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER47_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER47 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER47_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER47_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER47_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER47_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER48
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER48 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER48_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER48_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER48_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER48_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER48 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER48_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER48_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER48_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER48_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER49
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER49 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER49_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER49_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER49_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER49_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER49 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER49_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER49_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER49_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER49_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER50
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER50 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER50_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER50_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER50_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER50_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER50 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER50_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER50_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER50_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER50_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER51
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER51 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER51_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER51_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER51_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER51_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER51 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER51_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER51_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER51_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER51_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER52
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER52 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER52_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER52_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER52_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER52_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER52 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER52_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER52_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER52_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER52_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER53
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER53 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER53_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER53_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER53_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER53_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER53 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER53_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER53_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER53_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER53_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER54
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER54 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER54_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER54_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER54_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER54_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER54 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER54_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER54_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER54_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER54_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER55
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER55 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER55_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER55_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER55_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER55_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER55 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER55_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER55_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER55_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER55_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER56
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER56 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER56_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER56_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER56_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER56_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER56 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER56_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER56_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER56_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER56_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER57
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER57 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER57_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER57_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER57_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER57_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER57 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER57_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER57_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER57_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER57_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER58
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER58 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER58_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER58_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER58_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER58_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER58 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER58_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER58_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER58_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER58_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER59
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER59 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER59_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER59_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER59_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER59_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER59 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER59_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER59_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER59_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER59_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER60
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER60 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER60_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER60_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER60_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER60_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER60 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER60_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER60_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER60_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER60_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER61
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER61 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER61_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER61_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER61_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER61_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER61 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER61_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER61_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER61_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER61_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER62
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER62 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER62_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER62_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER62_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER62_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER62 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER62_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER62_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER62_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER62_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER63
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER63 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER63_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER63_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER63_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER63_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER63 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER63_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER63_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER63_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER63_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER64
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER64 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER64_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER64_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER64_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER64_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER64 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER64_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER64_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER64_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER64_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER65
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER65 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER65_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER65_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER65_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER65_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER65 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER65_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER65_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER65_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER65_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER66
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER66 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER66_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER66_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER66_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER66_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER66 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER66_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER66_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER66_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER66_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER67
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER67 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER67_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER67_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER67_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER67_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER67 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER67_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER67_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER67_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER67_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER68
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER68 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER68_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER68_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER68_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER68_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER68 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER68_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER68_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER68_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER68_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER69
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER69 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER69_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER69_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER69_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER69_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER69 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER69_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER69_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER69_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER69_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER70
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER70 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER70_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER70_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER70_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER70_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER70 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER70_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER70_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER70_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER70_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER71
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER71 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER71_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER71_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER71_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER71_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER71 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER71_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER71_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER71_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER71_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER72
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER72 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER72_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER72_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER72_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER72_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER72 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER72_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER72_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER72_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER72_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER73
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER73 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER73_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER73_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER73_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER73_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER73 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER73_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER73_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER73_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER73_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER74
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER74 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER74_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER74_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER74_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER74_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER74 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER74_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER74_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER74_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER74_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER75
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER75 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER75_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER75_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER75_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER75_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER75 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER75_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER75_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER75_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER75_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER76
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER76 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER76_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER76_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER76_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER76_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER76 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER76_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER76_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER76_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER76_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER77
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER77 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER77_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER77_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER77_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER77_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER77 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER77_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER77_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER77_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER77_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER78
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER78 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER78_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER78_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER78_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER78_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER78 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER78_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER78_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER78_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER78_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER79
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER79 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER79_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER79_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER79_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER79_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER79 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER79_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER79_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER79_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER79_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER80
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER80 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER80_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER80_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER80_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER80_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER80 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER80_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER80_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER80_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER80_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER81
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER81 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER81_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER81_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER81_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER81_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER81 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER81_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER81_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER81_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER81_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER82
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER82 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER82_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER82_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER82_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER82_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER82 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER82_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER82_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER82_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER82_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER83
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER83 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER83_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER83_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER83_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER83_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER83 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER83_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER83_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER83_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER83_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER84
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER84 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER84_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER84_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER84_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER84_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER84 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER84_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER84_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER84_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER84_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER85
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER85 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER85_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER85_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER85_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER85_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER85 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER85_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER85_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER85_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER85_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER86
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER86 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER86_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER86_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER86_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER86_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER86 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER86_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER86_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER86_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER86_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER87
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER87 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER87_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER87_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER87_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER87_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER87 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER87_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER87_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER87_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER87_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER88
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER88 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER88_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER88_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER88_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER88_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER88 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER88_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER88_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER88_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER88_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER89
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER89 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER89_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER89_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER89_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER89_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER89 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER89_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER89_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER89_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER89_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER90
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER90 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER90_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER90_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER90_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER90_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER90 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER90_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER90_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER90_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER90_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER91
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER91 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER91_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER91_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER91_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER91_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER91 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER91_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER91_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER91_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER91_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER92
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER92 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER92_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER92_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER92_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER92_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER92 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER92_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER92_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER92_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER92_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER93
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER93 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER93_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER93_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER93_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER93_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER93 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER93_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER93_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER93_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER93_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER94
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER94 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER94_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER94_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER94_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER94_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER94 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER94_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER94_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER94_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER94_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER95
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER95 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER95_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER95_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER95_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER95_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER95 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER95_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER95_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER95_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER95_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER96
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER96 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER96_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER96_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER96_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER96_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER96 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER96_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER96_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER96_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER96_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER97
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER97 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER97_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER97_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER97_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER97_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER97 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER97_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER97_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER97_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER97_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER98
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER98 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER98_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER98_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER98_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER98_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER98 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER98_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER98_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER98_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER98_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER99
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER99 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER99_reserved0_MASK                  0xfffffe00
#define XPT_SECURITY_KEY_POINTER99_reserved0_ALIGN                 0
#define XPT_SECURITY_KEY_POINTER99_reserved0_BITS                  23
#define XPT_SECURITY_KEY_POINTER99_reserved0_SHIFT                 9

/* XPT_SECURITY :: KEY_POINTER99 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER99_KEY_POINTER_MASK                0x000001ff
#define XPT_SECURITY_KEY_POINTER99_KEY_POINTER_ALIGN               0
#define XPT_SECURITY_KEY_POINTER99_KEY_POINTER_BITS                9
#define XPT_SECURITY_KEY_POINTER99_KEY_POINTER_SHIFT               0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER100
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER100 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER100_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER100_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER100_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER100_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER100 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER100_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER100_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER100_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER100_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER101
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER101 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER101_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER101_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER101_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER101_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER101 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER101_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER101_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER101_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER101_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER102
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER102 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER102_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER102_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER102_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER102_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER102 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER102_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER102_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER102_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER102_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER103
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER103 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER103_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER103_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER103_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER103_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER103 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER103_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER103_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER103_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER103_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER104
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER104 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER104_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER104_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER104_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER104_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER104 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER104_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER104_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER104_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER104_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER105
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER105 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER105_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER105_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER105_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER105_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER105 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER105_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER105_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER105_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER105_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER106
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER106 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER106_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER106_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER106_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER106_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER106 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER106_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER106_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER106_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER106_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER107
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER107 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER107_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER107_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER107_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER107_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER107 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER107_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER107_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER107_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER107_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER108
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER108 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER108_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER108_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER108_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER108_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER108 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER108_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER108_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER108_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER108_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER109
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER109 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER109_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER109_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER109_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER109_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER109 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER109_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER109_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER109_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER109_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER110
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER110 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER110_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER110_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER110_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER110_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER110 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER110_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER110_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER110_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER110_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER111
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER111 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER111_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER111_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER111_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER111_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER111 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER111_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER111_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER111_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER111_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER112
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER112 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER112_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER112_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER112_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER112_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER112 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER112_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER112_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER112_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER112_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER113
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER113 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER113_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER113_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER113_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER113_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER113 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER113_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER113_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER113_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER113_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER114
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER114 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER114_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER114_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER114_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER114_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER114 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER114_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER114_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER114_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER114_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER115
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER115 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER115_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER115_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER115_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER115_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER115 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER115_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER115_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER115_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER115_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER116
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER116 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER116_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER116_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER116_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER116_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER116 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER116_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER116_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER116_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER116_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER117
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER117 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER117_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER117_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER117_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER117_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER117 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER117_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER117_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER117_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER117_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER118
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER118 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER118_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER118_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER118_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER118_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER118 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER118_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER118_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER118_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER118_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER119
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER119 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER119_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER119_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER119_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER119_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER119 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER119_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER119_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER119_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER119_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER120
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER120 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER120_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER120_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER120_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER120_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER120 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER120_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER120_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER120_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER120_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER121
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER121 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER121_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER121_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER121_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER121_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER121 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER121_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER121_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER121_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER121_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER122
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER122 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER122_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER122_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER122_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER122_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER122 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER122_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER122_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER122_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER122_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER123
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER123 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER123_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER123_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER123_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER123_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER123 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER123_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER123_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER123_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER123_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER124
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER124 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER124_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER124_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER124_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER124_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER124 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER124_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER124_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER124_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER124_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER125
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER125 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER125_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER125_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER125_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER125_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER125 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER125_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER125_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER125_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER125_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER126
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER126 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER126_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER126_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER126_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER126_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER126 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER126_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER126_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER126_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER126_KEY_POINTER_SHIFT              0


/****************************************************************************
 * XPT_SECURITY :: KEY_POINTER127
 ***************************************************************************/
/* XPT_SECURITY :: KEY_POINTER127 :: reserved0 [31:09] */
#define XPT_SECURITY_KEY_POINTER127_reserved0_MASK                 0xfffffe00
#define XPT_SECURITY_KEY_POINTER127_reserved0_ALIGN                0
#define XPT_SECURITY_KEY_POINTER127_reserved0_BITS                 23
#define XPT_SECURITY_KEY_POINTER127_reserved0_SHIFT                9

/* XPT_SECURITY :: KEY_POINTER127 :: KEY_POINTER [08:00] */
#define XPT_SECURITY_KEY_POINTER127_KEY_POINTER_MASK               0x000001ff
#define XPT_SECURITY_KEY_POINTER127_KEY_POINTER_ALIGN              0
#define XPT_SECURITY_KEY_POINTER127_KEY_POINTER_BITS               9
#define XPT_SECURITY_KEY_POINTER127_KEY_POINTER_SHIFT              0


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_OTP
 ***************************************************************************/
/****************************************************************************
 * XPT_OTP :: CONFIGURE
 ***************************************************************************/
/* XPT_OTP :: CONFIGURE :: reserved0 [31:03] */
#define XPT_OTP_CONFIGURE_reserved0_MASK                           0xfffffff8
#define XPT_OTP_CONFIGURE_reserved0_ALIGN                          0
#define XPT_OTP_CONFIGURE_reserved0_BITS                           29
#define XPT_OTP_CONFIGURE_reserved0_SHIFT                          3

/* XPT_OTP :: CONFIGURE :: OTP_DS_FAULT_CLR [02:02] */
#define XPT_OTP_CONFIGURE_OTP_DS_FAULT_CLR_MASK                    0x00000004
#define XPT_OTP_CONFIGURE_OTP_DS_FAULT_CLR_ALIGN                   0
#define XPT_OTP_CONFIGURE_OTP_DS_FAULT_CLR_BITS                    1
#define XPT_OTP_CONFIGURE_OTP_DS_FAULT_CLR_SHIFT                   2

/* XPT_OTP :: CONFIGURE :: OTP_IGNORE_PROG_FAULT [01:01] */
#define XPT_OTP_CONFIGURE_OTP_IGNORE_PROG_FAULT_MASK               0x00000002
#define XPT_OTP_CONFIGURE_OTP_IGNORE_PROG_FAULT_ALIGN              0
#define XPT_OTP_CONFIGURE_OTP_IGNORE_PROG_FAULT_BITS               1
#define XPT_OTP_CONFIGURE_OTP_IGNORE_PROG_FAULT_SHIFT              1

/* XPT_OTP :: CONFIGURE :: OTP_FAULT_CLR [00:00] */
#define XPT_OTP_CONFIGURE_OTP_FAULT_CLR_MASK                       0x00000001
#define XPT_OTP_CONFIGURE_OTP_FAULT_CLR_ALIGN                      0
#define XPT_OTP_CONFIGURE_OTP_FAULT_CLR_BITS                       1
#define XPT_OTP_CONFIGURE_OTP_FAULT_CLR_SHIFT                      0


/****************************************************************************
 * XPT_OTP :: PROG_SIGNALS
 ***************************************************************************/
/* XPT_OTP :: PROG_SIGNALS :: PROG_VERIFY_FLAG [31:31] */
#define XPT_OTP_PROG_SIGNALS_PROG_VERIFY_FLAG_MASK                 0x80000000
#define XPT_OTP_PROG_SIGNALS_PROG_VERIFY_FLAG_ALIGN                0
#define XPT_OTP_PROG_SIGNALS_PROG_VERIFY_FLAG_BITS                 1
#define XPT_OTP_PROG_SIGNALS_PROG_VERIFY_FLAG_SHIFT                31

/* XPT_OTP :: PROG_SIGNALS :: TESTCOL [30:30] */
#define XPT_OTP_PROG_SIGNALS_TESTCOL_MASK                          0x40000000
#define XPT_OTP_PROG_SIGNALS_TESTCOL_ALIGN                         0
#define XPT_OTP_PROG_SIGNALS_TESTCOL_BITS                          1
#define XPT_OTP_PROG_SIGNALS_TESTCOL_SHIFT                         30

/* XPT_OTP :: PROG_SIGNALS :: DOUBLE_WD [29:29] */
#define XPT_OTP_PROG_SIGNALS_DOUBLE_WD_MASK                        0x20000000
#define XPT_OTP_PROG_SIGNALS_DOUBLE_WD_ALIGN                       0
#define XPT_OTP_PROG_SIGNALS_DOUBLE_WD_BITS                        1
#define XPT_OTP_PROG_SIGNALS_DOUBLE_WD_SHIFT                       29

/* XPT_OTP :: PROG_SIGNALS :: BLOCK_ON_FAIL [28:28] */
#define XPT_OTP_PROG_SIGNALS_BLOCK_ON_FAIL_MASK                    0x10000000
#define XPT_OTP_PROG_SIGNALS_BLOCK_ON_FAIL_ALIGN                   0
#define XPT_OTP_PROG_SIGNALS_BLOCK_ON_FAIL_BITS                    1
#define XPT_OTP_PROG_SIGNALS_BLOCK_ON_FAIL_SHIFT                   28

/* XPT_OTP :: PROG_SIGNALS :: BURST_STAT_SEL [27:27] */
#define XPT_OTP_PROG_SIGNALS_BURST_STAT_SEL_MASK                   0x08000000
#define XPT_OTP_PROG_SIGNALS_BURST_STAT_SEL_ALIGN                  0
#define XPT_OTP_PROG_SIGNALS_BURST_STAT_SEL_BITS                   1
#define XPT_OTP_PROG_SIGNALS_BURST_STAT_SEL_SHIFT                  27

/* XPT_OTP :: PROG_SIGNALS :: RSVD [26:26] */
#define XPT_OTP_PROG_SIGNALS_RSVD_MASK                             0x04000000
#define XPT_OTP_PROG_SIGNALS_RSVD_ALIGN                            0
#define XPT_OTP_PROG_SIGNALS_RSVD_BITS                             1
#define XPT_OTP_PROG_SIGNALS_RSVD_SHIFT                            26

/* XPT_OTP :: PROG_SIGNALS :: PROG_IN_DBG [25:25] */
#define XPT_OTP_PROG_SIGNALS_PROG_IN_DBG_MASK                      0x02000000
#define XPT_OTP_PROG_SIGNALS_PROG_IN_DBG_ALIGN                     0
#define XPT_OTP_PROG_SIGNALS_PROG_IN_DBG_BITS                      1
#define XPT_OTP_PROG_SIGNALS_PROG_IN_DBG_SHIFT                     25

/* XPT_OTP :: PROG_SIGNALS :: BIT_ADDRESS [24:18] */
#define XPT_OTP_PROG_SIGNALS_BIT_ADDRESS_MASK                      0x01fc0000
#define XPT_OTP_PROG_SIGNALS_BIT_ADDRESS_ALIGN                     0
#define XPT_OTP_PROG_SIGNALS_BIT_ADDRESS_BITS                      7
#define XPT_OTP_PROG_SIGNALS_BIT_ADDRESS_SHIFT                     18

/* XPT_OTP :: PROG_SIGNALS :: ROW_ADDRESS [17:06] */
#define XPT_OTP_PROG_SIGNALS_ROW_ADDRESS_MASK                      0x0003ffc0
#define XPT_OTP_PROG_SIGNALS_ROW_ADDRESS_ALIGN                     0
#define XPT_OTP_PROG_SIGNALS_ROW_ADDRESS_BITS                      12
#define XPT_OTP_PROG_SIGNALS_ROW_ADDRESS_SHIFT                     6

/* XPT_OTP :: PROG_SIGNALS :: COMMAND [05:01] */
#define XPT_OTP_PROG_SIGNALS_COMMAND_MASK                          0x0000003e
#define XPT_OTP_PROG_SIGNALS_COMMAND_ALIGN                         0
#define XPT_OTP_PROG_SIGNALS_COMMAND_BITS                          5
#define XPT_OTP_PROG_SIGNALS_COMMAND_SHIFT                         1

/* XPT_OTP :: PROG_SIGNALS :: START [00:00] */
#define XPT_OTP_PROG_SIGNALS_START_MASK                            0x00000001
#define XPT_OTP_PROG_SIGNALS_START_ALIGN                           0
#define XPT_OTP_PROG_SIGNALS_START_BITS                            1
#define XPT_OTP_PROG_SIGNALS_START_SHIFT                           0


/****************************************************************************
 * XPT_OTP :: PROG_DATA
 ***************************************************************************/
/* XPT_OTP :: PROG_DATA :: reserved0 [31:31] */
#define XPT_OTP_PROG_DATA_reserved0_MASK                           0x80000000
#define XPT_OTP_PROG_DATA_reserved0_ALIGN                          0
#define XPT_OTP_PROG_DATA_reserved0_BITS                           1
#define XPT_OTP_PROG_DATA_reserved0_SHIFT                          31

/* XPT_OTP :: PROG_DATA :: DATA [30:00] */
#define XPT_OTP_PROG_DATA_DATA_MASK                                0x7fffffff
#define XPT_OTP_PROG_DATA_DATA_ALIGN                               0
#define XPT_OTP_PROG_DATA_DATA_BITS                                31
#define XPT_OTP_PROG_DATA_DATA_SHIFT                               0


/****************************************************************************
 * XPT_OTP :: SIGNAL_READ
 ***************************************************************************/
/* XPT_OTP :: SIGNAL_READ :: reserved0 [31:16] */
#define XPT_OTP_SIGNAL_READ_reserved0_MASK                         0xffff0000
#define XPT_OTP_SIGNAL_READ_reserved0_ALIGN                        0
#define XPT_OTP_SIGNAL_READ_reserved0_BITS                         16
#define XPT_OTP_SIGNAL_READ_reserved0_SHIFT                        16

/* XPT_OTP :: SIGNAL_READ :: PATTERN_UNLOCK_STATE [15:12] */
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATE_MASK              0x0000f000
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATE_ALIGN             0
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATE_BITS              4
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATE_SHIFT             12

/* XPT_OTP :: SIGNAL_READ :: PATTERN_UNLOCK_STATUS [11:11] */
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATUS_MASK             0x00000800
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATUS_ALIGN            0
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATUS_BITS             1
#define XPT_OTP_SIGNAL_READ_PATTERN_UNLOCK_STATUS_SHIFT            11

/* XPT_OTP :: SIGNAL_READ :: PASSWORD_STATUS [10:10] */
#define XPT_OTP_SIGNAL_READ_PASSWORD_STATUS_MASK                   0x00000400
#define XPT_OTP_SIGNAL_READ_PASSWORD_STATUS_ALIGN                  0
#define XPT_OTP_SIGNAL_READ_PASSWORD_STATUS_BITS                   1
#define XPT_OTP_SIGNAL_READ_PASSWORD_STATUS_SHIFT                  10

/* XPT_OTP :: SIGNAL_READ :: ILLEGAL_COMMAND [09:09] */
#define XPT_OTP_SIGNAL_READ_ILLEGAL_COMMAND_MASK                   0x00000200
#define XPT_OTP_SIGNAL_READ_ILLEGAL_COMMAND_ALIGN                  0
#define XPT_OTP_SIGNAL_READ_ILLEGAL_COMMAND_BITS                   1
#define XPT_OTP_SIGNAL_READ_ILLEGAL_COMMAND_SHIFT                  9

/* XPT_OTP :: SIGNAL_READ :: PRESCREEN_INST_FAIL [08:08] */
#define XPT_OTP_SIGNAL_READ_PRESCREEN_INST_FAIL_MASK               0x00000100
#define XPT_OTP_SIGNAL_READ_PRESCREEN_INST_FAIL_ALIGN              0
#define XPT_OTP_SIGNAL_READ_PRESCREEN_INST_FAIL_BITS               1
#define XPT_OTP_SIGNAL_READ_PRESCREEN_INST_FAIL_SHIFT              8

/* XPT_OTP :: SIGNAL_READ :: VERIFY_VALID [07:07] */
#define XPT_OTP_SIGNAL_READ_VERIFY_VALID_MASK                      0x00000080
#define XPT_OTP_SIGNAL_READ_VERIFY_VALID_ALIGN                     0
#define XPT_OTP_SIGNAL_READ_VERIFY_VALID_BITS                      1
#define XPT_OTP_SIGNAL_READ_VERIFY_VALID_SHIFT                     7

/* XPT_OTP :: SIGNAL_READ :: DATA_RDY [06:06] */
#define XPT_OTP_SIGNAL_READ_DATA_RDY_MASK                          0x00000040
#define XPT_OTP_SIGNAL_READ_DATA_RDY_ALIGN                         0
#define XPT_OTP_SIGNAL_READ_DATA_RDY_BITS                          1
#define XPT_OTP_SIGNAL_READ_DATA_RDY_SHIFT                         6

/* XPT_OTP :: SIGNAL_READ :: PROGOK [05:05] */
#define XPT_OTP_SIGNAL_READ_PROGOK_MASK                            0x00000020
#define XPT_OTP_SIGNAL_READ_PROGOK_ALIGN                           0
#define XPT_OTP_SIGNAL_READ_PROGOK_BITS                            1
#define XPT_OTP_SIGNAL_READ_PROGOK_SHIFT                           5

/* XPT_OTP :: SIGNAL_READ :: FAIL [04:04] */
#define XPT_OTP_SIGNAL_READ_FAIL_MASK                              0x00000010
#define XPT_OTP_SIGNAL_READ_FAIL_ALIGN                             0
#define XPT_OTP_SIGNAL_READ_FAIL_BITS                              1
#define XPT_OTP_SIGNAL_READ_FAIL_SHIFT                             4

/* XPT_OTP :: SIGNAL_READ :: OTP_DONE [03:03] */
#define XPT_OTP_SIGNAL_READ_OTP_DONE_MASK                          0x00000008
#define XPT_OTP_SIGNAL_READ_OTP_DONE_ALIGN                         0
#define XPT_OTP_SIGNAL_READ_OTP_DONE_BITS                          1
#define XPT_OTP_SIGNAL_READ_OTP_DONE_SHIFT                         3

/* XPT_OTP :: SIGNAL_READ :: OTP_VALID [02:02] */
#define XPT_OTP_SIGNAL_READ_OTP_VALID_MASK                         0x00000004
#define XPT_OTP_SIGNAL_READ_OTP_VALID_ALIGN                        0
#define XPT_OTP_SIGNAL_READ_OTP_VALID_BITS                         1
#define XPT_OTP_SIGNAL_READ_OTP_VALID_SHIFT                        2

/* XPT_OTP :: SIGNAL_READ :: OTP_BUSY_MSP [01:01] */
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_MSP_MASK                      0x00000002
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_MSP_ALIGN                     0
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_MSP_BITS                      1
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_MSP_SHIFT                     1

/* XPT_OTP :: SIGNAL_READ :: OTP_BUSY [00:00] */
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_MASK                          0x00000001
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_ALIGN                         0
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_BITS                          1
#define XPT_OTP_SIGNAL_READ_OTP_BUSY_SHIFT                         0


/****************************************************************************
 * XPT_OTP :: FLT_STAT
 ***************************************************************************/
/* XPT_OTP :: FLT_STAT :: reserved0 [31:09] */
#define XPT_OTP_FLT_STAT_reserved0_MASK                            0xfffffe00
#define XPT_OTP_FLT_STAT_reserved0_ALIGN                           0
#define XPT_OTP_FLT_STAT_reserved0_BITS                            23
#define XPT_OTP_FLT_STAT_reserved0_SHIFT                           9

/* XPT_OTP :: FLT_STAT :: OTP_KEYB_ALL_ONE [08:08] */
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ONE_MASK                     0x00000100
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ONE_ALIGN                    0
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ONE_BITS                     1
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ONE_SHIFT                    8

/* XPT_OTP :: FLT_STAT :: OTP_KEYB_ALL_ZERO [07:07] */
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ZERO_MASK                    0x00000080
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ZERO_ALIGN                   0
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ZERO_BITS                    1
#define XPT_OTP_FLT_STAT_OTP_KEYB_ALL_ZERO_SHIFT                   7

/* XPT_OTP :: FLT_STAT :: OTP_KEYA_ALL_ONE [06:06] */
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ONE_MASK                     0x00000040
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ONE_ALIGN                    0
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ONE_BITS                     1
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ONE_SHIFT                    6

/* XPT_OTP :: FLT_STAT :: OTP_KEYA_ALL_ZERO [05:05] */
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ZERO_MASK                    0x00000020
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ZERO_ALIGN                   0
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ZERO_BITS                    1
#define XPT_OTP_FLT_STAT_OTP_KEYA_ALL_ZERO_SHIFT                   5

/* XPT_OTP :: FLT_STAT :: OTP_CUSTMODE_INVALID [04:04] */
#define XPT_OTP_FLT_STAT_OTP_CUSTMODE_INVALID_MASK                 0x00000010
#define XPT_OTP_FLT_STAT_OTP_CUSTMODE_INVALID_ALIGN                0
#define XPT_OTP_FLT_STAT_OTP_CUSTMODE_INVALID_BITS                 1
#define XPT_OTP_FLT_STAT_OTP_CUSTMODE_INVALID_SHIFT                4

/* XPT_OTP :: FLT_STAT :: OTP_EN_PROG [03:03] */
#define XPT_OTP_FLT_STAT_OTP_EN_PROG_MASK                          0x00000008
#define XPT_OTP_FLT_STAT_OTP_EN_PROG_ALIGN                         0
#define XPT_OTP_FLT_STAT_OTP_EN_PROG_BITS                          1
#define XPT_OTP_FLT_STAT_OTP_EN_PROG_SHIFT                         3

/* XPT_OTP :: FLT_STAT :: OTP_DATA_FINISHED [02:02] */
#define XPT_OTP_FLT_STAT_OTP_DATA_FINISHED_MASK                    0x00000004
#define XPT_OTP_FLT_STAT_OTP_DATA_FINISHED_ALIGN                   0
#define XPT_OTP_FLT_STAT_OTP_DATA_FINISHED_BITS                    1
#define XPT_OTP_FLT_STAT_OTP_DATA_FINISHED_SHIFT                   2

/* XPT_OTP :: FLT_STAT :: OTP_PROG_FAULT [01:01] */
#define XPT_OTP_FLT_STAT_OTP_PROG_FAULT_MASK                       0x00000002
#define XPT_OTP_FLT_STAT_OTP_PROG_FAULT_ALIGN                      0
#define XPT_OTP_FLT_STAT_OTP_PROG_FAULT_BITS                       1
#define XPT_OTP_FLT_STAT_OTP_PROG_FAULT_SHIFT                      1

/* XPT_OTP :: FLT_STAT :: OTP_TIMEOUT_A [00:00] */
#define XPT_OTP_FLT_STAT_OTP_TIMEOUT_A_MASK                        0x00000001
#define XPT_OTP_FLT_STAT_OTP_TIMEOUT_A_ALIGN                       0
#define XPT_OTP_FLT_STAT_OTP_TIMEOUT_A_BITS                        1
#define XPT_OTP_FLT_STAT_OTP_TIMEOUT_A_SHIFT                       0


/****************************************************************************
 * XPT_OTP :: FLT_STAT_KEYA
 ***************************************************************************/
/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_ERR_SYNDROME4 [31:27] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME4_MASK          0xf8000000
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME4_ALIGN         0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME4_BITS          5
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME4_SHIFT         27

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_ERR_SYNDROME3 [26:22] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME3_MASK          0x07c00000
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME3_ALIGN         0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME3_BITS          5
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME3_SHIFT         22

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_ERR_SYNDROME2 [21:17] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME2_MASK          0x003e0000
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME2_ALIGN         0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME2_BITS          5
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME2_SHIFT         17

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_ERR_SYNDROME1 [16:12] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME1_MASK          0x0001f000
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME1_ALIGN         0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME1_BITS          5
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_SYNDROME1_SHIFT         12

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_ERR_WORD [11:04] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_WORD_MASK               0x00000ff0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_WORD_ALIGN              0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_WORD_BITS               8
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_ERR_WORD_SHIFT              4

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_PROG_FAULT [03:03] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_PROG_FAULT_MASK             0x00000008
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_PROG_FAULT_ALIGN            0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_PROG_FAULT_BITS             1
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_PROG_FAULT_SHIFT            3

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_INVALID [02:02] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_INVALID_MASK                0x00000004
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_INVALID_ALIGN               0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_INVALID_BITS                1
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_INVALID_SHIFT               2

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_DATA_FAULT [01:01] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_DATA_FAULT_MASK             0x00000002
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_DATA_FAULT_ALIGN            0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_DATA_FAULT_BITS             1
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_DATA_FAULT_SHIFT            1

/* XPT_OTP :: FLT_STAT_KEYA :: OTP_KEYA_CRC_FAULT [00:00] */
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_CRC_FAULT_MASK              0x00000001
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_CRC_FAULT_ALIGN             0
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_CRC_FAULT_BITS              1
#define XPT_OTP_FLT_STAT_KEYA_OTP_KEYA_CRC_FAULT_SHIFT             0


/****************************************************************************
 * XPT_OTP :: FLT_STAT_HASH
 ***************************************************************************/
/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_ERR_SYNDROME4 [31:27] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME4_MASK          0xf8000000
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME4_ALIGN         0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME4_BITS          5
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME4_SHIFT         27

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_ERR_SYNDROME3 [26:22] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME3_MASK          0x07c00000
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME3_ALIGN         0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME3_BITS          5
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME3_SHIFT         22

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_ERR_SYNDROME2 [21:17] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME2_MASK          0x003e0000
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME2_ALIGN         0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME2_BITS          5
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME2_SHIFT         17

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_ERR_SYNDROME1 [16:12] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME1_MASK          0x0001f000
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME1_ALIGN         0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME1_BITS          5
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_SYNDROME1_SHIFT         12

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_ERR_WORD [11:04] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_WORD_MASK               0x00000ff0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_WORD_ALIGN              0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_WORD_BITS               8
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_ERR_WORD_SHIFT              4

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_PROG_FAULT [03:03] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_PROG_FAULT_MASK             0x00000008
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_PROG_FAULT_ALIGN            0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_PROG_FAULT_BITS             1
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_PROG_FAULT_SHIFT            3

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_INVALID [02:02] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_INVALID_MASK                0x00000004
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_INVALID_ALIGN               0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_INVALID_BITS                1
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_INVALID_SHIFT               2

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_DATA_FAULT [01:01] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_DATA_FAULT_MASK             0x00000002
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_DATA_FAULT_ALIGN            0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_DATA_FAULT_BITS             1
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_DATA_FAULT_SHIFT            1

/* XPT_OTP :: FLT_STAT_HASH :: OTP_HASH_CRC_FAULT [00:00] */
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_CRC_FAULT_MASK              0x00000001
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_CRC_FAULT_ALIGN             0
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_CRC_FAULT_BITS              1
#define XPT_OTP_FLT_STAT_HASH_OTP_HASH_CRC_FAULT_SHIFT             0


/****************************************************************************
 * XPT_OTP :: ID_WORD_LO
 ***************************************************************************/
/* XPT_OTP :: ID_WORD_LO :: CHIPID [31:00] */
#define XPT_OTP_ID_WORD_LO_CHIPID_MASK                             0xffffffff
#define XPT_OTP_ID_WORD_LO_CHIPID_ALIGN                            0
#define XPT_OTP_ID_WORD_LO_CHIPID_BITS                             32
#define XPT_OTP_ID_WORD_LO_CHIPID_SHIFT                            0


/****************************************************************************
 * XPT_OTP :: ID_WORD_HI
 ***************************************************************************/
/* XPT_OTP :: ID_WORD_HI :: reserved0 [31:16] */
#define XPT_OTP_ID_WORD_HI_reserved0_MASK                          0xffff0000
#define XPT_OTP_ID_WORD_HI_reserved0_ALIGN                         0
#define XPT_OTP_ID_WORD_HI_reserved0_BITS                          16
#define XPT_OTP_ID_WORD_HI_reserved0_SHIFT                         16

/* XPT_OTP :: ID_WORD_HI :: CHIPID [15:00] */
#define XPT_OTP_ID_WORD_HI_CHIPID_MASK                             0x0000ffff
#define XPT_OTP_ID_WORD_HI_CHIPID_ALIGN                            0
#define XPT_OTP_ID_WORD_HI_CHIPID_BITS                             16
#define XPT_OTP_ID_WORD_HI_CHIPID_SHIFT                            0


/****************************************************************************
 * XPT_OTP :: MAC_WORD_LO
 ***************************************************************************/
/* XPT_OTP :: MAC_WORD_LO :: MAC [31:00] */
#define XPT_OTP_MAC_WORD_LO_MAC_MASK                               0xffffffff
#define XPT_OTP_MAC_WORD_LO_MAC_ALIGN                              0
#define XPT_OTP_MAC_WORD_LO_MAC_BITS                               32
#define XPT_OTP_MAC_WORD_LO_MAC_SHIFT                              0


/****************************************************************************
 * XPT_OTP :: MAC_WORD_HI
 ***************************************************************************/
/* XPT_OTP :: MAC_WORD_HI :: reserved0 [31:16] */
#define XPT_OTP_MAC_WORD_HI_reserved0_MASK                         0xffff0000
#define XPT_OTP_MAC_WORD_HI_reserved0_ALIGN                        0
#define XPT_OTP_MAC_WORD_HI_reserved0_BITS                         16
#define XPT_OTP_MAC_WORD_HI_reserved0_SHIFT                        16

/* XPT_OTP :: MAC_WORD_HI :: MAC [15:00] */
#define XPT_OTP_MAC_WORD_HI_MAC_MASK                               0x0000ffff
#define XPT_OTP_MAC_WORD_HI_MAC_ALIGN                              0
#define XPT_OTP_MAC_WORD_HI_MAC_BITS                               16
#define XPT_OTP_MAC_WORD_HI_MAC_SHIFT                              0


/****************************************************************************
 * XPT_OTP :: TIMEOUTS
 ***************************************************************************/
/* XPT_OTP :: TIMEOUTS :: reserved0 [31:25] */
#define XPT_OTP_TIMEOUTS_reserved0_MASK                            0xfe000000
#define XPT_OTP_TIMEOUTS_reserved0_ALIGN                           0
#define XPT_OTP_TIMEOUTS_reserved0_BITS                            7
#define XPT_OTP_TIMEOUTS_reserved0_SHIFT                           25

/* XPT_OTP :: TIMEOUTS :: OTP_TIMEOUT_EN [24:24] */
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_EN_MASK                       0x01000000
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_EN_ALIGN                      0
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_EN_BITS                       1
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_EN_SHIFT                      24

/* XPT_OTP :: TIMEOUTS :: OTP_TIMEOUT_VAL [23:00] */
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_VAL_MASK                      0x00ffffff
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_VAL_ALIGN                     0
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_VAL_BITS                      24
#define XPT_OTP_TIMEOUTS_OTP_TIMEOUT_VAL_SHIFT                     0


/****************************************************************************
 * XPT_OTP :: MC1_BASE
 ***************************************************************************/
/* XPT_OTP :: MC1_BASE :: OTP_MC1_BASE [31:00] */
#define XPT_OTP_MC1_BASE_OTP_MC1_BASE_MASK                         0xffffffff
#define XPT_OTP_MC1_BASE_OTP_MC1_BASE_ALIGN                        0
#define XPT_OTP_MC1_BASE_OTP_MC1_BASE_BITS                         32
#define XPT_OTP_MC1_BASE_OTP_MC1_BASE_SHIFT                        0


/****************************************************************************
 * XPT_OTP :: MC1_EXT_LO
 ***************************************************************************/
/* XPT_OTP :: MC1_EXT_LO :: OTP_MC1_EXT_LO [31:00] */
#define XPT_OTP_MC1_EXT_LO_OTP_MC1_EXT_LO_MASK                     0xffffffff
#define XPT_OTP_MC1_EXT_LO_OTP_MC1_EXT_LO_ALIGN                    0
#define XPT_OTP_MC1_EXT_LO_OTP_MC1_EXT_LO_BITS                     32
#define XPT_OTP_MC1_EXT_LO_OTP_MC1_EXT_LO_SHIFT                    0


/****************************************************************************
 * XPT_OTP :: MC1_EXT_HI
 ***************************************************************************/
/* XPT_OTP :: MC1_EXT_HI :: OTP_MC1_EXT_LO [31:00] */
#define XPT_OTP_MC1_EXT_HI_OTP_MC1_EXT_LO_MASK                     0xffffffff
#define XPT_OTP_MC1_EXT_HI_OTP_MC1_EXT_LO_ALIGN                    0
#define XPT_OTP_MC1_EXT_HI_OTP_MC1_EXT_LO_BITS                     32
#define XPT_OTP_MC1_EXT_HI_OTP_MC1_EXT_LO_SHIFT                    0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_0
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_0 :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_0_OTP_MSP_WORD_MASK                       0xffffffff
#define XPT_OTP_MSP_WORD_0_OTP_MSP_WORD_ALIGN                      0
#define XPT_OTP_MSP_WORD_0_OTP_MSP_WORD_BITS                       32
#define XPT_OTP_MSP_WORD_0_OTP_MSP_WORD_SHIFT                      0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_1
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_1 :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_1_OTP_MSP_WORD_MASK                       0xffffffff
#define XPT_OTP_MSP_WORD_1_OTP_MSP_WORD_ALIGN                      0
#define XPT_OTP_MSP_WORD_1_OTP_MSP_WORD_BITS                       32
#define XPT_OTP_MSP_WORD_1_OTP_MSP_WORD_SHIFT                      0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_2
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_2 :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_2_OTP_MSP_WORD_MASK                       0xffffffff
#define XPT_OTP_MSP_WORD_2_OTP_MSP_WORD_ALIGN                      0
#define XPT_OTP_MSP_WORD_2_OTP_MSP_WORD_BITS                       32
#define XPT_OTP_MSP_WORD_2_OTP_MSP_WORD_SHIFT                      0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_3
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_3 :: reserved0 [31:24] */
#define XPT_OTP_MSP_WORD_3_reserved0_MASK                          0xff000000
#define XPT_OTP_MSP_WORD_3_reserved0_ALIGN                         0
#define XPT_OTP_MSP_WORD_3_reserved0_BITS                          8
#define XPT_OTP_MSP_WORD_3_reserved0_SHIFT                         24

/* XPT_OTP :: MSP_WORD_3 :: OTP_MSP_WORD [23:00] */
#define XPT_OTP_MSP_WORD_3_OTP_MSP_WORD_MASK                       0x00ffffff
#define XPT_OTP_MSP_WORD_3_OTP_MSP_WORD_ALIGN                      0
#define XPT_OTP_MSP_WORD_3_OTP_MSP_WORD_BITS                       24
#define XPT_OTP_MSP_WORD_3_OTP_MSP_WORD_SHIFT                      0


/****************************************************************************
 * XPT_OTP :: MC1_BASE_LOCK
 ***************************************************************************/
/* XPT_OTP :: MC1_BASE_LOCK :: OTP_MC1_BASE [31:00] */
#define XPT_OTP_MC1_BASE_LOCK_OTP_MC1_BASE_MASK                    0xffffffff
#define XPT_OTP_MC1_BASE_LOCK_OTP_MC1_BASE_ALIGN                   0
#define XPT_OTP_MC1_BASE_LOCK_OTP_MC1_BASE_BITS                    32
#define XPT_OTP_MC1_BASE_LOCK_OTP_MC1_BASE_SHIFT                   0


/****************************************************************************
 * XPT_OTP :: MC1_EXT_LO_LOCK
 ***************************************************************************/
/* XPT_OTP :: MC1_EXT_LO_LOCK :: OTP_MC1_EXT_HI [31:00] */
#define XPT_OTP_MC1_EXT_LO_LOCK_OTP_MC1_EXT_HI_MASK                0xffffffff
#define XPT_OTP_MC1_EXT_LO_LOCK_OTP_MC1_EXT_HI_ALIGN               0
#define XPT_OTP_MC1_EXT_LO_LOCK_OTP_MC1_EXT_HI_BITS                32
#define XPT_OTP_MC1_EXT_LO_LOCK_OTP_MC1_EXT_HI_SHIFT               0


/****************************************************************************
 * XPT_OTP :: MC1_EXT_HI_LOCK
 ***************************************************************************/
/* XPT_OTP :: MC1_EXT_HI_LOCK :: OTP_MC1_EXT_LO [31:00] */
#define XPT_OTP_MC1_EXT_HI_LOCK_OTP_MC1_EXT_LO_MASK                0xffffffff
#define XPT_OTP_MC1_EXT_HI_LOCK_OTP_MC1_EXT_LO_ALIGN               0
#define XPT_OTP_MC1_EXT_HI_LOCK_OTP_MC1_EXT_LO_BITS                32
#define XPT_OTP_MC1_EXT_HI_LOCK_OTP_MC1_EXT_LO_SHIFT               0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_0_LOCK
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_0_LOCK :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_0_LOCK_OTP_MSP_WORD_MASK                  0xffffffff
#define XPT_OTP_MSP_WORD_0_LOCK_OTP_MSP_WORD_ALIGN                 0
#define XPT_OTP_MSP_WORD_0_LOCK_OTP_MSP_WORD_BITS                  32
#define XPT_OTP_MSP_WORD_0_LOCK_OTP_MSP_WORD_SHIFT                 0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_1_LOCK
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_1_LOCK :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_1_LOCK_OTP_MSP_WORD_MASK                  0xffffffff
#define XPT_OTP_MSP_WORD_1_LOCK_OTP_MSP_WORD_ALIGN                 0
#define XPT_OTP_MSP_WORD_1_LOCK_OTP_MSP_WORD_BITS                  32
#define XPT_OTP_MSP_WORD_1_LOCK_OTP_MSP_WORD_SHIFT                 0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_2_LOCK
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_2_LOCK :: OTP_MSP_WORD [31:00] */
#define XPT_OTP_MSP_WORD_2_LOCK_OTP_MSP_WORD_MASK                  0xffffffff
#define XPT_OTP_MSP_WORD_2_LOCK_OTP_MSP_WORD_ALIGN                 0
#define XPT_OTP_MSP_WORD_2_LOCK_OTP_MSP_WORD_BITS                  32
#define XPT_OTP_MSP_WORD_2_LOCK_OTP_MSP_WORD_SHIFT                 0


/****************************************************************************
 * XPT_OTP :: MSP_WORD_3_LOCK
 ***************************************************************************/
/* XPT_OTP :: MSP_WORD_3_LOCK :: reserved0 [31:24] */
#define XPT_OTP_MSP_WORD_3_LOCK_reserved0_MASK                     0xff000000
#define XPT_OTP_MSP_WORD_3_LOCK_reserved0_ALIGN                    0
#define XPT_OTP_MSP_WORD_3_LOCK_reserved0_BITS                     8
#define XPT_OTP_MSP_WORD_3_LOCK_reserved0_SHIFT                    24

/* XPT_OTP :: MSP_WORD_3_LOCK :: OTP_MSP_WORD [23:00] */
#define XPT_OTP_MSP_WORD_3_LOCK_OTP_MSP_WORD_MASK                  0x00ffffff
#define XPT_OTP_MSP_WORD_3_LOCK_OTP_MSP_WORD_ALIGN                 0
#define XPT_OTP_MSP_WORD_3_LOCK_OTP_MSP_WORD_BITS                  24
#define XPT_OTP_MSP_WORD_3_LOCK_OTP_MSP_WORD_SHIFT                 0


/****************************************************************************
 * XPT_OTP :: OTP_SRAM_WRITE_CTRL
 ***************************************************************************/
/* XPT_OTP :: OTP_SRAM_WRITE_CTRL :: reserved0 [31:01] */
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_reserved0_MASK                 0xfffffffe
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_reserved0_ALIGN                0
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_reserved0_BITS                 31
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_reserved0_SHIFT                1

/* XPT_OTP :: OTP_SRAM_WRITE_CTRL :: OTP_WRITE_EN [00:00] */
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_OTP_WRITE_EN_MASK              0x00000001
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_OTP_WRITE_EN_ALIGN             0
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_OTP_WRITE_EN_BITS              1
#define XPT_OTP_OTP_SRAM_WRITE_CTRL_OTP_WRITE_EN_SHIFT             0


/****************************************************************************
 * XPT_OTP :: OTP_SRAM_WRITE_DATA_0
 ***************************************************************************/
/* XPT_OTP :: OTP_SRAM_WRITE_DATA_0 :: reserved0 [31:31] */
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_reserved0_MASK               0x80000000
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_reserved0_ALIGN              0
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_reserved0_BITS               1
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_reserved0_SHIFT              31

/* XPT_OTP :: OTP_SRAM_WRITE_DATA_0 :: DATA [30:00] */
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_DATA_MASK                    0x7fffffff
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_DATA_ALIGN                   0
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_DATA_BITS                    31
#define XPT_OTP_OTP_SRAM_WRITE_DATA_0_DATA_SHIFT                   0


/****************************************************************************
 * XPT_OTP :: KEYA_BADFLAG_HI
 ***************************************************************************/
/* XPT_OTP :: KEYA_BADFLAG_HI :: reserved0 [31:28] */
#define XPT_OTP_KEYA_BADFLAG_HI_reserved0_MASK                     0xf0000000
#define XPT_OTP_KEYA_BADFLAG_HI_reserved0_ALIGN                    0
#define XPT_OTP_KEYA_BADFLAG_HI_reserved0_BITS                     4
#define XPT_OTP_KEYA_BADFLAG_HI_reserved0_SHIFT                    28

/* XPT_OTP :: KEYA_BADFLAG_HI :: HASH_BAD_FLAGS [27:16] */
#define XPT_OTP_KEYA_BADFLAG_HI_HASH_BAD_FLAGS_MASK                0x0fff0000
#define XPT_OTP_KEYA_BADFLAG_HI_HASH_BAD_FLAGS_ALIGN               0
#define XPT_OTP_KEYA_BADFLAG_HI_HASH_BAD_FLAGS_BITS                12
#define XPT_OTP_KEYA_BADFLAG_HI_HASH_BAD_FLAGS_SHIFT               16

/* XPT_OTP :: KEYA_BADFLAG_HI :: BAD_FLAGS [15:00] */
#define XPT_OTP_KEYA_BADFLAG_HI_BAD_FLAGS_MASK                     0x0000ffff
#define XPT_OTP_KEYA_BADFLAG_HI_BAD_FLAGS_ALIGN                    0
#define XPT_OTP_KEYA_BADFLAG_HI_BAD_FLAGS_BITS                     16
#define XPT_OTP_KEYA_BADFLAG_HI_BAD_FLAGS_SHIFT                    0


/****************************************************************************
 * XPT_OTP :: KEYA_BADFLAG_LO
 ***************************************************************************/
/* XPT_OTP :: KEYA_BADFLAG_LO :: BAD_FLAGS [31:00] */
#define XPT_OTP_KEYA_BADFLAG_LO_BAD_FLAGS_MASK                     0xffffffff
#define XPT_OTP_KEYA_BADFLAG_LO_BAD_FLAGS_ALIGN                    0
#define XPT_OTP_KEYA_BADFLAG_LO_BAD_FLAGS_BITS                     32
#define XPT_OTP_KEYA_BADFLAG_LO_BAD_FLAGS_SHIFT                    0


/****************************************************************************
 * XPT_OTP :: RDNT_BADFLAG
 ***************************************************************************/
/* XPT_OTP :: RDNT_BADFLAG :: reserved0 [31:08] */
#define XPT_OTP_RDNT_BADFLAG_reserved0_MASK                        0xffffff00
#define XPT_OTP_RDNT_BADFLAG_reserved0_ALIGN                       0
#define XPT_OTP_RDNT_BADFLAG_reserved0_BITS                        24
#define XPT_OTP_RDNT_BADFLAG_reserved0_SHIFT                       8

/* XPT_OTP :: RDNT_BADFLAG :: OTP_HASH_FLAGS [07:04] */
#define XPT_OTP_RDNT_BADFLAG_OTP_HASH_FLAGS_MASK                   0x000000f0
#define XPT_OTP_RDNT_BADFLAG_OTP_HASH_FLAGS_ALIGN                  0
#define XPT_OTP_RDNT_BADFLAG_OTP_HASH_FLAGS_BITS                   4
#define XPT_OTP_RDNT_BADFLAG_OTP_HASH_FLAGS_SHIFT                  4

/* XPT_OTP :: RDNT_BADFLAG :: OTP_KEYA_FLAGS [03:00] */
#define XPT_OTP_RDNT_BADFLAG_OTP_KEYA_FLAGS_MASK                   0x0000000f
#define XPT_OTP_RDNT_BADFLAG_OTP_KEYA_FLAGS_ALIGN                  0
#define XPT_OTP_RDNT_BADFLAG_OTP_KEYA_FLAGS_BITS                   4
#define XPT_OTP_RDNT_BADFLAG_OTP_KEYA_FLAGS_SHIFT                  0


/****************************************************************************
 * XPT_OTP :: IF_SEL
 ***************************************************************************/
/* XPT_OTP :: IF_SEL :: reserved0 [31:02] */
#define XPT_OTP_IF_SEL_reserved0_MASK                              0xfffffffc
#define XPT_OTP_IF_SEL_reserved0_ALIGN                             0
#define XPT_OTP_IF_SEL_reserved0_BITS                              30
#define XPT_OTP_IF_SEL_reserved0_SHIFT                             2

/* XPT_OTP :: IF_SEL :: SEL [01:00] */
#define XPT_OTP_IF_SEL_SEL_MASK                                    0x00000003
#define XPT_OTP_IF_SEL_SEL_ALIGN                                   0
#define XPT_OTP_IF_SEL_SEL_BITS                                    2
#define XPT_OTP_IF_SEL_SEL_SHIFT                                   0


/****************************************************************************
 * XPT_OTP :: PROG_PATTERN
 ***************************************************************************/
/* XPT_OTP :: PROG_PATTERN :: DATA [31:00] */
#define XPT_OTP_PROG_PATTERN_DATA_MASK                             0xffffffff
#define XPT_OTP_PROG_PATTERN_DATA_ALIGN                            0
#define XPT_OTP_PROG_PATTERN_DATA_BITS                             32
#define XPT_OTP_PROG_PATTERN_DATA_SHIFT                            0


/****************************************************************************
 * XPT_OTP :: PATTERN_DBG
 ***************************************************************************/
/* XPT_OTP :: PATTERN_DBG :: DATA [31:00] */
#define XPT_OTP_PATTERN_DBG_DATA_MASK                              0xffffffff
#define XPT_OTP_PATTERN_DBG_DATA_ALIGN                             0
#define XPT_OTP_PATTERN_DBG_DATA_BITS                              32
#define XPT_OTP_PATTERN_DBG_DATA_SHIFT                             0


/****************************************************************************
 * XPT_OTP :: GLITCH
 ***************************************************************************/
/* XPT_OTP :: GLITCH :: VECT4 [31:24] */
#define XPT_OTP_GLITCH_VECT4_MASK                                  0xff000000
#define XPT_OTP_GLITCH_VECT4_ALIGN                                 0
#define XPT_OTP_GLITCH_VECT4_BITS                                  8
#define XPT_OTP_GLITCH_VECT4_SHIFT                                 24

/* XPT_OTP :: GLITCH :: VECT3 [23:16] */
#define XPT_OTP_GLITCH_VECT3_MASK                                  0x00ff0000
#define XPT_OTP_GLITCH_VECT3_ALIGN                                 0
#define XPT_OTP_GLITCH_VECT3_BITS                                  8
#define XPT_OTP_GLITCH_VECT3_SHIFT                                 16

/* XPT_OTP :: GLITCH :: VECT2 [15:08] */
#define XPT_OTP_GLITCH_VECT2_MASK                                  0x0000ff00
#define XPT_OTP_GLITCH_VECT2_ALIGN                                 0
#define XPT_OTP_GLITCH_VECT2_BITS                                  8
#define XPT_OTP_GLITCH_VECT2_SHIFT                                 8

/* XPT_OTP :: GLITCH :: VECT1 [07:00] */
#define XPT_OTP_GLITCH_VECT1_MASK                                  0x000000ff
#define XPT_OTP_GLITCH_VECT1_ALIGN                                 0
#define XPT_OTP_GLITCH_VECT1_BITS                                  8
#define XPT_OTP_GLITCH_VECT1_SHIFT                                 0


/****************************************************************************
 * XPT_OTP :: GLITCH_1
 ***************************************************************************/
/* XPT_OTP :: GLITCH_1 :: VECT4 [31:24] */
#define XPT_OTP_GLITCH_1_VECT4_MASK                                0xff000000
#define XPT_OTP_GLITCH_1_VECT4_ALIGN                               0
#define XPT_OTP_GLITCH_1_VECT4_BITS                                8
#define XPT_OTP_GLITCH_1_VECT4_SHIFT                               24

/* XPT_OTP :: GLITCH_1 :: VECT3 [23:16] */
#define XPT_OTP_GLITCH_1_VECT3_MASK                                0x00ff0000
#define XPT_OTP_GLITCH_1_VECT3_ALIGN                               0
#define XPT_OTP_GLITCH_1_VECT3_BITS                                8
#define XPT_OTP_GLITCH_1_VECT3_SHIFT                               16

/* XPT_OTP :: GLITCH_1 :: VECT2 [15:08] */
#define XPT_OTP_GLITCH_1_VECT2_MASK                                0x0000ff00
#define XPT_OTP_GLITCH_1_VECT2_ALIGN                               0
#define XPT_OTP_GLITCH_1_VECT2_BITS                                8
#define XPT_OTP_GLITCH_1_VECT2_SHIFT                               8

/* XPT_OTP :: GLITCH_1 :: VECT1 [07:00] */
#define XPT_OTP_GLITCH_1_VECT1_MASK                                0x000000ff
#define XPT_OTP_GLITCH_1_VECT1_ALIGN                               0
#define XPT_OTP_GLITCH_1_VECT1_BITS                                8
#define XPT_OTP_GLITCH_1_VECT1_SHIFT                               0


/****************************************************************************
 * XPT_OTP :: GLITCH_2
 ***************************************************************************/
/* XPT_OTP :: GLITCH_2 :: VECT4 [31:24] */
#define XPT_OTP_GLITCH_2_VECT4_MASK                                0xff000000
#define XPT_OTP_GLITCH_2_VECT4_ALIGN                               0
#define XPT_OTP_GLITCH_2_VECT4_BITS                                8
#define XPT_OTP_GLITCH_2_VECT4_SHIFT                               24

/* XPT_OTP :: GLITCH_2 :: VECT3 [23:16] */
#define XPT_OTP_GLITCH_2_VECT3_MASK                                0x00ff0000
#define XPT_OTP_GLITCH_2_VECT3_ALIGN                               0
#define XPT_OTP_GLITCH_2_VECT3_BITS                                8
#define XPT_OTP_GLITCH_2_VECT3_SHIFT                               16

/* XPT_OTP :: GLITCH_2 :: VECT2 [15:08] */
#define XPT_OTP_GLITCH_2_VECT2_MASK                                0x0000ff00
#define XPT_OTP_GLITCH_2_VECT2_ALIGN                               0
#define XPT_OTP_GLITCH_2_VECT2_BITS                                8
#define XPT_OTP_GLITCH_2_VECT2_SHIFT                               8

/* XPT_OTP :: GLITCH_2 :: VECT1 [07:00] */
#define XPT_OTP_GLITCH_2_VECT1_MASK                                0x000000ff
#define XPT_OTP_GLITCH_2_VECT1_ALIGN                               0
#define XPT_OTP_GLITCH_2_VECT1_BITS                                8
#define XPT_OTP_GLITCH_2_VECT1_SHIFT                               0


/****************************************************************************
 * XPT_OTP :: HASH_0
 ***************************************************************************/
/* XPT_OTP :: HASH_0 :: DATA [31:00] */
#define XPT_OTP_HASH_0_DATA_MASK                                   0xffffffff
#define XPT_OTP_HASH_0_DATA_ALIGN                                  0
#define XPT_OTP_HASH_0_DATA_BITS                                   32
#define XPT_OTP_HASH_0_DATA_SHIFT                                  0


/****************************************************************************
 * XPT_OTP :: HASH_1
 ***************************************************************************/
/* XPT_OTP :: HASH_1 :: DATA [31:00] */
#define XPT_OTP_HASH_1_DATA_MASK                                   0xffffffff
#define XPT_OTP_HASH_1_DATA_ALIGN                                  0
#define XPT_OTP_HASH_1_DATA_BITS                                   32
#define XPT_OTP_HASH_1_DATA_SHIFT                                  0


/****************************************************************************
 * XPT_OTP :: HASH_2
 ***************************************************************************/
/* XPT_OTP :: HASH_2 :: DATA [31:00] */
#define XPT_OTP_HASH_2_DATA_MASK                                   0xffffffff
#define XPT_OTP_HASH_2_DATA_ALIGN                                  0
#define XPT_OTP_HASH_2_DATA_BITS                                   32
#define XPT_OTP_HASH_2_DATA_SHIFT                                  0


/****************************************************************************
 * XPT_OTP :: HASH_3
 ***************************************************************************/
/* XPT_OTP :: HASH_3 :: DATA [31:00] */
#define XPT_OTP_HASH_3_DATA_MASK                                   0xffffffff
#define XPT_OTP_HASH_3_DATA_ALIGN                                  0
#define XPT_OTP_HASH_3_DATA_BITS                                   32
#define XPT_OTP_HASH_3_DATA_SHIFT                                  0


/****************************************************************************
 * XPT_OTP :: HASH_4
 ***************************************************************************/
/* XPT_OTP :: HASH_4 :: DATA [31:00] */
#define XPT_OTP_HASH_4_DATA_MASK                                   0xffffffff
#define XPT_OTP_HASH_4_DATA_ALIGN                                  0
#define XPT_OTP_HASH_4_DATA_BITS                                   32
#define XPT_OTP_HASH_4_DATA_SHIFT                                  0


/****************************************************************************
 * XPT_OTP :: PROG_DBG_SIGNALS_1
 ***************************************************************************/
/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: VSEL_0 [31:27] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_VSEL_0_MASK                     0xf8000000
#define XPT_OTP_PROG_DBG_SIGNALS_1_VSEL_0_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_1_VSEL_0_BITS                     5
#define XPT_OTP_PROG_DBG_SIGNALS_1_VSEL_0_SHIFT                    27

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: RSVD1 [26:25] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD1_MASK                      0x06000000
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD1_ALIGN                     0
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD1_BITS                      2
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD1_SHIFT                     25

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: DEBUG_MODE [24:24] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_DEBUG_MODE_MASK                 0x01000000
#define XPT_OTP_PROG_DBG_SIGNALS_1_DEBUG_MODE_ALIGN                0
#define XPT_OTP_PROG_DBG_SIGNALS_1_DEBUG_MODE_BITS                 1
#define XPT_OTP_PROG_DBG_SIGNALS_1_DEBUG_MODE_SHIFT                24

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: CONT_ON_FAIL [23:23] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_CONT_ON_FAIL_MASK               0x00800000
#define XPT_OTP_PROG_DBG_SIGNALS_1_CONT_ON_FAIL_ALIGN              0
#define XPT_OTP_PROG_DBG_SIGNALS_1_CONT_ON_FAIL_BITS               1
#define XPT_OTP_PROG_DBG_SIGNALS_1_CONT_ON_FAIL_SHIFT              23

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: PROG_IN_DEBUG [22:22] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_PROG_IN_DEBUG_MASK              0x00400000
#define XPT_OTP_PROG_DBG_SIGNALS_1_PROG_IN_DEBUG_ALIGN             0
#define XPT_OTP_PROG_DBG_SIGNALS_1_PROG_IN_DEBUG_BITS              1
#define XPT_OTP_PROG_DBG_SIGNALS_1_PROG_IN_DEBUG_SHIFT             22

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: BURST_STAT_SEL [21:21] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_BURST_STAT_SEL_MASK             0x00200000
#define XPT_OTP_PROG_DBG_SIGNALS_1_BURST_STAT_SEL_ALIGN            0
#define XPT_OTP_PROG_DBG_SIGNALS_1_BURST_STAT_SEL_BITS             1
#define XPT_OTP_PROG_DBG_SIGNALS_1_BURST_STAT_SEL_SHIFT            21

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: RSVD0 [20:17] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD0_MASK                      0x001e0000
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD0_ALIGN                     0
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD0_BITS                      4
#define XPT_OTP_PROG_DBG_SIGNALS_1_RSVD0_SHIFT                     17

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: REGC [16:14] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_REGC_MASK                       0x0001c000
#define XPT_OTP_PROG_DBG_SIGNALS_1_REGC_ALIGN                      0
#define XPT_OTP_PROG_DBG_SIGNALS_1_REGC_BITS                       3
#define XPT_OTP_PROG_DBG_SIGNALS_1_REGC_SHIFT                      14

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: CPC [13:10] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_CPC_MASK                        0x00003c00
#define XPT_OTP_PROG_DBG_SIGNALS_1_CPC_ALIGN                       0
#define XPT_OTP_PROG_DBG_SIGNALS_1_CPC_BITS                        4
#define XPT_OTP_PROG_DBG_SIGNALS_1_CPC_SHIFT                       10

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: ACCMODE [09:08] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_ACCMODE_MASK                    0x00000300
#define XPT_OTP_PROG_DBG_SIGNALS_1_ACCMODE_ALIGN                   0
#define XPT_OTP_PROG_DBG_SIGNALS_1_ACCMODE_BITS                    2
#define XPT_OTP_PROG_DBG_SIGNALS_1_ACCMODE_SHIFT                   8

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: PBYP [07:07] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_PBYP_MASK                       0x00000080
#define XPT_OTP_PROG_DBG_SIGNALS_1_PBYP_ALIGN                      0
#define XPT_OTP_PROG_DBG_SIGNALS_1_PBYP_BITS                       1
#define XPT_OTP_PROG_DBG_SIGNALS_1_PBYP_SHIFT                      7

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: SADBYP [06:06] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_SADBYP_MASK                     0x00000040
#define XPT_OTP_PROG_DBG_SIGNALS_1_SADBYP_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_1_SADBYP_BITS                     1
#define XPT_OTP_PROG_DBG_SIGNALS_1_SADBYP_SHIFT                    6

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: PCOUNT [05:02] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_PCOUNT_MASK                     0x0000003c
#define XPT_OTP_PROG_DBG_SIGNALS_1_PCOUNT_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_1_PCOUNT_BITS                     4
#define XPT_OTP_PROG_DBG_SIGNALS_1_PCOUNT_SHIFT                    2

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: QUAD_FUSE [01:01] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_QUAD_FUSE_MASK                  0x00000002
#define XPT_OTP_PROG_DBG_SIGNALS_1_QUAD_FUSE_ALIGN                 0
#define XPT_OTP_PROG_DBG_SIGNALS_1_QUAD_FUSE_BITS                  1
#define XPT_OTP_PROG_DBG_SIGNALS_1_QUAD_FUSE_SHIFT                 1

/* XPT_OTP :: PROG_DBG_SIGNALS_1 :: DOUBLE_FUSE [00:00] */
#define XPT_OTP_PROG_DBG_SIGNALS_1_DOUBLE_FUSE_MASK                0x00000001
#define XPT_OTP_PROG_DBG_SIGNALS_1_DOUBLE_FUSE_ALIGN               0
#define XPT_OTP_PROG_DBG_SIGNALS_1_DOUBLE_FUSE_BITS                1
#define XPT_OTP_PROG_DBG_SIGNALS_1_DOUBLE_FUSE_SHIFT               0


/****************************************************************************
 * XPT_OTP :: PROG_DBG_SIGNALS_2
 ***************************************************************************/
/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: RSVD1 [31:19] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD1_MASK                      0xfff80000
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD1_ALIGN                     0
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD1_BITS                      13
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD1_SHIFT                     19

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: FUSESEL [18:18] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_FUSESEL_MASK                    0x00040000
#define XPT_OTP_PROG_DBG_SIGNALS_2_FUSESEL_ALIGN                   0
#define XPT_OTP_PROG_DBG_SIGNALS_2_FUSESEL_BITS                    1
#define XPT_OTP_PROG_DBG_SIGNALS_2_FUSESEL_SHIFT                   18

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: PROG_VERIFY [17:17] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_PROG_VERIFY_MASK                0x00020000
#define XPT_OTP_PROG_DBG_SIGNALS_2_PROG_VERIFY_ALIGN               0
#define XPT_OTP_PROG_DBG_SIGNALS_2_PROG_VERIFY_BITS                1
#define XPT_OTP_PROG_DBG_SIGNALS_2_PROG_VERIFY_SHIFT               17

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: RSVD0 [16:16] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD0_MASK                      0x00010000
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD0_ALIGN                     0
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD0_BITS                      1
#define XPT_OTP_PROG_DBG_SIGNALS_2_RSVD0_SHIFT                     16

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: TESTCOL [15:15] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_TESTCOL_MASK                    0x00008000
#define XPT_OTP_PROG_DBG_SIGNALS_2_TESTCOL_ALIGN                   0
#define XPT_OTP_PROG_DBG_SIGNALS_2_TESTCOL_BITS                    1
#define XPT_OTP_PROG_DBG_SIGNALS_2_TESTCOL_SHIFT                   15

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: DOUBLE_WD [14:14] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_DOUBLE_WD_MASK                  0x00004000
#define XPT_OTP_PROG_DBG_SIGNALS_2_DOUBLE_WD_ALIGN                 0
#define XPT_OTP_PROG_DBG_SIGNALS_2_DOUBLE_WD_BITS                  1
#define XPT_OTP_PROG_DBG_SIGNALS_2_DOUBLE_WD_SHIFT                 14

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: READ4X [13:13] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ4X_MASK                     0x00002000
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ4X_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ4X_BITS                     1
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ4X_SHIFT                    13

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: READ2X [12:12] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ2X_MASK                     0x00001000
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ2X_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ2X_BITS                     1
#define XPT_OTP_PROG_DBG_SIGNALS_2_READ2X_SHIFT                    12

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: TM [11:03] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_TM_MASK                         0x00000ff8
#define XPT_OTP_PROG_DBG_SIGNALS_2_TM_ALIGN                        0
#define XPT_OTP_PROG_DBG_SIGNALS_2_TM_BITS                         9
#define XPT_OTP_PROG_DBG_SIGNALS_2_TM_SHIFT                        3

/* XPT_OTP :: PROG_DBG_SIGNALS_2 :: VSEL_1 [02:00] */
#define XPT_OTP_PROG_DBG_SIGNALS_2_VSEL_1_MASK                     0x00000007
#define XPT_OTP_PROG_DBG_SIGNALS_2_VSEL_1_ALIGN                    0
#define XPT_OTP_PROG_DBG_SIGNALS_2_VSEL_1_BITS                     3
#define XPT_OTP_PROG_DBG_SIGNALS_2_VSEL_1_SHIFT                    0


/****************************************************************************
 * XPT_OTP :: OTP_RD_DATA
 ***************************************************************************/
/* XPT_OTP :: OTP_RD_DATA :: reserved0 [31:31] */
#define XPT_OTP_OTP_RD_DATA_reserved0_MASK                         0x80000000
#define XPT_OTP_OTP_RD_DATA_reserved0_ALIGN                        0
#define XPT_OTP_OTP_RD_DATA_reserved0_BITS                         1
#define XPT_OTP_OTP_RD_DATA_reserved0_SHIFT                        31

/* XPT_OTP :: OTP_RD_DATA :: DATA [30:00] */
#define XPT_OTP_OTP_RD_DATA_DATA_MASK                              0x7fffffff
#define XPT_OTP_OTP_RD_DATA_DATA_ALIGN                             0
#define XPT_OTP_OTP_RD_DATA_DATA_BITS                              31
#define XPT_OTP_OTP_RD_DATA_DATA_SHIFT                             0


/****************************************************************************
 * XPT_OTP :: WRP_STATUS
 ***************************************************************************/
/* XPT_OTP :: WRP_STATUS :: reserved0 [31:16] */
#define XPT_OTP_WRP_STATUS_reserved0_MASK                          0xffff0000
#define XPT_OTP_WRP_STATUS_reserved0_ALIGN                         0
#define XPT_OTP_WRP_STATUS_reserved0_BITS                          16
#define XPT_OTP_WRP_STATUS_reserved0_SHIFT                         16

/* XPT_OTP :: WRP_STATUS :: DATA [15:00] */
#define XPT_OTP_WRP_STATUS_DATA_MASK                               0x0000ffff
#define XPT_OTP_WRP_STATUS_DATA_ALIGN                              0
#define XPT_OTP_WRP_STATUS_DATA_BITS                               16
#define XPT_OTP_WRP_STATUS_DATA_SHIFT                              0


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_XPT_MMSCRAM
 ***************************************************************************/
/****************************************************************************
 * XPT_MMSCRAM :: SECURITY_CTRL
 ***************************************************************************/
/* XPT_MMSCRAM :: SECURITY_CTRL :: reserved0 [31:02] */
#define XPT_MMSCRAM_SECURITY_CTRL_reserved0_MASK                   0xfffffffc
#define XPT_MMSCRAM_SECURITY_CTRL_reserved0_ALIGN                  0
#define XPT_MMSCRAM_SECURITY_CTRL_reserved0_BITS                   30
#define XPT_MMSCRAM_SECURITY_CTRL_reserved0_SHIFT                  2

/* XPT_MMSCRAM :: SECURITY_CTRL :: DTV_MSC_AUX_PACKET_BYPASS_EN [01:01] */
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_MSC_AUX_PACKET_BYPASS_EN_MASK 0x00000002
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_MSC_AUX_PACKET_BYPASS_EN_ALIGN 0
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_MSC_AUX_PACKET_BYPASS_EN_BITS 1
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_MSC_AUX_PACKET_BYPASS_EN_SHIFT 1

/* XPT_MMSCRAM :: SECURITY_CTRL :: DTV_PACKET_EN [00:00] */
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_PACKET_EN_MASK               0x00000001
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_PACKET_EN_ALIGN              0
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_PACKET_EN_BITS               1
#define XPT_MMSCRAM_SECURITY_CTRL_DTV_PACKET_EN_SHIFT              0


/****************************************************************************
 * XPT_MMSCRAM :: DTV_MSC_CTRL
 ***************************************************************************/
/* XPT_MMSCRAM :: DTV_MSC_CTRL :: DTV_MSC1 [31:24] */
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC1_MASK                     0xff000000
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC1_ALIGN                    0
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC1_BITS                     8
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC1_SHIFT                    24

/* XPT_MMSCRAM :: DTV_MSC_CTRL :: MPEG_MSC1 [23:16] */
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC1_MASK                    0x00ff0000
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC1_ALIGN                   0
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC1_BITS                    8
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC1_SHIFT                   16

/* XPT_MMSCRAM :: DTV_MSC_CTRL :: DTV_MSC0 [15:08] */
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC0_MASK                     0x0000ff00
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC0_ALIGN                    0
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC0_BITS                     8
#define XPT_MMSCRAM_DTV_MSC_CTRL_DTV_MSC0_SHIFT                    8

/* XPT_MMSCRAM :: DTV_MSC_CTRL :: MPEG_MSC0 [07:00] */
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC0_MASK                    0x000000ff
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC0_ALIGN                   0
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC0_BITS                    8
#define XPT_MMSCRAM_DTV_MSC_CTRL_MPEG_MSC0_SHIFT                   0


/****************************************************************************
 * XPT_MMSCRAM :: ENDIAN_SWAP
 ***************************************************************************/
/* XPT_MMSCRAM :: ENDIAN_SWAP :: reserved0 [31:03] */
#define XPT_MMSCRAM_ENDIAN_SWAP_reserved0_MASK                     0xfffffff8
#define XPT_MMSCRAM_ENDIAN_SWAP_reserved0_ALIGN                    0
#define XPT_MMSCRAM_ENDIAN_SWAP_reserved0_BITS                     29
#define XPT_MMSCRAM_ENDIAN_SWAP_reserved0_SHIFT                    3

/* XPT_MMSCRAM :: ENDIAN_SWAP :: CBCMAC_KEY_SWAP_EN [02:02] */
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_KEY_SWAP_EN_MASK            0x00000004
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_KEY_SWAP_EN_ALIGN           0
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_KEY_SWAP_EN_BITS            1
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_KEY_SWAP_EN_SHIFT           2

/* XPT_MMSCRAM :: ENDIAN_SWAP :: CBCMAC_DATA_OUT_SWAP_EN [01:01] */
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_OUT_SWAP_EN_MASK       0x00000002
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_OUT_SWAP_EN_ALIGN      0
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_OUT_SWAP_EN_BITS       1
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_OUT_SWAP_EN_SHIFT      1

/* XPT_MMSCRAM :: ENDIAN_SWAP :: CBCMAC_DATA_IN_SWAP_EN [00:00] */
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_IN_SWAP_EN_MASK        0x00000001
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_IN_SWAP_EN_ALIGN       0
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_IN_SWAP_EN_BITS        1
#define XPT_MMSCRAM_ENDIAN_SWAP_CBCMAC_DATA_IN_SWAP_EN_SHIFT       0


/****************************************************************************
 * XPT_MMSCRAM :: MMSCRAM_ERROR
 ***************************************************************************/
/* XPT_MMSCRAM :: MMSCRAM_ERROR :: reserved0 [31:02] */
#define XPT_MMSCRAM_MMSCRAM_ERROR_reserved0_MASK                   0xfffffffc
#define XPT_MMSCRAM_MMSCRAM_ERROR_reserved0_ALIGN                  0
#define XPT_MMSCRAM_MMSCRAM_ERROR_reserved0_BITS                   30
#define XPT_MMSCRAM_MMSCRAM_ERROR_reserved0_SHIFT                  2

/* XPT_MMSCRAM :: MMSCRAM_ERROR :: MMSCRAM_KEY_ERR [01:01] */
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_KEY_ERR_MASK             0x00000002
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_KEY_ERR_ALIGN            0
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_KEY_ERR_BITS             1
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_KEY_ERR_SHIFT            1

/* XPT_MMSCRAM :: MMSCRAM_ERROR :: MMSCRAM_MODE_ERR [00:00] */
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_MODE_ERR_MASK            0x00000001
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_MODE_ERR_ALIGN           0
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_MODE_ERR_BITS            1
#define XPT_MMSCRAM_MMSCRAM_ERROR_MMSCRAM_MODE_ERR_SHIFT           0


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_MEM_DMA
 ***************************************************************************/
/****************************************************************************
 * MEM_DMA :: REVISION
 ***************************************************************************/
/* MEM_DMA :: REVISION :: reserved0 [31:16] */
#define MEM_DMA_REVISION_reserved0_MASK                            0xffff0000
#define MEM_DMA_REVISION_reserved0_ALIGN                           0
#define MEM_DMA_REVISION_reserved0_BITS                            16
#define MEM_DMA_REVISION_reserved0_SHIFT                           16

/* MEM_DMA :: REVISION :: MAJOR [15:08] */
#define MEM_DMA_REVISION_MAJOR_MASK                                0x0000ff00
#define MEM_DMA_REVISION_MAJOR_ALIGN                               0
#define MEM_DMA_REVISION_MAJOR_BITS                                8
#define MEM_DMA_REVISION_MAJOR_SHIFT                               8

/* MEM_DMA :: REVISION :: MINOR [07:00] */
#define MEM_DMA_REVISION_MINOR_MASK                                0x000000ff
#define MEM_DMA_REVISION_MINOR_ALIGN                               0
#define MEM_DMA_REVISION_MINOR_BITS                                8
#define MEM_DMA_REVISION_MINOR_SHIFT                               0


/****************************************************************************
 * MEM_DMA :: FIRST_DESC
 ***************************************************************************/
/* MEM_DMA :: FIRST_DESC :: ADDR [31:00] */
#define MEM_DMA_FIRST_DESC_ADDR_MASK                               0xffffffff
#define MEM_DMA_FIRST_DESC_ADDR_ALIGN                              0
#define MEM_DMA_FIRST_DESC_ADDR_BITS                               32
#define MEM_DMA_FIRST_DESC_ADDR_SHIFT                              0


/****************************************************************************
 * MEM_DMA :: CTRL
 ***************************************************************************/
/* MEM_DMA :: CTRL :: reserved0 [31:01] */
#define MEM_DMA_CTRL_reserved0_MASK                                0xfffffffe
#define MEM_DMA_CTRL_reserved0_ALIGN                               0
#define MEM_DMA_CTRL_reserved0_BITS                                31
#define MEM_DMA_CTRL_reserved0_SHIFT                               1

/* MEM_DMA :: CTRL :: RUN [00:00] */
#define MEM_DMA_CTRL_RUN_MASK                                      0x00000001
#define MEM_DMA_CTRL_RUN_ALIGN                                     0
#define MEM_DMA_CTRL_RUN_BITS                                      1
#define MEM_DMA_CTRL_RUN_SHIFT                                     0


/****************************************************************************
 * MEM_DMA :: WAKE_CTRL
 ***************************************************************************/
/* MEM_DMA :: WAKE_CTRL :: reserved0 [31:02] */
#define MEM_DMA_WAKE_CTRL_reserved0_MASK                           0xfffffffc
#define MEM_DMA_WAKE_CTRL_reserved0_ALIGN                          0
#define MEM_DMA_WAKE_CTRL_reserved0_BITS                           30
#define MEM_DMA_WAKE_CTRL_reserved0_SHIFT                          2

/* MEM_DMA :: WAKE_CTRL :: WAKE_MODE [01:01] */
#define MEM_DMA_WAKE_CTRL_WAKE_MODE_MASK                           0x00000002
#define MEM_DMA_WAKE_CTRL_WAKE_MODE_ALIGN                          0
#define MEM_DMA_WAKE_CTRL_WAKE_MODE_BITS                           1
#define MEM_DMA_WAKE_CTRL_WAKE_MODE_SHIFT                          1

/* MEM_DMA :: WAKE_CTRL :: WAKE [00:00] */
#define MEM_DMA_WAKE_CTRL_WAKE_MASK                                0x00000001
#define MEM_DMA_WAKE_CTRL_WAKE_ALIGN                               0
#define MEM_DMA_WAKE_CTRL_WAKE_BITS                                1
#define MEM_DMA_WAKE_CTRL_WAKE_SHIFT                               0


/****************************************************************************
 * MEM_DMA :: STATUS
 ***************************************************************************/
/* MEM_DMA :: STATUS :: reserved0 [31:02] */
#define MEM_DMA_STATUS_reserved0_MASK                              0xfffffffc
#define MEM_DMA_STATUS_reserved0_ALIGN                             0
#define MEM_DMA_STATUS_reserved0_BITS                              30
#define MEM_DMA_STATUS_reserved0_SHIFT                             2

/* MEM_DMA :: STATUS :: DMA_STATUS [01:00] */
#define MEM_DMA_STATUS_DMA_STATUS_MASK                             0x00000003
#define MEM_DMA_STATUS_DMA_STATUS_ALIGN                            0
#define MEM_DMA_STATUS_DMA_STATUS_BITS                             2
#define MEM_DMA_STATUS_DMA_STATUS_SHIFT                            0
#define MEM_DMA_STATUS_DMA_STATUS_Idle                             0
#define MEM_DMA_STATUS_DMA_STATUS_Busy                             1
#define MEM_DMA_STATUS_DMA_STATUS_Sleep                            2
#define MEM_DMA_STATUS_DMA_STATUS_Reserved                         3


/****************************************************************************
 * MEM_DMA :: CUR_DESC
 ***************************************************************************/
/* MEM_DMA :: CUR_DESC :: ADDR [31:00] */
#define MEM_DMA_CUR_DESC_ADDR_MASK                                 0xffffffff
#define MEM_DMA_CUR_DESC_ADDR_ALIGN                                0
#define MEM_DMA_CUR_DESC_ADDR_BITS                                 32
#define MEM_DMA_CUR_DESC_ADDR_SHIFT                                0


/****************************************************************************
 * MEM_DMA :: CUR_BYTE
 ***************************************************************************/
/* MEM_DMA :: CUR_BYTE :: reserved0 [31:25] */
#define MEM_DMA_CUR_BYTE_reserved0_MASK                            0xfe000000
#define MEM_DMA_CUR_BYTE_reserved0_ALIGN                           0
#define MEM_DMA_CUR_BYTE_reserved0_BITS                            7
#define MEM_DMA_CUR_BYTE_reserved0_SHIFT                           25

/* MEM_DMA :: CUR_BYTE :: COUNT [24:00] */
#define MEM_DMA_CUR_BYTE_COUNT_MASK                                0x01ffffff
#define MEM_DMA_CUR_BYTE_COUNT_ALIGN                               0
#define MEM_DMA_CUR_BYTE_COUNT_BITS                                25
#define MEM_DMA_CUR_BYTE_COUNT_SHIFT                               0


/****************************************************************************
 * MEM_DMA :: SCRATCH
 ***************************************************************************/
/* MEM_DMA :: SCRATCH :: SCRATCH_BIT [31:00] */
#define MEM_DMA_SCRATCH_SCRATCH_BIT_MASK                           0xffffffff
#define MEM_DMA_SCRATCH_SCRATCH_BIT_ALIGN                          0
#define MEM_DMA_SCRATCH_SCRATCH_BIT_BITS                           32
#define MEM_DMA_SCRATCH_SCRATCH_BIT_SHIFT                          0


/****************************************************************************
 * BCM35230_XPT_SECTOP_35130_MEM_DMA_SECURE
 ***************************************************************************/
/****************************************************************************
 * MEM_DMA_SECURE :: RSV_S
 ***************************************************************************/
/* MEM_DMA_SECURE :: RSV_S :: reserved0 [31:00] */
#define MEM_DMA_SECURE_RSV_S_reserved0_MASK                        0xffffffff
#define MEM_DMA_SECURE_RSV_S_reserved0_ALIGN                       0
#define MEM_DMA_SECURE_RSV_S_reserved0_BITS                        32
#define MEM_DMA_SECURE_RSV_S_reserved0_SHIFT                       0


/****************************************************************************
 * MEM_DMA_SECURE :: RSV_E
 ***************************************************************************/
/* MEM_DMA_SECURE :: RSV_E :: reserved0 [31:00] */
#define MEM_DMA_SECURE_RSV_E_reserved0_MASK                        0xffffffff
#define MEM_DMA_SECURE_RSV_E_reserved0_ALIGN                       0
#define MEM_DMA_SECURE_RSV_E_reserved0_BITS                        32
#define MEM_DMA_SECURE_RSV_E_reserved0_SHIFT                       0


/****************************************************************************
 * Datatype Definitions.
 ***************************************************************************/
/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD0
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD0 :: READ_ADDR [31:00] */
#define MEM_DMA_DESC_WORD0_READ_ADDR_MASK                          0xffffffff
#define MEM_DMA_DESC_WORD0_READ_ADDR_ALIGN                         0
#define MEM_DMA_DESC_WORD0_READ_ADDR_BITS                          32
#define MEM_DMA_DESC_WORD0_READ_ADDR_SHIFT                         0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD1
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD1 :: WRITE_ADDR [31:00] */
#define MEM_DMA_DESC_WORD1_WRITE_ADDR_MASK                         0xffffffff
#define MEM_DMA_DESC_WORD1_WRITE_ADDR_ALIGN                        0
#define MEM_DMA_DESC_WORD1_WRITE_ADDR_BITS                         32
#define MEM_DMA_DESC_WORD1_WRITE_ADDR_SHIFT                        0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD2
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD2 :: INTR_ENABLE [31:31] */
#define MEM_DMA_DESC_WORD2_INTR_ENABLE_MASK                        0x80000000
#define MEM_DMA_DESC_WORD2_INTR_ENABLE_ALIGN                       0
#define MEM_DMA_DESC_WORD2_INTR_ENABLE_BITS                        1
#define MEM_DMA_DESC_WORD2_INTR_ENABLE_SHIFT                       31

/* MEM_DMA :: DESC_WORD2 :: LAST [30:30] */
#define MEM_DMA_DESC_WORD2_LAST_MASK                               0x40000000
#define MEM_DMA_DESC_WORD2_LAST_ALIGN                              0
#define MEM_DMA_DESC_WORD2_LAST_BITS                               1
#define MEM_DMA_DESC_WORD2_LAST_SHIFT                              30

/* MEM_DMA :: DESC_WORD2 :: AUTO_APPEND [29:29] */
#define MEM_DMA_DESC_WORD2_AUTO_APPEND_MASK                        0x20000000
#define MEM_DMA_DESC_WORD2_AUTO_APPEND_ALIGN                       0
#define MEM_DMA_DESC_WORD2_AUTO_APPEND_BITS                        1
#define MEM_DMA_DESC_WORD2_AUTO_APPEND_SHIFT                       29

/* MEM_DMA :: DESC_WORD2 :: reserved0 [28:25] */
#define MEM_DMA_DESC_WORD2_reserved0_MASK                          0x1e000000
#define MEM_DMA_DESC_WORD2_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD2_reserved0_BITS                          4
#define MEM_DMA_DESC_WORD2_reserved0_SHIFT                         25

/* MEM_DMA :: DESC_WORD2 :: TRANSFER_SIZE [24:00] */
#define MEM_DMA_DESC_WORD2_TRANSFER_SIZE_MASK                      0x01ffffff
#define MEM_DMA_DESC_WORD2_TRANSFER_SIZE_ALIGN                     0
#define MEM_DMA_DESC_WORD2_TRANSFER_SIZE_BITS                      25
#define MEM_DMA_DESC_WORD2_TRANSFER_SIZE_SHIFT                     0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD3
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD3 :: NEXT_DESC_ADDR [31:05] */
#define MEM_DMA_DESC_WORD3_NEXT_DESC_ADDR_MASK                     0xffffffe0
#define MEM_DMA_DESC_WORD3_NEXT_DESC_ADDR_ALIGN                    0
#define MEM_DMA_DESC_WORD3_NEXT_DESC_ADDR_BITS                     27
#define MEM_DMA_DESC_WORD3_NEXT_DESC_ADDR_SHIFT                    5

/* MEM_DMA :: DESC_WORD3 :: reserved0 [04:03] */
#define MEM_DMA_DESC_WORD3_reserved0_MASK                          0x00000018
#define MEM_DMA_DESC_WORD3_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD3_reserved0_BITS                          2
#define MEM_DMA_DESC_WORD3_reserved0_SHIFT                         3

/* MEM_DMA :: DESC_WORD3 :: READ_ENDIAN_MODE [02:02] */
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_MASK                   0x00000004
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_ALIGN                  0
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_BITS                   1
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_SHIFT                  2
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_BIG_ENDIAN             0
#define MEM_DMA_DESC_WORD3_READ_ENDIAN_MODE_LITTLE_ENDIAN          1

/* MEM_DMA :: DESC_WORD3 :: WRITE_ENDIAN_XLATE_MODE [01:00] */
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_MASK            0x00000003
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_ALIGN           0
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_BITS            2
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_SHIFT           0
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_WORD_ALIGNED    0
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_HALF_WORD_ALIGNED 1
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_BYTE_ALIGNED    2
#define MEM_DMA_DESC_WORD3_WRITE_ENDIAN_XLATE_MODE_reserved        3


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD4
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD4 :: reserved0 [31:16] */
#define MEM_DMA_DESC_WORD4_reserved0_MASK                          0xffff0000
#define MEM_DMA_DESC_WORD4_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD4_reserved0_BITS                          16
#define MEM_DMA_DESC_WORD4_reserved0_SHIFT                         16

/* MEM_DMA :: DESC_WORD4 :: SCRAM_CTRL_RSV [15:14] */
#define MEM_DMA_DESC_WORD4_SCRAM_CTRL_RSV_MASK                     0x0000c000
#define MEM_DMA_DESC_WORD4_SCRAM_CTRL_RSV_ALIGN                    0
#define MEM_DMA_DESC_WORD4_SCRAM_CTRL_RSV_BITS                     2
#define MEM_DMA_DESC_WORD4_SCRAM_CTRL_RSV_SHIFT                    14

/* MEM_DMA :: DESC_WORD4 :: SG_SCRAM_END [13:13] */
#define MEM_DMA_DESC_WORD4_SG_SCRAM_END_MASK                       0x00002000
#define MEM_DMA_DESC_WORD4_SG_SCRAM_END_ALIGN                      0
#define MEM_DMA_DESC_WORD4_SG_SCRAM_END_BITS                       1
#define MEM_DMA_DESC_WORD4_SG_SCRAM_END_SHIFT                      13

/* MEM_DMA :: DESC_WORD4 :: SG_SCRAM_START [12:12] */
#define MEM_DMA_DESC_WORD4_SG_SCRAM_START_MASK                     0x00001000
#define MEM_DMA_DESC_WORD4_SG_SCRAM_START_ALIGN                    0
#define MEM_DMA_DESC_WORD4_SG_SCRAM_START_BITS                     1
#define MEM_DMA_DESC_WORD4_SG_SCRAM_START_SHIFT                    12

/* MEM_DMA :: DESC_WORD4 :: SG_ENABLE [11:11] */
#define MEM_DMA_DESC_WORD4_SG_ENABLE_MASK                          0x00000800
#define MEM_DMA_DESC_WORD4_SG_ENABLE_ALIGN                         0
#define MEM_DMA_DESC_WORD4_SG_ENABLE_BITS                          1
#define MEM_DMA_DESC_WORD4_SG_ENABLE_SHIFT                         11

/* MEM_DMA :: DESC_WORD4 :: ENC_DEC_INIT [10:10] */
#define MEM_DMA_DESC_WORD4_ENC_DEC_INIT_MASK                       0x00000400
#define MEM_DMA_DESC_WORD4_ENC_DEC_INIT_ALIGN                      0
#define MEM_DMA_DESC_WORD4_ENC_DEC_INIT_BITS                       1
#define MEM_DMA_DESC_WORD4_ENC_DEC_INIT_SHIFT                      10

/* MEM_DMA :: DESC_WORD4 :: MODE_SEL [09:08] */
#define MEM_DMA_DESC_WORD4_MODE_SEL_MASK                           0x00000300
#define MEM_DMA_DESC_WORD4_MODE_SEL_ALIGN                          0
#define MEM_DMA_DESC_WORD4_MODE_SEL_BITS                           2
#define MEM_DMA_DESC_WORD4_MODE_SEL_SHIFT                          8

/* MEM_DMA :: DESC_WORD4 :: KEY_SELECT [07:00] */
#define MEM_DMA_DESC_WORD4_KEY_SELECT_MASK                         0x000000ff
#define MEM_DMA_DESC_WORD4_KEY_SELECT_ALIGN                        0
#define MEM_DMA_DESC_WORD4_KEY_SELECT_BITS                         8
#define MEM_DMA_DESC_WORD4_KEY_SELECT_SHIFT                        0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD5
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD5 :: reserved0 [31:00] */
#define MEM_DMA_DESC_WORD5_reserved0_MASK                          0xffffffff
#define MEM_DMA_DESC_WORD5_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD5_reserved0_BITS                          32
#define MEM_DMA_DESC_WORD5_reserved0_SHIFT                         0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD6
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD6 :: reserved0 [31:00] */
#define MEM_DMA_DESC_WORD6_reserved0_MASK                          0xffffffff
#define MEM_DMA_DESC_WORD6_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD6_reserved0_BITS                          32
#define MEM_DMA_DESC_WORD6_reserved0_SHIFT                         0


/****************************************************************************
 * Datatype: MEM_DMA :: DESC_WORD7
 ***************************************************************************/
/* MEM_DMA :: DESC_WORD7 :: reserved0 [31:00] */
#define MEM_DMA_DESC_WORD7_reserved0_MASK                          0xffffffff
#define MEM_DMA_DESC_WORD7_reserved0_ALIGN                         0
#define MEM_DMA_DESC_WORD7_reserved0_BITS                          32
#define MEM_DMA_DESC_WORD7_reserved0_SHIFT                         0


#endif /* #ifndef CHIP_SECURE_35230_H__ */

/* End of File */

