{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488837330703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488837330708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 16:55:30 2017 " "Processing started: Mon Mar 06 16:55:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488837330708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488837330708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDdisplayTest -c LCDdisplayTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDdisplayTest -c LCDdisplayTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488837330708 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488837331482 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "LCDdisplayTest.v(355) " "Verilog HDL error at LCDdisplayTest.v(355): constant value overflow" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 355 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1488837331556 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDdisplayTest.v(130) " "Verilog HDL information at LCDdisplayTest.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488837331557 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDdisplayTest.v(448) " "Verilog HDL information at LCDdisplayTest.v(448): always construct contains both blocking and non-blocking assignments" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 448 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488837331557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplaytest.v 2 2 " "Found 2 design units, including 2 entities, in source file lcddisplaytest.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdisplayTest " "Found entity 1: LCDdisplayTest" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488837331559 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_8bit " "Found entity 2: ALU_8bit" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488837331559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488837331559 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_8bit.v " "Can't analyze file -- file ALU_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1488837331595 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "lcd_data packed LCDdisplayTest.v(29) " "Verilog HDL Port Declaration warning at LCDdisplayTest.v(29): data type declaration for \"lcd_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 29 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1488837331595 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lcd_data LCDdisplayTest.v(16) " "HDL info at LCDdisplayTest.v(16): see declaration for object \"lcd_data\"" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488837331599 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "state packed LCDdisplayTest.v(431) " "Verilog HDL Port Declaration warning at LCDdisplayTest.v(431): data type declaration for \"state\" declares packed dimensions but the port declaration declaration does not" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 431 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1488837331600 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "state LCDdisplayTest.v(425) " "HDL info at LCDdisplayTest.v(425): see declaration for object \"state\"" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 425 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488837331600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDdisplayTest " "Elaborating entity \"LCDdisplayTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488837332131 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "datacheck LCDdisplayTest.v(66) " "Verilog HDL warning at LCDdisplayTest.v(66): initial value for variable datacheck should be constant" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 66 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1488837332133 "|LCDdisplayTest"}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "overflow LCDdisplayTest.v(124) " "Verilog HDL Port Connection error at LCDdisplayTest.v(124): output or inout port \"overflow\" must be connected to a structural net expression" {  } { { "LCDdisplayTest.v" "" { Text "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 124 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1488837332162 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1488837332163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/output_files/LCDdisplayTest.map.smsg " "Generated suppressed messages file E:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/output_files/LCDdisplayTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488837332355 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488837332844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 06 16:55:32 2017 " "Processing ended: Mon Mar 06 16:55:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488837332844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488837332844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488837332844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488837332844 ""}
