DSCH Ver 3.0
VERSION 30/12/2004 10:00:33
BB(-34,-100,160,5)
SYM  #VsmAccumulatorB
BB(40,-75,80,5)
TITLE 50 -77  #VsmAccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(45,-70,30,70,r)
VIS 5
PIN(40,-45,0.000,0.000)ClearB
PIN(40,-55,0.000,0.000)LatchB
PIN(40,-5,0.000,0.000)B0
PIN(40,-15,0.000,0.000)B1
PIN(40,-25,0.000,0.000)B2
PIN(40,-35,0.000,0.000)B3
PIN(40,-65,0.000,0.000)MainClock
PIN(80,-65,0.060,0.140)AluB3
PIN(80,-35,0.060,0.140)AluB0
PIN(80,-45,0.060,0.140)AluB1
PIN(80,-55,0.060,0.140)AluB2
LIG(40,-45,45,-45)
LIG(40,-55,45,-55)
LIG(40,-5,45,-5)
LIG(40,-15,45,-15)
LIG(40,-25,45,-25)
LIG(40,-35,45,-35)
LIG(40,-65,45,-65)
LIG(75,-65,80,-65)
LIG(75,-35,80,-35)
LIG(75,-45,80,-45)
LIG(75,-55,80,-55)
LIG(45,-70,45,0)
LIG(45,-70,75,-70)
LIG(75,-70,75,0)
LIG(75,0,45,0)
VLG module VsmAccumulatorB( ClearB,LatchB,B0,B1,B2,B3,MainClock,AluB3,
VLG  AluB0,AluB1,AluB2);
VLG  input ClearB,LatchB,B0,B1,B2,B3,MainClock;
VLG  output AluB3,AluB0,AluB1,AluB2;
VLG  not #(31) inv(w2,ClearB);
VLG  dreg #(12) dreg5(AluB0,w7,B0,w2,w5);
VLG  dreg #(12) dreg6(AluB3,w9,B3,w2,w5);
VLG  dreg #(12) dreg7(AluB2,w14,B2,w2,w5);
VLG  dreg #(12) dreg8(AluB1,w16,B1,w2,w5);
VLG  and #(37) and2(w5,MainClock,LatchB);
VLG endmodule
FSYM
SYM  #Kbd
BB(-25,-40,25,0)
TITLE -25 -6  #B
MODEL 85
PROP                                                                                                                                    
REC(-25,-40,40,40,r)
VIS 6
PIN(25,-5,0.000,0.000)B0
PIN(25,-15,0.000,0.000)B1
PIN(25,-25,0.000,0.000)B2
PIN(25,-35,0.000,0.000)B3
LIG(15,-40,15,0)
LIG(-25,-40,15,-40)
LIG(-25,-40,-25,0)
LIG(9,-35,9,-32)
LIG(-25,-20,15,-20)
LIG(-5,-40,-5,0)
LIG(-15,0,-15,-40)
LIG(-25,-30,15,-30)
LIG(5,-40,5,0)
LIG(-25,-10,15,-10)
LIG(15,-5,25,-5)
LIG(25,-15,15,-15)
LIG(15,-25,25,-25)
LIG(25,-35,15,-35)
LIG(-21,-2,-21,-8)
LIG(-21,-8,-19,-8)
LIG(-19,-8,-19,-2)
LIG(-19,-2,-21,-2)
LIG(-9,-2,-9,-8)
LIG(-1,-8,1,-8)
LIG(1,-8,1,-6)
LIG(1,-6,-1,-6)
LIG(-1,-6,-1,-2)
LIG(-1,-2,1,-2)
LIG(9,-2,11,-2)
LIG(11,-8,9,-8)
LIG(11,-8,11,-2)
LIG(9,-6,11,-6)
LIG(-21,-18,-21,-14)
LIG(-21,-14,-19,-14)
LIG(-19,-18,-19,-12)
LIG(-9,-18,-11,-18)
LIG(-11,-18,-11,-16)
LIG(-11,-16,-9,-16)
LIG(-9,-16,-9,-12)
LIG(-9,-12,-11,-12)
LIG(-1,-18,-1,-12)
LIG(-1,-12,1,-12)
LIG(1,-12,1,-16)
LIG(1,-16,-1,-16)
LIG(9,-18,11,-18)
LIG(11,-18,11,-12)
LIG(-21,-28,-21,-22)
LIG(-21,-28,-19,-28)
LIG(-19,-28,-19,-22)
LIG(-19,-22,-21,-22)
LIG(-21,-26,-19,-26)
LIG(9,-35,11,-35)
LIG(-25,0,15,0)
LIG(-11,-28,-9,-28)
LIG(9,-38,9,-35)
LIG(-2,-32,-2,-35)
LIG(-2,-38,1,-38)
LIG(-11,-38,-11,-32)
LIG(-22,-32,-22,-38)
LIG(-22,-38,-19,-38)
LIG(8,-28,11,-28)
LIG(11,-28,12,-27)
LIG(12,-27,11,-26)
LIG(8,-26,11,-26)
LIG(8,-22,8,-26)
LIG(-11,-26,-9,-26)
LIG(-22,-32,-19,-32)
LIG(-11,-28,-11,-26)
LIG(-9,-26,-9,-22)
LIG(-9,-28,-9,-26)
LIG(-9,-22,-11,-22)
LIG(-2,-32,1,-32)
LIG(-2,-22,0,-28)
LIG(0,-28,2,-22)
LIG(8,-26,8,-28)
LIG(11,-26,12,-25)
LIG(9,-38,12,-38)
LIG(12,-25,12,-23)
LIG(-2,-24,2,-24)
LIG(-8,-33,-9,-32)
LIG(12,-23,11,-22)
LIG(-2,-35,-2,-38)
LIG(-2,-35,0,-35)
LIG(-8,-37,-8,-33)
LIG(-9,-38,-8,-37)
LIG(-12,-32,-11,-32)
LIG(-12,-38,-11,-38)
LIG(8,-22,11,-22)
LIG(-11,-38,-9,-38)
LIG(-11,-32,-9,-32)
FSYM
SYM  #digit1
BB(135,-100,160,-65)
TITLE 135 -79  #digit1
MODEL 89
PROP                                                                                                                                    
REC(140,-95,15,21,r)
VIS 2
PIN(140,-65,0.000,0.000)digit11
PIN(145,-65,0.000,0.000)digit12
PIN(150,-65,0.000,0.000)digit13
PIN(155,-65,0.000,0.000)digit14
LIG(135,-100,135,-70)
LIG(160,-100,135,-100)
LIG(160,-70,160,-100)
LIG(135,-70,160,-70)
LIG(140,-70,140,-65)
LIG(145,-70,145,-65)
LIG(150,-70,150,-65)
LIG(155,-70,155,-65)
FSYM
SYM  #button
BB(-34,-69,-25,-61)
TITLE -30 -65  #Clock
MODEL 59
PROP                                                                                                                                   
REC(-33,-68,6,6,r)
VIS 1
PIN(-25,-65,0.000,0.000)Clock
LIG(-26,-65,-25,-65)
LIG(-34,-61,-34,-69)
LIG(-26,-61,-34,-61)
LIG(-26,-69,-26,-61)
LIG(-34,-69,-26,-69)
LIG(-33,-62,-33,-68)
LIG(-27,-62,-33,-62)
LIG(-27,-68,-27,-62)
LIG(-33,-68,-27,-68)
FSYM
SYM  #button1
BB(-34,-59,-25,-51)
TITLE -30 -55  #button1
MODEL 59
PROP                                                                                                                                    
REC(-33,-58,6,6,r)
VIS 1
PIN(-25,-55,0.000,0.000)LatchB
LIG(-26,-55,-25,-55)
LIG(-34,-51,-34,-59)
LIG(-26,-51,-34,-51)
LIG(-26,-59,-26,-51)
LIG(-34,-59,-26,-59)
LIG(-33,-52,-33,-58)
LIG(-27,-52,-33,-52)
LIG(-27,-58,-27,-52)
LIG(-33,-58,-27,-58)
FSYM
SYM  #button3
BB(-34,-49,-25,-41)
TITLE -30 -45  #button2
MODEL 59
PROP                                                                                                                                    
REC(-33,-48,6,6,y)
VIS 1
PIN(-25,-45,0.000,0.000)MainReset
LIG(-26,-45,-25,-45)
LIG(-34,-41,-34,-49)
LIG(-26,-41,-34,-41)
LIG(-26,-49,-26,-41)
LIG(-34,-49,-26,-49)
LIG(-33,-42,-33,-48)
LIG(-27,-42,-33,-42)
LIG(-27,-48,-27,-42)
LIG(-33,-48,-27,-48)
FSYM
SYM  #probe
BB(5,-87,15,-74)
TITLE 5 -83  #probe
MODEL 942
PROP   0 Reset Active                                                                                                                               
REC(9,-87,8,8,r)
VIS 0
PIN(5,-75,0.000,0.000)probe
LIG(5,-75,9,-79)
LIG(5,-75,6,-77)
LIG(5,-75,7,-76)
LIG(5,-75,9,-79)
LIG(9,-79,9,-87)
LIG(9,-87,17,-87)
LIG(9,-79,17,-79)
LIG(17,-79,17,-87)
LIG(13,-80,13,-84)
LIG(13,-85,13,-86)
FSYM
CNC(5 -45)
LIG(25,-35,40,-35)
LIG(25,-5,40,-5)
LIG(25,-15,40,-15)
LIG(25,-25,40,-25)
LIG(80,-65,140,-65)
LIG(145,-65,145,-55)
LIG(80,-55,145,-55)
LIG(150,-65,150,-45)
LIG(80,-45,150,-45)
LIG(155,-65,155,-35)
LIG(80,-35,155,-35)
LIG(-25,-65,40,-65)
LIG(-25,-55,40,-55)
LIG(-25,-45,5,-45)
LIG(5,-75,5,-45)
LIG(5,-45,40,-45)
TEXT -13 -69  #Fall edge clock
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-AccumulatorB-test.sch
