Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 16:54:46 2019
| Host         : DESKTOP-WHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_wrapper_timing_summary_routed.rpt -pb TOP_wrapper_timing_summary_routed.pb -rpx TOP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_wrapper
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4705 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.538        0.000                      0                 4096        0.048        0.000                      0                 4096        3.000        0.000                       0                  4711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_in                        {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0    {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_out1_TOP_clk_wiz_0_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_TOP_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0          1.538        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4707  
  clkfbout_TOP_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_TOP_clk_wiz_0_0_1        1.539        0.000                      0                 4096        0.125        0.000                      0                 4096        5.750        0.000                       0                  4707  
  clkfbout_TOP_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_TOP_clk_wiz_0_0_1  clk_out1_TOP_clk_wiz_0_0          1.538        0.000                      0                 4096        0.048        0.000                      0                 4096  
clk_out1_TOP_clk_wiz_0_0    clk_out1_TOP_clk_wiz_0_0_1        1.538        0.000                      0                 4096        0.048        0.000                      0                 4096  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 1.669ns (15.256%)  route 9.271ns (84.744%))
  Logic Levels:           5  (LUT2=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 10.932 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.882     6.288    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.412 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.412    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     6.626 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7/O
                         net (fo=1, routed)           0.509     7.135    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.297     7.432 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.432    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2_n_0
    SLICE_X11Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.649 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0/O
                         net (fo=1, routed)           1.881     9.530    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[257]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.299     9.829 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1/O
                         net (fo=1, routed)           0.000     9.829    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.710    10.932    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/C
                         clock pessimism              0.483    11.415    
                         clock uncertainty           -0.077    11.338    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.029    11.367    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 1.178ns (10.795%)  route 9.735ns (89.205%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 10.922 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.965     8.372    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.496 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.496    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1_n_0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     8.734 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0/O
                         net (fo=1, routed)           0.770     9.504    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[96]
    SLICE_X55Y77         LUT2 (Prop_lut2_I1_O)        0.298     9.802 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1/O
                         net (fo=1, routed)           0.000     9.802    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.700    10.922    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/C
                         clock pessimism              0.483    11.405    
                         clock uncertainty           -0.077    11.328    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    11.359    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.766ns (7.054%)  route 10.094ns (92.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        9.467     8.874    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[355]_INST_0/O
                         net (fo=1, routed)           0.627     9.625    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[355]
    SLICE_X51Y79         LUT2 (Prop_lut2_I1_O)        0.124     9.749 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1/O
                         net (fo=1, routed)           0.000     9.749    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)        0.032    11.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 1.153ns (10.625%)  route 9.699ns (89.375%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 10.917 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.141     7.549    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.673    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.885 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0/O
                         net (fo=1, routed)           1.558     9.442    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[205]
    SLICE_X76Y90         LUT2 (Prop_lut2_I1_O)        0.299     9.741 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1/O
                         net (fo=1, routed)           0.000     9.741    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.695    10.917    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/C
                         clock pessimism              0.483    11.400    
                         clock uncertainty           -0.077    11.323    
    SLICE_X76Y90         FDRE (Setup_fdre_C_D)        0.077    11.400    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 1.093ns (10.044%)  route 9.789ns (89.956%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.655    -1.148    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y134        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.630 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3473, routed)        9.289     8.659    TOP_i/prm_LUTX1_Po_4_4_4_c_6/y[3]
    SLICE_X67Y70         MUXF7 (Prop_muxf7_S_O)       0.276     8.935 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[404]_INST_0/O
                         net (fo=1, routed)           0.500     9.435    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[404]
    SLICE_X70Y73         LUT2 (Prop_lut2_I1_O)        0.299     9.734 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1/O
                         net (fo=1, routed)           0.000     9.734    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.688    10.910    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/C
                         clock pessimism              0.483    11.393    
                         clock uncertainty           -0.077    11.316    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081    11.397    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 1.609ns (15.136%)  route 9.022ns (84.864%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 10.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.860     5.266    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X21Y146        MUXF7 (Prop_muxf7_S_O)       0.276     5.542 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5/O
                         net (fo=1, routed)           1.299     6.841    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.299     7.140 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.140    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2_n_0
    SLICE_X43Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0/O
                         net (fo=1, routed)           1.863     9.220    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[155]
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.299     9.519 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1/O
                         net (fo=1, routed)           0.000     9.519    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.530    10.752    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/C
                         clock pessimism              0.483    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 0.890ns (8.259%)  route 9.886ns (91.741%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.358     5.765    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.889 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1/O
                         net (fo=1, routed)           0.689     6.577    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.701 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0/O
                         net (fo=1, routed)           2.839     9.540    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[219]
    SLICE_X71Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1/O
                         net (fo=1, routed)           0.000     9.664    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1_n_0
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)        0.031    11.363    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 1.770ns (16.708%)  route 8.824ns (83.292%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.053     4.460    TOP_i/prm_LUTX1_Po_4_4_4_c_1/y[2]
    SLICE_X76Y164        MUXF7 (Prop_muxf7_S_O)       0.292     4.752 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15/O
                         net (fo=1, routed)           0.469     5.221    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15_n_0
    SLICE_X76Y164        LUT6 (Prop_lut6_I4_O)        0.297     5.518 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.518    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5_n_0
    SLICE_X76Y164        MUXF7 (Prop_muxf7_I0_O)      0.241     5.759 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1/O
                         net (fo=1, routed)           0.987     6.746    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1_n_0
    SLICE_X70Y164        LUT6 (Prop_lut6_I0_O)        0.298     7.044 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0/O
                         net (fo=1, routed)           2.315     9.358    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[336]
    SLICE_X75Y120        LUT2 (Prop_lut2_I1_O)        0.124     9.482 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1/O
                         net (fo=1, routed)           0.000     9.482    TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1_n_0
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)        0.031    11.183    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 1.328ns (12.534%)  route 9.267ns (87.466%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 10.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.759     5.165    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X13Y132        MUXF7 (Prop_muxf7_S_O)       0.276     5.441 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.441    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8_n_0
    SLICE_X13Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     5.535 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2/O
                         net (fo=1, routed)           1.337     6.872    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I3_O)        0.316     7.188 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0/O
                         net (fo=1, routed)           2.172     9.360    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[266]
    SLICE_X74Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1/O
                         net (fo=1, routed)           0.000     9.484    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1_n_0
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.535    10.757    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/C
                         clock pessimism              0.483    11.240    
                         clock uncertainty           -0.077    11.163    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.079    11.242    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 1.014ns (9.567%)  route 9.585ns (90.433%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 10.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.892     5.299    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.124     5.423 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4/O
                         net (fo=1, routed)           0.826     6.249    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4_n_0
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1/O
                         net (fo=1, routed)           0.843     7.216    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0/O
                         net (fo=1, routed)           2.024     9.363    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[238]
    SLICE_X66Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.487 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1/O
                         net (fo=1, routed)           0.000     9.487    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.541    10.763    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/C
                         clock pessimism              0.483    11.246    
                         clock uncertainty           -0.077    11.169    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)        0.077    11.246    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1210]
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.072    -0.637    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.572    -0.701    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.560 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/Q
                         net (fo=2, routed)           0.056    -0.504    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3157]
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.841    -0.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                         clock pessimism              0.245    -0.701    
    SLICE_X97Y120        FDRE (Hold_fdre_C_D)         0.072    -0.629    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/Q
                         net (fo=2, routed)           0.067    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1198]
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.072    -0.639    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.633    -0.639    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.432    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.908    -0.879    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X81Y98         FDRE (Hold_fdre_C_D)         0.072    -0.567    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/Q
                         net (fo=2, routed)           0.067    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1248]
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.072    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1589]
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X105Y122       FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1945]
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.842    -0.945    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                         clock pessimism              0.246    -0.699    
    SLICE_X95Y132        FDRE (Hold_fdre_C_D)         0.072    -0.627    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2365]
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                         clock pessimism              0.246    -0.706    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2406]
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X105Y127       FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2466]
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                         clock pessimism              0.243    -0.699    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.072    -0.627    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X114Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3516]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X100Y133   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3517]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3518]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X113Y113   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[351]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3520]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X76Y90     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3521]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X65Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3522]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X113Y113   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[351]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3522]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X95Y110    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3524]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X95Y110    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3524]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y122    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3525]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3526]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X113Y114   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3528]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3533]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X99Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3537]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X86Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3539]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X114Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3516]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3518]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3520]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X76Y90     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3521]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3523]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y122    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3525]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3526]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X89Y93     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3527]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0
  To Clock:  clkfbout_TOP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 1.669ns (15.256%)  route 9.271ns (84.744%))
  Logic Levels:           5  (LUT2=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 10.932 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.882     6.288    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.412 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.412    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     6.626 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7/O
                         net (fo=1, routed)           0.509     7.135    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.297     7.432 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.432    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2_n_0
    SLICE_X11Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.649 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0/O
                         net (fo=1, routed)           1.881     9.530    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[257]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.299     9.829 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1/O
                         net (fo=1, routed)           0.000     9.829    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.710    10.932    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/C
                         clock pessimism              0.483    11.415    
                         clock uncertainty           -0.076    11.339    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.029    11.368    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 1.178ns (10.795%)  route 9.735ns (89.205%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 10.922 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.965     8.372    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.496 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.496    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1_n_0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     8.734 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0/O
                         net (fo=1, routed)           0.770     9.504    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[96]
    SLICE_X55Y77         LUT2 (Prop_lut2_I1_O)        0.298     9.802 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1/O
                         net (fo=1, routed)           0.000     9.802    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.700    10.922    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/C
                         clock pessimism              0.483    11.405    
                         clock uncertainty           -0.076    11.329    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    11.360    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]
  -------------------------------------------------------------------
                         required time                         11.360    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.766ns (7.054%)  route 10.094ns (92.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        9.467     8.874    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[355]_INST_0/O
                         net (fo=1, routed)           0.627     9.625    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[355]
    SLICE_X51Y79         LUT2 (Prop_lut2_I1_O)        0.124     9.749 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1/O
                         net (fo=1, routed)           0.000     9.749    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.076    11.333    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)        0.032    11.365    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 1.153ns (10.625%)  route 9.699ns (89.375%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 10.917 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.141     7.549    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.673    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.885 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0/O
                         net (fo=1, routed)           1.558     9.442    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[205]
    SLICE_X76Y90         LUT2 (Prop_lut2_I1_O)        0.299     9.741 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1/O
                         net (fo=1, routed)           0.000     9.741    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.695    10.917    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/C
                         clock pessimism              0.483    11.400    
                         clock uncertainty           -0.076    11.324    
    SLICE_X76Y90         FDRE (Setup_fdre_C_D)        0.077    11.401    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]
  -------------------------------------------------------------------
                         required time                         11.401    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 1.093ns (10.044%)  route 9.789ns (89.956%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.655    -1.148    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y134        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.630 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3473, routed)        9.289     8.659    TOP_i/prm_LUTX1_Po_4_4_4_c_6/y[3]
    SLICE_X67Y70         MUXF7 (Prop_muxf7_S_O)       0.276     8.935 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[404]_INST_0/O
                         net (fo=1, routed)           0.500     9.435    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[404]
    SLICE_X70Y73         LUT2 (Prop_lut2_I1_O)        0.299     9.734 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1/O
                         net (fo=1, routed)           0.000     9.734    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.688    10.910    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/C
                         clock pessimism              0.483    11.393    
                         clock uncertainty           -0.076    11.317    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081    11.398    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 1.609ns (15.136%)  route 9.022ns (84.864%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 10.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.860     5.266    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X21Y146        MUXF7 (Prop_muxf7_S_O)       0.276     5.542 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5/O
                         net (fo=1, routed)           1.299     6.841    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.299     7.140 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.140    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2_n_0
    SLICE_X43Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0/O
                         net (fo=1, routed)           1.863     9.220    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[155]
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.299     9.519 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1/O
                         net (fo=1, routed)           0.000     9.519    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.530    10.752    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/C
                         clock pessimism              0.483    11.235    
                         clock uncertainty           -0.076    11.159    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.029    11.188    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]
  -------------------------------------------------------------------
                         required time                         11.188    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 0.890ns (8.259%)  route 9.886ns (91.741%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.358     5.765    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.889 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1/O
                         net (fo=1, routed)           0.689     6.577    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.701 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0/O
                         net (fo=1, routed)           2.839     9.540    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[219]
    SLICE_X71Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1/O
                         net (fo=1, routed)           0.000     9.664    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1_n_0
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.076    11.333    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)        0.031    11.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 1.770ns (16.708%)  route 8.824ns (83.292%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.053     4.460    TOP_i/prm_LUTX1_Po_4_4_4_c_1/y[2]
    SLICE_X76Y164        MUXF7 (Prop_muxf7_S_O)       0.292     4.752 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15/O
                         net (fo=1, routed)           0.469     5.221    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15_n_0
    SLICE_X76Y164        LUT6 (Prop_lut6_I4_O)        0.297     5.518 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.518    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5_n_0
    SLICE_X76Y164        MUXF7 (Prop_muxf7_I0_O)      0.241     5.759 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1/O
                         net (fo=1, routed)           0.987     6.746    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1_n_0
    SLICE_X70Y164        LUT6 (Prop_lut6_I0_O)        0.298     7.044 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0/O
                         net (fo=1, routed)           2.315     9.358    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[336]
    SLICE_X75Y120        LUT2 (Prop_lut2_I1_O)        0.124     9.482 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1/O
                         net (fo=1, routed)           0.000     9.482    TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1_n_0
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.076    11.153    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)        0.031    11.184    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 1.328ns (12.534%)  route 9.267ns (87.466%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 10.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.759     5.165    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X13Y132        MUXF7 (Prop_muxf7_S_O)       0.276     5.441 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.441    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8_n_0
    SLICE_X13Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     5.535 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2/O
                         net (fo=1, routed)           1.337     6.872    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I3_O)        0.316     7.188 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0/O
                         net (fo=1, routed)           2.172     9.360    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[266]
    SLICE_X74Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1/O
                         net (fo=1, routed)           0.000     9.484    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1_n_0
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.535    10.757    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/C
                         clock pessimism              0.483    11.240    
                         clock uncertainty           -0.076    11.164    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.079    11.243    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 1.014ns (9.567%)  route 9.585ns (90.433%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 10.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.892     5.299    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.124     5.423 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4/O
                         net (fo=1, routed)           0.826     6.249    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4_n_0
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1/O
                         net (fo=1, routed)           0.843     7.216    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0/O
                         net (fo=1, routed)           2.024     9.363    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[238]
    SLICE_X66Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.487 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1/O
                         net (fo=1, routed)           0.000     9.487    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.541    10.763    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/C
                         clock pessimism              0.483    11.246    
                         clock uncertainty           -0.076    11.170    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)        0.077    11.247    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  1.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1210]
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                         clock pessimism              0.244    -0.709    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.072    -0.637    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.572    -0.701    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.560 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/Q
                         net (fo=2, routed)           0.056    -0.504    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3157]
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.841    -0.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                         clock pessimism              0.245    -0.701    
    SLICE_X97Y120        FDRE (Hold_fdre_C_D)         0.072    -0.629    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]
  -------------------------------------------------------------------
                         required time                          0.629    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/Q
                         net (fo=2, routed)           0.067    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1198]
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                         clock pessimism              0.245    -0.711    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.072    -0.639    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.633    -0.639    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.432    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.908    -0.879    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.240    -0.639    
    SLICE_X81Y98         FDRE (Hold_fdre_C_D)         0.072    -0.567    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/Q
                         net (fo=2, routed)           0.067    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1248]
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                         clock pessimism              0.247    -0.717    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.072    -0.645    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1589]
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X105Y122       FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1945]
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.842    -0.945    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                         clock pessimism              0.246    -0.699    
    SLICE_X95Y132        FDRE (Hold_fdre_C_D)         0.072    -0.627    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2365]
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                         clock pessimism              0.246    -0.706    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.072    -0.634    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2406]
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                         clock pessimism              0.246    -0.694    
    SLICE_X105Y127       FDRE (Hold_fdre_C_D)         0.072    -0.622    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2466]
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                         clock pessimism              0.243    -0.699    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.072    -0.627    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y0    TOP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X114Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3516]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X100Y133   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3517]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3518]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X113Y113   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[351]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3520]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X76Y90     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3521]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X65Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3522]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X113Y113   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[351]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X65Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3522]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X95Y110    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3524]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X95Y110    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3524]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y122    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3525]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3526]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X113Y114   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3528]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X80Y92     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3533]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X99Y115    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3537]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X86Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3539]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X114Y112   TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3516]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3518]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X71Y88     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3519]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X75Y89     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3520]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X76Y90     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3521]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X58Y82     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3523]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X96Y122    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3525]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X85Y87     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3526]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X89Y93     TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3527]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TOP_clk_wiz_0_0_1
  To Clock:  clkfbout_TOP_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TOP_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    TOP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0_1
  To Clock:  clk_out1_TOP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 1.669ns (15.256%)  route 9.271ns (84.744%))
  Logic Levels:           5  (LUT2=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 10.932 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.882     6.288    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.412 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.412    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     6.626 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7/O
                         net (fo=1, routed)           0.509     7.135    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.297     7.432 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.432    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2_n_0
    SLICE_X11Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.649 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0/O
                         net (fo=1, routed)           1.881     9.530    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[257]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.299     9.829 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1/O
                         net (fo=1, routed)           0.000     9.829    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.710    10.932    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/C
                         clock pessimism              0.483    11.415    
                         clock uncertainty           -0.077    11.338    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.029    11.367    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 1.178ns (10.795%)  route 9.735ns (89.205%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 10.922 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.965     8.372    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.496 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.496    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1_n_0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     8.734 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0/O
                         net (fo=1, routed)           0.770     9.504    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[96]
    SLICE_X55Y77         LUT2 (Prop_lut2_I1_O)        0.298     9.802 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1/O
                         net (fo=1, routed)           0.000     9.802    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.700    10.922    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/C
                         clock pessimism              0.483    11.405    
                         clock uncertainty           -0.077    11.328    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    11.359    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.766ns (7.054%)  route 10.094ns (92.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        9.467     8.874    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[355]_INST_0/O
                         net (fo=1, routed)           0.627     9.625    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[355]
    SLICE_X51Y79         LUT2 (Prop_lut2_I1_O)        0.124     9.749 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1/O
                         net (fo=1, routed)           0.000     9.749    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)        0.032    11.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 1.153ns (10.625%)  route 9.699ns (89.375%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 10.917 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.141     7.549    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.673    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.885 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0/O
                         net (fo=1, routed)           1.558     9.442    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[205]
    SLICE_X76Y90         LUT2 (Prop_lut2_I1_O)        0.299     9.741 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1/O
                         net (fo=1, routed)           0.000     9.741    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.695    10.917    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/C
                         clock pessimism              0.483    11.400    
                         clock uncertainty           -0.077    11.323    
    SLICE_X76Y90         FDRE (Setup_fdre_C_D)        0.077    11.400    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 1.093ns (10.044%)  route 9.789ns (89.956%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.655    -1.148    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y134        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.630 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3473, routed)        9.289     8.659    TOP_i/prm_LUTX1_Po_4_4_4_c_6/y[3]
    SLICE_X67Y70         MUXF7 (Prop_muxf7_S_O)       0.276     8.935 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[404]_INST_0/O
                         net (fo=1, routed)           0.500     9.435    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[404]
    SLICE_X70Y73         LUT2 (Prop_lut2_I1_O)        0.299     9.734 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1/O
                         net (fo=1, routed)           0.000     9.734    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.688    10.910    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/C
                         clock pessimism              0.483    11.393    
                         clock uncertainty           -0.077    11.316    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081    11.397    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 1.609ns (15.136%)  route 9.022ns (84.864%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 10.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.860     5.266    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X21Y146        MUXF7 (Prop_muxf7_S_O)       0.276     5.542 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5/O
                         net (fo=1, routed)           1.299     6.841    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.299     7.140 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.140    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2_n_0
    SLICE_X43Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0/O
                         net (fo=1, routed)           1.863     9.220    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[155]
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.299     9.519 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1/O
                         net (fo=1, routed)           0.000     9.519    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.530    10.752    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/C
                         clock pessimism              0.483    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 0.890ns (8.259%)  route 9.886ns (91.741%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.358     5.765    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.889 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1/O
                         net (fo=1, routed)           0.689     6.577    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.701 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0/O
                         net (fo=1, routed)           2.839     9.540    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[219]
    SLICE_X71Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1/O
                         net (fo=1, routed)           0.000     9.664    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1_n_0
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)        0.031    11.363    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 1.770ns (16.708%)  route 8.824ns (83.292%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.053     4.460    TOP_i/prm_LUTX1_Po_4_4_4_c_1/y[2]
    SLICE_X76Y164        MUXF7 (Prop_muxf7_S_O)       0.292     4.752 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15/O
                         net (fo=1, routed)           0.469     5.221    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15_n_0
    SLICE_X76Y164        LUT6 (Prop_lut6_I4_O)        0.297     5.518 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.518    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5_n_0
    SLICE_X76Y164        MUXF7 (Prop_muxf7_I0_O)      0.241     5.759 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1/O
                         net (fo=1, routed)           0.987     6.746    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1_n_0
    SLICE_X70Y164        LUT6 (Prop_lut6_I0_O)        0.298     7.044 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0/O
                         net (fo=1, routed)           2.315     9.358    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[336]
    SLICE_X75Y120        LUT2 (Prop_lut2_I1_O)        0.124     9.482 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1/O
                         net (fo=1, routed)           0.000     9.482    TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1_n_0
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)        0.031    11.183    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 1.328ns (12.534%)  route 9.267ns (87.466%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 10.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.759     5.165    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X13Y132        MUXF7 (Prop_muxf7_S_O)       0.276     5.441 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.441    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8_n_0
    SLICE_X13Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     5.535 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2/O
                         net (fo=1, routed)           1.337     6.872    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I3_O)        0.316     7.188 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0/O
                         net (fo=1, routed)           2.172     9.360    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[266]
    SLICE_X74Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1/O
                         net (fo=1, routed)           0.000     9.484    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1_n_0
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.535    10.757    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/C
                         clock pessimism              0.483    11.240    
                         clock uncertainty           -0.077    11.163    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.079    11.242    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 1.014ns (9.567%)  route 9.585ns (90.433%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 10.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.892     5.299    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.124     5.423 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4/O
                         net (fo=1, routed)           0.826     6.249    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4_n_0
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1/O
                         net (fo=1, routed)           0.843     7.216    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0/O
                         net (fo=1, routed)           2.024     9.363    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[238]
    SLICE_X66Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.487 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1/O
                         net (fo=1, routed)           0.000     9.487    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.541    10.763    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/C
                         clock pessimism              0.483    11.246    
                         clock uncertainty           -0.077    11.169    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)        0.077    11.246    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1210]
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.072    -0.560    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.572    -0.701    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.560 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/Q
                         net (fo=2, routed)           0.056    -0.504    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3157]
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.841    -0.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                         clock pessimism              0.245    -0.701    
                         clock uncertainty            0.077    -0.624    
    SLICE_X97Y120        FDRE (Hold_fdre_C_D)         0.072    -0.552    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/Q
                         net (fo=2, routed)           0.067    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1198]
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.072    -0.562    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.633    -0.639    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.432    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.908    -0.879    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.077    -0.562    
    SLICE_X81Y98         FDRE (Hold_fdre_C_D)         0.072    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/Q
                         net (fo=2, routed)           0.067    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1248]
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.072    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1589]
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X105Y122       FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1945]
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.842    -0.945    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                         clock pessimism              0.246    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X95Y132        FDRE (Hold_fdre_C_D)         0.072    -0.550    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2365]
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                         clock pessimism              0.246    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2406]
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X105Y127       FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2466]
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                         clock pessimism              0.243    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.072    -0.550    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TOP_clk_wiz_0_0
  To Clock:  clk_out1_TOP_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 1.669ns (15.256%)  route 9.271ns (84.744%))
  Logic Levels:           5  (LUT2=1 LUT5=2 MUXF7=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 10.932 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.882     6.288    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.124     6.412 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.412    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_18_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.214     6.626 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7/O
                         net (fo=1, routed)           0.509     7.135    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_7_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.297     7.432 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.432    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0_i_2_n_0
    SLICE_X11Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.649 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[257]_INST_0/O
                         net (fo=1, routed)           1.881     9.530    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[257]
    SLICE_X53Y86         LUT2 (Prop_lut2_I1_O)        0.299     9.829 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1/O
                         net (fo=1, routed)           0.000     9.829    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1793]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.710    10.932    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X53Y86         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]/C
                         clock pessimism              0.483    11.415    
                         clock uncertainty           -0.077    11.338    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.029    11.367    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1793]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 1.178ns (10.795%)  route 9.735ns (89.205%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 10.922 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.965     8.372    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.496 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.496    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0_i_1_n_0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.238     8.734 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[96]_INST_0/O
                         net (fo=1, routed)           0.770     9.504    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[96]
    SLICE_X55Y77         LUT2 (Prop_lut2_I1_O)        0.298     9.802 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1/O
                         net (fo=1, routed)           0.000     9.802    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3168]_i_1_n_0
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.700    10.922    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X55Y77         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]/C
                         clock pessimism              0.483    11.405    
                         clock uncertainty           -0.077    11.328    
    SLICE_X55Y77         FDRE (Setup_fdre_C_D)        0.031    11.359    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3168]
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 0.766ns (7.054%)  route 10.094ns (92.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        9.467     8.874    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X47Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.998 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[355]_INST_0/O
                         net (fo=1, routed)           0.627     9.625    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[355]
    SLICE_X51Y79         LUT2 (Prop_lut2_I1_O)        0.124     9.749 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1/O
                         net (fo=1, routed)           0.000     9.749    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3427]_i_1_n_0
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X51Y79         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)        0.032    11.364    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3427]
  -------------------------------------------------------------------
                         required time                         11.364    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.852ns  (logic 1.153ns (10.625%)  route 9.699ns (89.375%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 10.917 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.111ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.692    -1.111    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X136Y103       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y103       FDRE (Prop_fdre_C_Q)         0.518    -0.593 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[3]/Q
                         net (fo=4508, routed)        8.141     7.549    TOP_i/prm_LUTX1_Po_4_4_4_c_6/z[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.673 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.673    TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0_i_1_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     7.885 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[205]_INST_0/O
                         net (fo=1, routed)           1.558     9.442    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[205]
    SLICE_X76Y90         LUT2 (Prop_lut2_I1_O)        0.299     9.741 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1/O
                         net (fo=1, routed)           0.000     9.741    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3277]_i_1_n_0
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.695    10.917    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X76Y90         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]/C
                         clock pessimism              0.483    11.400    
                         clock uncertainty           -0.077    11.323    
    SLICE_X76Y90         FDRE (Setup_fdre_C_D)        0.077    11.400    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3277]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 1.093ns (10.044%)  route 9.789ns (89.956%))
  Logic Levels:           2  (LUT2=1 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 10.910 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.148ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.655    -1.148    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y134        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.630 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[7]/Q
                         net (fo=3473, routed)        9.289     8.659    TOP_i/prm_LUTX1_Po_4_4_4_c_6/y[3]
    SLICE_X67Y70         MUXF7 (Prop_muxf7_S_O)       0.276     8.935 r  TOP_i/prm_LUTX1_Po_4_4_4_c_6/edge_mask_512p6[404]_INST_0/O
                         net (fo=1, routed)           0.500     9.435    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p6[404]
    SLICE_X70Y73         LUT2 (Prop_lut2_I1_O)        0.299     9.734 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1/O
                         net (fo=1, routed)           0.000     9.734    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3476]_i_1_n_0
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.688    10.910    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X70Y73         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]/C
                         clock pessimism              0.483    11.393    
                         clock uncertainty           -0.077    11.316    
    SLICE_X70Y73         FDRE (Setup_fdre_C_D)        0.081    11.397    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3476]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 1.609ns (15.136%)  route 9.022ns (84.864%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.748ns = ( 10.752 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.860     5.266    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X21Y146        MUXF7 (Prop_muxf7_S_O)       0.276     5.542 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5/O
                         net (fo=1, routed)           1.299     6.841    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_5_n_0
    SLICE_X43Y135        LUT6 (Prop_lut6_I3_O)        0.299     7.140 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.140    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0_i_2_n_0
    SLICE_X43Y135        MUXF7 (Prop_muxf7_I1_O)      0.217     7.357 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[155]_INST_0/O
                         net (fo=1, routed)           1.863     9.220    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[155]
    SLICE_X75Y113        LUT2 (Prop_lut2_I1_O)        0.299     9.519 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1/O
                         net (fo=1, routed)           0.000     9.519    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2715]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.530    10.752    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y113        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]/C
                         clock pessimism              0.483    11.235    
                         clock uncertainty           -0.077    11.158    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.029    11.187    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2715]
  -------------------------------------------------------------------
                         required time                         11.187    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.776ns  (logic 0.890ns (8.259%)  route 9.886ns (91.741%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 10.926 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 f  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       6.358     5.765    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.124     5.889 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1/O
                         net (fo=1, routed)           0.689     6.577    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0_i_1_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.701 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[219]_INST_0/O
                         net (fo=1, routed)           2.839     9.540    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[219]
    SLICE_X71Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.664 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1/O
                         net (fo=1, routed)           0.000     9.664    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1755]_i_1_n_0
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.704    10.926    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X71Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]/C
                         clock pessimism              0.483    11.409    
                         clock uncertainty           -0.077    11.332    
    SLICE_X71Y98         FDRE (Setup_fdre_C_D)        0.031    11.363    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1755]
  -------------------------------------------------------------------
                         required time                         11.363    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.594ns  (logic 1.770ns (16.708%)  route 8.824ns (83.292%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.754ns = ( 10.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.053     4.460    TOP_i/prm_LUTX1_Po_4_4_4_c_1/y[2]
    SLICE_X76Y164        MUXF7 (Prop_muxf7_S_O)       0.292     4.752 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15/O
                         net (fo=1, routed)           0.469     5.221    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_15_n_0
    SLICE_X76Y164        LUT6 (Prop_lut6_I4_O)        0.297     5.518 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.518    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_5_n_0
    SLICE_X76Y164        MUXF7 (Prop_muxf7_I0_O)      0.241     5.759 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1/O
                         net (fo=1, routed)           0.987     6.746    TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0_i_1_n_0
    SLICE_X70Y164        LUT6 (Prop_lut6_I0_O)        0.298     7.044 r  TOP_i/prm_LUTX1_Po_4_4_4_c_1/edge_mask_512p1[336]_INST_0/O
                         net (fo=1, routed)           2.315     9.358    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p1[336]
    SLICE_X75Y120        LUT2 (Prop_lut2_I1_O)        0.124     9.482 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1/O
                         net (fo=1, routed)           0.000     9.482    TOP_i/prm_chk_v1_0_0/inst/edgeResult[848]_i_1_n_0
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.524    10.746    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X75Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]/C
                         clock pessimism              0.483    11.229    
                         clock uncertainty           -0.077    11.152    
    SLICE_X75Y120        FDRE (Setup_fdre_C_D)        0.031    11.183    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[848]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 1.328ns (12.534%)  route 9.267ns (87.466%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 10.757 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.759     5.165    TOP_i/prm_LUTX1_Po_4_4_4_c_5/y[2]
    SLICE_X13Y132        MUXF7 (Prop_muxf7_S_O)       0.276     5.441 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.441    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_8_n_0
    SLICE_X13Y132        MUXF8 (Prop_muxf8_I1_O)      0.094     5.535 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2/O
                         net (fo=1, routed)           1.337     6.872    TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0_i_2_n_0
    SLICE_X20Y113        LUT6 (Prop_lut6_I3_O)        0.316     7.188 r  TOP_i/prm_LUTX1_Po_4_4_4_c_5/edge_mask_512p5[266]_INST_0/O
                         net (fo=1, routed)           2.172     9.360    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p5[266]
    SLICE_X74Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.484 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1/O
                         net (fo=1, routed)           0.000     9.484    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2826]_i_1_n_0
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.535    10.757    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X74Y103        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]/C
                         clock pessimism              0.483    11.240    
                         clock uncertainty           -0.077    11.163    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.079    11.242    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2826]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@12.500ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 1.014ns (9.567%)  route 9.585ns (90.433%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 10.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.112ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.742    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.485    -4.742 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    -2.899    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.803 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.691    -1.112    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X128Y106       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y106       FDRE (Prop_fdre_C_Q)         0.518    -0.594 r  TOP_i/prm_chk_v1_0_0/inst/slv_reg0_reg[6]/Q
                         net (fo=10356, routed)       5.892     5.299    TOP_i/prm_LUTX1_Po_4_4_4_c_3/y[2]
    SLICE_X6Y101         LUT5 (Prop_lut5_I2_O)        0.124     5.423 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4/O
                         net (fo=1, routed)           0.826     6.249    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_4_n_0
    SLICE_X6Y107         LUT5 (Prop_lut5_I1_O)        0.124     6.373 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1/O
                         net (fo=1, routed)           0.843     7.216    TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0_i_1_n_0
    SLICE_X13Y107        LUT6 (Prop_lut6_I0_O)        0.124     7.340 r  TOP_i/prm_LUTX1_Po_4_4_4_c_3/edge_mask_512p3[238]_INST_0/O
                         net (fo=1, routed)           2.024     9.363    TOP_i/prm_chk_v1_0_0/inst/edge_mask_512p3[238]
    SLICE_X66Y106        LUT2 (Prop_lut2_I1_O)        0.124     9.487 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1/O
                         net (fo=1, routed)           0.000     9.487    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1774]_i_1_n_0
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                     12.500    12.500 r  
    W19                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.438    13.938 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.100    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.729     7.371 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     9.131    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.222 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        1.541    10.763    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X66Y106        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]/C
                         clock pessimism              0.483    11.246    
                         clock uncertainty           -0.077    11.169    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)        0.077    11.246    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1774]
  -------------------------------------------------------------------
                         required time                         11.246    
                         arrival time                          -9.487    
  -------------------------------------------------------------------
                         slack                                  1.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.564    -0.709    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.568 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/Q
                         net (fo=2, routed)           0.056    -0.512    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1210]
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.834    -0.953    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y108        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]/C
                         clock pessimism              0.244    -0.709    
                         clock uncertainty            0.077    -0.632    
    SLICE_X83Y108        FDRE (Hold_fdre_C_D)         0.072    -0.560    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1210]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -0.701ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.572    -0.701    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.560 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/Q
                         net (fo=2, routed)           0.056    -0.504    TOP_i/prm_chk_v1_0_0/inst/edgeResult[3157]
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.841    -0.946    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X97Y120        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]/C
                         clock pessimism              0.245    -0.701    
                         clock uncertainty            0.077    -0.624    
    SLICE_X97Y120        FDRE (Hold_fdre_C_D)         0.072    -0.552    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[3157]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.562    -0.711    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.570 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/Q
                         net (fo=2, routed)           0.067    -0.503    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1198]
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.831    -0.956    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X83Y112        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]/C
                         clock pessimism              0.245    -0.711    
                         clock uncertainty            0.077    -0.634    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.072    -0.562    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1198]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.633    -0.639    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/Q
                         net (fo=2, routed)           0.067    -0.432    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1199]
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.908    -0.879    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X81Y98         FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]/C
                         clock pessimism              0.240    -0.639    
                         clock uncertainty            0.077    -0.562    
    SLICE_X81Y98         FDRE (Hold_fdre_C_D)         0.072    -0.490    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1199]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.556    -0.717    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.576 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/Q
                         net (fo=2, routed)           0.067    -0.509    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1248]
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.823    -0.964    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X87Y122        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]/C
                         clock pessimism              0.247    -0.717    
                         clock uncertainty            0.077    -0.640    
    SLICE_X87Y122        FDRE (Hold_fdre_C_D)         0.072    -0.568    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1248]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1589]
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y122       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X105Y122       FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1589]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[1945]
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.842    -0.945    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X95Y132        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]/C
                         clock pessimism              0.246    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X95Y132        FDRE (Hold_fdre_C_D)         0.072    -0.550    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[1945]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.952ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.567    -0.706    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.565 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/Q
                         net (fo=2, routed)           0.067    -0.498    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2365]
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.835    -0.952    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X89Y118        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]/C
                         clock pessimism              0.246    -0.706    
                         clock uncertainty            0.077    -0.629    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.072    -0.557    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2365]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.579    -0.694    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.553 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/Q
                         net (fo=2, routed)           0.067    -0.486    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2406]
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.847    -0.940    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X105Y127       FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]/C
                         clock pessimism              0.246    -0.694    
                         clock uncertainty            0.077    -0.617    
    SLICE_X105Y127       FDRE (Hold_fdre_C_D)         0.072    -0.545    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2406]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TOP_clk_wiz_0_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_TOP_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TOP_clk_wiz_0_0_1 rise@0.000ns - clk_out1_TOP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TOP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.717    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.560    -1.843 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.299    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.273 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.574    -0.699    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.558 r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/Q
                         net (fo=2, routed)           0.067    -0.491    TOP_i/prm_chk_v1_0_0/inst/edgeResult[2466]
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TOP_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    TOP_i/clk_wiz_0/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.465     0.465 r  TOP_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.945    TOP_i/clk_wiz_0/inst/clk_in1_TOP_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.355    -2.410 r  TOP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.815    TOP_i/clk_wiz_0/inst/clk_out1_TOP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.786 r  TOP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4705, routed)        0.845    -0.942    TOP_i/prm_chk_v1_0_0/inst/CLK
    SLICE_X77Y102        FDRE                                         r  TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]/C
                         clock pessimism              0.243    -0.699    
                         clock uncertainty            0.077    -0.622    
    SLICE_X77Y102        FDRE (Hold_fdre_C_D)         0.072    -0.550    TOP_i/prm_chk_v1_0_0/inst/edgeResult_reg[2466]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.059    





