# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {C:/Users/PC/Desktop/study test/nand_gate_4bits.v}
vlog -reportprogress 300 -work work {C:/Users/PC/Desktop/study test/nand_gate_4bits.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:16:44 on Apr 22,2022
# vlog -reportprogress 300 -work work C:/Users/PC/Desktop/study test/nand_gate_4bits.v 
# -- Compiling module nand_gate_4bits
# -- Compiling module nand_gate_4bits_tb
# ** Error: (vlog-13069) C:/Users/PC/Desktop/study test/nand_gate_4bits.v(32): near "EOF": syntax error, unexpected end of source code.
# End time: 11:16:44 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/PC/Desktop/study test/nand_gate_4bits.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:17:00 on Apr 22,2022
# vlog -reportprogress 300 -work work C:/Users/PC/Desktop/study test/nand_gate_4bits.v 
# -- Compiling module nand_gate_4bits
# -- Compiling module nand_gate_4bits_tb
# 
# Top level modules:
# 	nand_gate_4bits
# 	nand_gate_4bits_tb
# End time: 11:17:00 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.nand_gate_4bits_tb
# vsim -voptargs="+acc" work.nand_gate_4bits_tb 
# Start time: 11:17:12 on Apr 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.nand_gate_4bits_tb(fast)
# Loading work.nand_gate(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'A'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'B'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Y'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
add wave sim:/nand_gate_4bits_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: PC  Hostname: LAPTOP-9SI6RJKS  ProcessID: 10616
#           Attempting to use alternate WLF file "./wlft70k1d0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft70k1d0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.nand_gate_4bits_tb(fast)
# Loading work.nand_gate(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'A'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'B'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Y'. The port definition is at: C:/Users/PC/Desktop/study test/nand_gate.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /nand_gate_4bits_tb/nand_gate File: C:/Users/PC/Desktop/study test/nand_gate_4bits.v Line: 19
run -all
# ** Note: $stop    : C:/Users/PC/Desktop/study test/nand_gate_4bits.v(29)
#    Time: 40 ns  Iteration: 0  Instance: /nand_gate_4bits_tb
# Break in Module nand_gate_4bits_tb at C:/Users/PC/Desktop/study test/nand_gate_4bits.v line 29
# Causality operation skipped due to absence of debug database file
vlog -reportprogress 300 -work work {C:/Users/PC/Desktop/study test/fn_sw.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:34:42 on Apr 22,2022
# vlog -reportprogress 300 -work work C:/Users/PC/Desktop/study test/fn_sw.v 
# -- Compiling module fn_sw
# -- Compiling module fn_sw_tb
# 
# Top level modules:
# 	fn_sw_tb
# End time: 11:34:42 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fn_sw_tb
# End time: 11:35:12 on Apr 22,2022, Elapsed time: 0:18:00
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.fn_sw_tb 
# Start time: 11:35:12 on Apr 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fn_sw_tb(fast)
# Loading work.fn_sw(fast)
add wave sim:/fn_sw_tb/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fn_sw_tb(fast)
# Loading work.fn_sw(fast)
run -all
# ** Note: $stop    : C:/Users/PC/Desktop/study test/fn_sw.v(33)
#    Time: 80 ns  Iteration: 0  Instance: /fn_sw_tb
# Break in Module fn_sw_tb at C:/Users/PC/Desktop/study test/fn_sw.v line 33
vlog -reportprogress 300 -work work {C:/Users/PC/Desktop/study test/fn_sw.v}
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:17 on Apr 22,2022
# vlog -reportprogress 300 -work work C:/Users/PC/Desktop/study test/fn_sw.v 
# -- Compiling module fn_sw
# -- Compiling module fn_sw_tb
# 
# Top level modules:
# 	fn_sw_tb
# End time: 11:42:17 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fn_sw_tb
# End time: 11:42:32 on Apr 22,2022, Elapsed time: 0:07:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fn_sw_tb 
# Start time: 11:42:32 on Apr 22,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fn_sw_tb(fast)
# Loading work.fn_sw(fast)
vsim work.fn_sw_tb
# End time: 11:43:35 on Apr 22,2022, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim work.fn_sw_tb 
# Start time: 11:43:35 on Apr 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fn_sw_tb(fast)
vsim -voptargs=+acc work.fn_sw_tb
# End time: 11:43:51 on Apr 22,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fn_sw_tb 
# Start time: 11:43:51 on Apr 22,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fn_sw_tb(fast)
# Loading work.fn_sw(fast)
add wave sim:/fn_sw_tb/*
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fn_sw_tb(fast)
# Loading work.fn_sw(fast)
run -all
# ** Note: $stop    : C:/Users/PC/Desktop/study test/fn_sw.v(44)
#    Time: 80 ns  Iteration: 0  Instance: /fn_sw_tb
# Break in Module fn_sw_tb at C:/Users/PC/Desktop/study test/fn_sw.v line 44
vsim work._opt1
# End time: 14:18:39 on Apr 22,2022, Elapsed time: 2:34:48
# Errors: 0, Warnings: 0
# vsim work._opt1 
# Start time: 14:18:39 on Apr 22,2022
# ** Warning: (vsim-1963) Explicit invocation on automatically named optimized design "_opt1" will not cause it to be locked.
# Loading work.fn_sw_tb(fast)
# End time: 14:18:55 on Apr 22,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 1
