Akrout, C., Bialas, J., Canada, M., Cawthron, D., Corr, J., Davari, B., Floyd, R., Geissler, S., Goldblatt, R., Houle, R., Kartschoke, P., Kramer, D., McCormick, P., Rohrer, N., Salem, G., Schulz, R., Su, L., and Whitney, L. 1998. A 480 MHz RISC microprocessor in a 0.12 μm L<sub>eff</sub> CMOS technology with copper interconnects. IEEE Solid-State Circ. 33, 11, 1609--1616.
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
Eduardo I. Boemo , Guillermo González de Rivera , Sergio López-Buedo , Juan M. Meneses, Some Notes on Power Management on FPGA-Based Systems, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, p.149-157, September 01, 1995
E. Bozorgzadeh , S. Ghiasi , A. Takahashi , M. Sarrafzadeh, Optimal integer delay-budget assignment on directed acyclic graphs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.8, p.1184-1199, November 2006[doi>10.1109/TCAD.2004.829812]
D. R. Brasen , G. Saucier, Using cone structures for circuit partitioning into FPGA packages, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.7, p.592-600, November 2006[doi>10.1109/43.709397]
Pak K. Chan , Martine D. F. Schlag , Jason Y. Zien, Spectral-based multi-way FPGA partitioning, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.133-139, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201331]
Douglas Chang , Malgorzata Marek-Sadowska, Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs, IEEE Transactions on Computers, v.48 n.6, p.565-578, June 1999[doi>10.1109/12.773794]
Chau-Shen Chen , TingTing Hwang , C. L. Liu, Low power FPGA design—a re-engineering approach, Proceedings of the 34th annual Design Automation Conference, p.656-661, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266312]
Chunhong Chen , Ankur Srivastava , Majid Sarrafzadeh, On gate level power optimization using dual-supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.616-629, October 2001[doi>10.1109/92.953496]
Deming Chen , Jason Cong , Yiping Fan, Low-power high-level synthesis for FPGA architectures, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871541]
Deming Chen , Jason Cong , Fei Li , Lei He, Low-power technology mapping for FPGA architectures with dual supply voltages, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968297]
Lerong Cheng , Phoebe Wong , Fei Li , Yan Lin , Lei He, Device and architecture co-optimization for FPGA power reduction, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065819]
Gayasen, A., Lee, K., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., and Tuan, T. 2004a. A dual-VDD low power FPGA architecture. Field Programmable Logic and its Applications (FPL).
A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968289]
Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, USA[doi>10.1145/215530.215546]
Hamada, M., Takahashi, M., Arakida, H., Chiba, A., Terazawa, T., Ishikawa, T., Kanazawa, M., Igarashi, M., Usami, K., and Kuroda, T. 1998. A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme. Proceedings of the Custom Integrated Circuits Conference.
Yu Hu , Yan Lin , Lei He , Tim Tuan, Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147036]
Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774629]
Kao, J. T. and Chandrakasan, A. P. 2000. Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circ. 35, 7, 1009--1018.
Roman Kužnar , Franc Brglez , Krzysztof Kozminski, Cost minimization of partitions into multiple devices, Proceedings of the 30th international Design Automation Conference, p.315-320, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164910]
Julien Lamoureux , Steven J.  E. Wilton, On the Interaction Between Power-Aware FPGA CAD Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.701, November 09-13, 2003[doi>10.1109/ICCAD.2003.106]
Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996767]
Fei Li , Yan Lin , Lei He, Vdd programmability to reduce FPGA interconnect power, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.760-765, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382678]
Fei Li , Yan Lin , Lei He , Jason Cong, Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968288]
Hao Li , Srinivas Katkoori , Wai-Kei Mak, Power minimization algorithms for LUT-based FPGA technology mapping, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.33-51, January 2004[doi>10.1145/966137.966139]
Y. Lin , Lei He, Dual-Vdd Interconnect With Chip-Level Time Slack Allocation for FPGA Power Reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2023-2034, October 2006[doi>10.1109/TCAD.2006.870858]
Yan Lin , Yu Hu , Lei He , Vijay Raghunat, An efficient chip-level time slack allocation algorithm for Dual-Vdd FPGA power reduction, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165613]
Yan Lin , Fei Li , Lei He, Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120984]
Huiqun Liu , D. F. Wong, Circuit partitioning for dynamically reconfigurable FPGAs, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.187-194, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296456]
Mondal, S. and Ogrenci Memik, S. 2005. A low power FPGA routing architecture. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS).
Mukherjee, R. and Ogrenci Memik, S. 2004. Power-driven partitioning. In Proceedings of the Field Programmable Logic and its Applications (FPL).
Kara K. W. Poon , Steven J. E. Wilton , Andy Yan, A detailed power model for field-programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.279-302, April 2005[doi>10.1145/1059876.1059881]
Ruchir Puri , Leon Stok , John Cohn , David Kung , David Pan , Dennis Sylvester , Ashish Srivastava , Sarvesh Kulkarni, Pushing ASIC performance in a power envelope, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776032]
Tajana Simunic , Luca Benini , Andrea Acquaviva , Peter Glynn , Giovanni De Micheli, Dynamic voltage scaling and power management for portable systems, Proceedings of the 38th annual Design Automation Conference, p.524-529, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379016]
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.436-441, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309975]
Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224083]
Kimiyoshi Usami , Mutsunori Igarashi, Low-power design methodology and applications utilizing dual supply voltages, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.123-128, January 2000, Yokohama, Japan[doi>10.1145/368434.368590]
Qi Wang , S. B.K. Vrudhula, Algorithms for minimizing standby power in deep submicrometer, dual-VtCMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.3, p.306-318, November 2006[doi>10.1109/43.986424]
Zhi-Hong Wang , En-Cheng Liu , Jianbang Lai , Ting-Chi Wang, Power minization in LUT-based FPGA technology mapping, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.635-640, January 2001, Yokohama, Japan[doi>10.1145/370155.370569]
Chingwei Yeh , Min-Cheng Chang , Shih-Chieh Chang , Wen-Bone Jone, Gate-level design exploiting dual supply voltages for power-driven applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.68-71, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309873]
