{
  "content": "soft errors on the main memory interface \u0002 Redundant I/O pins for clock lines to main memory \u0002 Staggered refresh for performance enhancement \u0002 The new RAIM scheme achieves a higher ratio of data to ECC symbols, while also providing another chip mark 9.5 Reducing touches IBM Z RAS efforts focus on the reduction of unscheduled, scheduled, planned, and unplanned outages. IBM Z technology has a long history of demonstrated RAS improvements. This effort continues with changes that reduce service touches on the system. Firmware was updated to improve filtering and resolution of errors that do not require action. Enhanced integrated sparing in processor cores, cache relocates, N+1 SEEPROM and Point of load (POL) N+2 redundancies, and DRAM marking also are incorporated to reduce touches. The following RAS enhancements reduce service touches: \u0002 Improved error resolution to enable filtering \u0002 Enhanced integrated sparing in processor cores \u0002 Cache relocates \u0002 N+1 SEEPROM \u0002 N+2 POL \u0002 DRAM marking",
  "metadata": {
    "title": "IBM z16 (3931) Technical Guide",
    "author": "IBM",
    "date": "D:20241025140729Z",
    "abstract": null,
    "keywords": [
      "Resource Link Sterling System z System z10 System z9 VTAM WebSphere z Systems z/Architecture z/OS z/VM z/VSE z13 z13s z15 z16 z9 zEnterprise Linux Evolution Windows Microsoft Java Red Hat UNIX VMware AIX CICS Connect:Direct"
    ],
    "file_name": "sg248951.pdf",
    "file_size": 23877593,
    "page_count": 564,
    "processed_date": "2025-03-17T13:37:13.694517",
    "chunk_number": 915,
    "word_count": 158
  }
}