Classic Timing Analyzer report for vga
Wed Apr 05 19:05:34 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk'
  8. Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Type                                                 ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                                                                                       ; To                                              ; From Clock                            ; To Clock                              ; Failed Paths ;
+------------------------------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Worst-case tco                                       ; N/A        ; None                             ; 12.695 ns                        ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[0]                                            ; clk                                   ; --                                    ; 0            ;
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' ; -13.781 ns ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; clock_controller:clock_controller_inst|data[22]                                                                                            ; vga_data8:vga_data8|addr_rom[7]                 ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 116          ;
; Clock Setup: 'clk'                                   ; 11.822 ns  ; 50.00 MHz ( period = 20.000 ns ) ; 122.28 MHz ( period = 8.178 ns ) ; clock_controller:clock_controller_inst|data[3]                                                                                             ; clock_controller:clock_controller_inst|data[29] ; clk                                   ; clk                                   ; 0            ;
; Clock Hold: 'clk'                                    ; 0.391 ns   ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; clock_controller:clock_controller_inst|clk_10ms                                                                                            ; clock_controller:clock_controller_inst|clk_10ms ; clk                                   ; clk                                   ; 0            ;
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'  ; 0.531 ns   ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; vga_data8:vga_data8|vcnt[31]                                                                                                               ; vga_data8:vga_data8|vcnt[31]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                         ;            ;                                  ;                                  ;                                                                                                                                            ;                                                 ;                                       ;                                       ; 116          ;
+------------------------------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+---------------------------------------+---------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                        ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk      ; 4                     ; 5                   ; -2.358 ns ;              ;
; clk                                   ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+---------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                              ; From Clock                            ; To Clock                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+---------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; -13.781 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[22] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 14.521 ns               ;
; -13.698 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[23] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 14.438 ns               ;
; -13.656 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[22] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 14.396 ns               ;
; -13.631 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[29] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.744 ns                  ; 14.375 ns               ;
; -13.614 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[21] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 14.383 ns               ;
; -13.599 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[22] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 14.342 ns               ;
; -13.578 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[30] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.744 ns                  ; 14.322 ns               ;
; -13.573 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[29] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.314 ns               ;
; -13.573 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[23] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 14.313 ns               ;
; -13.565 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[5]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.307 ns               ;
; -13.534 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[6]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.276 ns               ;
; -13.531 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[31] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.744 ns                  ; 14.275 ns               ;
; -13.520 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[30] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.261 ns               ;
; -13.516 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[23] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 14.259 ns               ;
; -13.511 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[5]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.253 ns               ;
; -13.489 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[21] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 14.258 ns               ;
; -13.489 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[22] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.230 ns               ;
; -13.480 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[6]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.222 ns               ;
; -13.473 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[31] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.214 ns               ;
; -13.432 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[21] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.772 ns                  ; 14.204 ns               ;
; -13.421 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[7]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.163 ns               ;
; -13.406 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[23] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.147 ns               ;
; -13.367 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[7]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.109 ns               ;
; -13.357 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[29] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.098 ns               ;
; -13.353 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[13] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 14.121 ns               ;
; -13.335 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[13] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 14.103 ns               ;
; -13.322 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[21] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.770 ns                  ; 14.092 ns               ;
; -13.304 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[30] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 14.045 ns               ;
; -13.276 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[29] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 14.018 ns               ;
; -13.257 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[31] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 13.998 ns               ;
; -13.223 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[30] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 13.965 ns               ;
; -13.219 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[14] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.987 ns               ;
; -13.201 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[14] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.969 ns               ;
; -13.183 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[5]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.745 ns                  ; 13.928 ns               ;
; -13.176 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[31] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 13.918 ns               ;
; -13.152 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[6]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.745 ns                  ; 13.897 ns               ;
; -13.140 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[15] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.908 ns               ;
; -13.122 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[15] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.890 ns               ;
; -13.115 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[5]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 13.858 ns               ;
; -13.084 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[6]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 13.827 ns               ;
; -13.056 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[13] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 13.825 ns               ;
; -13.039 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[7]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.745 ns                  ; 13.784 ns               ;
; -12.976 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[13] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.771 ns                  ; 13.747 ns               ;
; -12.971 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[7]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 13.714 ns               ;
; -12.922 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[14] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 13.691 ns               ;
; -12.843 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[15] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 13.612 ns               ;
; -12.842 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[14] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.771 ns                  ; 13.613 ns               ;
; -12.797 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[4]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 13.548 ns               ;
; -12.763 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[15] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.771 ns                  ; 13.534 ns               ;
; -12.743 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[4]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 13.494 ns               ;
; -12.650 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[20] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 13.390 ns               ;
; -12.525 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[20] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 13.265 ns               ;
; -12.468 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[20] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 13.211 ns               ;
; -12.439 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[28] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.744 ns                  ; 13.183 ns               ;
; -12.415 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[4]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 13.169 ns               ;
; -12.381 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[28] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 13.122 ns               ;
; -12.358 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[20] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 13.099 ns               ;
; -12.347 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[4]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 13.099 ns               ;
; -12.274 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[12] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.042 ns               ;
; -12.256 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[12] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.768 ns                  ; 13.024 ns               ;
; -12.165 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[28] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 12.906 ns               ;
; -12.084 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[28] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.742 ns                  ; 12.826 ns               ;
; -11.977 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[12] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 12.746 ns               ;
; -11.897 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[12] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.771 ns                  ; 12.668 ns               ;
; -10.909 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[3]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 11.660 ns               ;
; -10.855 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[3]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 11.606 ns               ;
; -10.527 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[3]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 11.281 ns               ;
; -10.459 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[3]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 11.211 ns               ;
; -10.385 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[27] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 11.128 ns               ;
; -10.334 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[19] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 11.103 ns               ;
; -10.327 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[27] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 11.067 ns               ;
; -10.209 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[19] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 10.978 ns               ;
; -10.181 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[11] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.766 ns                  ; 10.947 ns               ;
; -10.163 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[11] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.766 ns                  ; 10.929 ns               ;
; -10.152 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[19] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.772 ns                  ; 10.924 ns               ;
; -10.111 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[27] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 10.851 ns               ;
; -10.042 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[19] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.770 ns                  ; 10.812 ns               ;
; -10.030 ns                              ; None                                                ; clock_controller:clock_controller_inst|data[27] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 10.771 ns               ;
; -9.884 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[11] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.767 ns                  ; 10.651 ns               ;
; -9.804 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[11] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.769 ns                  ; 10.573 ns               ;
; -8.875 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[10] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 9.626 ns                ;
; -8.857 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[10] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 9.608 ns                ;
; -8.712 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[2]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 9.452 ns                ;
; -8.658 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[2]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 9.398 ns                ;
; -8.578 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[10] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 9.330 ns                ;
; -8.498 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[10] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 9.252 ns                ;
; -8.377 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[26] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 9.120 ns                ;
; -8.330 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[2]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 9.073 ns                ;
; -8.319 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[26] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 9.059 ns                ;
; -8.262 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[2]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 9.003 ns                ;
; -8.237 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[18] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 8.988 ns                ;
; -8.112 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[18] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 8.863 ns                ;
; -8.103 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[26] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 8.843 ns                ;
; -8.055 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[18] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 8.809 ns                ;
; -8.022 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[26] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 8.763 ns                ;
; -7.945 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[18] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 8.697 ns                ;
; -6.608 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[17] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 7.348 ns                ;
; -6.483 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[17] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 7.223 ns                ;
; -6.482 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[25] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 7.225 ns                ;
; -6.456 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[9]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 7.207 ns                ;
; -6.438 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[9]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 7.189 ns                ;
; -6.426 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[17] ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.743 ns                  ; 7.169 ns                ;
; -6.424 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[25] ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 7.164 ns                ;
; -6.406 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[1]  ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 7.157 ns                ;
; -6.352 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[1]  ; vga_data8:vga_data8|addr_rom[7] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.751 ns                  ; 7.103 ns                ;
; -6.316 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[17] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 7.057 ns                ;
; -6.208 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[25] ; vga_data8:vga_data8|addr_rom[6] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.740 ns                  ; 6.948 ns                ;
; -6.159 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[9]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 6.911 ns                ;
; -6.127 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[25] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 6.868 ns                ;
; -6.079 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[9]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 6.833 ns                ;
; -6.024 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[1]  ; vga_data8:vga_data8|addr_rom[5] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.754 ns                  ; 6.778 ns                ;
; -5.956 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[1]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 6.708 ns                ;
; -2.303 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[0]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 3.055 ns                ;
; -2.160 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[16] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 2.901 ns                ;
; -1.944 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[8]  ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.752 ns                  ; 2.696 ns                ;
; -1.908 ns                               ; None                                                ; clock_controller:clock_controller_inst|data[24] ; vga_data8:vga_data8|addr_rom[4] ; clk                                   ; pll:pll|altpll:altpll_component|_clk0 ; 2.642 ns                    ; 0.741 ns                  ; 2.649 ns                ;
; 16.671 ns                               ; 120.06 MHz ( period = 8.329 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 8.124 ns                ;
; 16.738 ns                               ; 121.04 MHz ( period = 8.262 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 8.057 ns                ;
; 16.742 ns                               ; 121.09 MHz ( period = 8.258 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 8.053 ns                ;
; 16.809 ns                               ; 122.09 MHz ( period = 8.191 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.986 ns                ;
; 16.813 ns                               ; 122.14 MHz ( period = 8.187 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.982 ns                ;
; 16.844 ns                               ; 122.61 MHz ( period = 8.156 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.951 ns                ;
; 16.846 ns                               ; 122.64 MHz ( period = 8.154 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.949 ns                ;
; 16.858 ns                               ; 122.82 MHz ( period = 8.142 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.937 ns                ;
; 16.880 ns                               ; 123.15 MHz ( period = 8.120 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.915 ns                ;
; 16.884 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.911 ns                ;
; 16.915 ns                               ; 123.69 MHz ( period = 8.085 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.880 ns                ;
; 16.917 ns                               ; 123.72 MHz ( period = 8.083 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.878 ns                ;
; 16.929 ns                               ; 123.90 MHz ( period = 8.071 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.866 ns                ;
; 16.951 ns                               ; 124.24 MHz ( period = 8.049 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.844 ns                ;
; 16.955 ns                               ; 124.30 MHz ( period = 8.045 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.840 ns                ;
; 16.986 ns                               ; 124.78 MHz ( period = 8.014 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.809 ns                ;
; 16.988 ns                               ; 124.81 MHz ( period = 8.012 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.807 ns                ;
; 17.000 ns                               ; 125.00 MHz ( period = 8.000 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.795 ns                ;
; 17.022 ns                               ; 125.34 MHz ( period = 7.978 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.773 ns                ;
; 17.026 ns                               ; 125.41 MHz ( period = 7.974 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.769 ns                ;
; 17.057 ns                               ; 125.90 MHz ( period = 7.943 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.738 ns                ;
; 17.059 ns                               ; 125.93 MHz ( period = 7.941 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.736 ns                ;
; 17.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.724 ns                ;
; 17.093 ns                               ; 126.47 MHz ( period = 7.907 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.702 ns                ;
; 17.097 ns                               ; 126.53 MHz ( period = 7.903 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[25]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.698 ns                ;
; 17.103 ns                               ; 126.63 MHz ( period = 7.897 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.690 ns                ;
; 17.128 ns                               ; 127.03 MHz ( period = 7.872 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.667 ns                ;
; 17.130 ns                               ; 127.06 MHz ( period = 7.870 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.665 ns                ;
; 17.139 ns                               ; 127.21 MHz ( period = 7.861 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.654 ns                ;
; 17.142 ns                               ; 127.26 MHz ( period = 7.858 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.653 ns                ;
; 17.164 ns                               ; 127.62 MHz ( period = 7.836 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[25]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.631 ns                ;
; 17.168 ns                               ; 127.68 MHz ( period = 7.832 ns )                    ; vga_data8:vga_data8|hcnt[28]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.625 ns                ;
; 17.168 ns                               ; 127.68 MHz ( period = 7.832 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[24]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.627 ns                ;
; 17.172 ns                               ; 127.75 MHz ( period = 7.828 ns )                    ; vga_data8:vga_data8|hcnt[19]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.621 ns                ;
; 17.174 ns                               ; 127.78 MHz ( period = 7.826 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.619 ns                ;
; 17.199 ns                               ; 128.19 MHz ( period = 7.801 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.596 ns                ;
; 17.201 ns                               ; 128.22 MHz ( period = 7.799 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.594 ns                ;
; 17.210 ns                               ; 128.37 MHz ( period = 7.790 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.583 ns                ;
; 17.213 ns                               ; 128.42 MHz ( period = 7.787 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.582 ns                ;
; 17.235 ns                               ; 128.78 MHz ( period = 7.765 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[24]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.560 ns                ;
; 17.239 ns                               ; 128.85 MHz ( period = 7.761 ns )                    ; vga_data8:vga_data8|hcnt[28]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.554 ns                ;
; 17.243 ns                               ; 128.92 MHz ( period = 7.757 ns )                    ; vga_data8:vga_data8|hcnt[19]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.550 ns                ;
; 17.245 ns                               ; 128.95 MHz ( period = 7.755 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.548 ns                ;
; 17.270 ns                               ; 129.37 MHz ( period = 7.730 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[25]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.525 ns                ;
; 17.272 ns                               ; 129.40 MHz ( period = 7.728 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[25]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.523 ns                ;
; 17.281 ns                               ; 129.55 MHz ( period = 7.719 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.512 ns                ;
; 17.284 ns                               ; 129.60 MHz ( period = 7.716 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[25]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.511 ns                ;
; 17.287 ns                               ; 129.65 MHz ( period = 7.713 ns )                    ; vga_data8:vga_data8|hcnt[24]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.506 ns                ;
; 17.297 ns                               ; 129.82 MHz ( period = 7.703 ns )                    ; vga_data8:vga_data8|hcnt[23]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.496 ns                ;
; 17.310 ns                               ; 130.04 MHz ( period = 7.690 ns )                    ; vga_data8:vga_data8|hcnt[28]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.483 ns                ;
; 17.314 ns                               ; 130.11 MHz ( period = 7.686 ns )                    ; vga_data8:vga_data8|hcnt[19]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.479 ns                ;
; 17.316 ns                               ; 130.14 MHz ( period = 7.684 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.477 ns                ;
; 17.327 ns                               ; 130.33 MHz ( period = 7.673 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[23]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.468 ns                ;
; 17.341 ns                               ; 130.57 MHz ( period = 7.659 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[24]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.454 ns                ;
; 17.343 ns                               ; 130.60 MHz ( period = 7.657 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[24]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.452 ns                ;
; 17.352 ns                               ; 130.75 MHz ( period = 7.648 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.441 ns                ;
; 17.355 ns                               ; 130.80 MHz ( period = 7.645 ns )                    ; vga_data8:vga_data8|hcnt[13]                    ; vga_data8:vga_data8|vcnt[24]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.440 ns                ;
; 17.358 ns                               ; 130.86 MHz ( period = 7.642 ns )                    ; vga_data8:vga_data8|hcnt[24]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.435 ns                ;
; 17.368 ns                               ; 131.03 MHz ( period = 7.632 ns )                    ; vga_data8:vga_data8|hcnt[23]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.425 ns                ;
; 17.371 ns                               ; 131.08 MHz ( period = 7.629 ns )                    ; vga_data8:vga_data8|hcnt[17]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.422 ns                ;
; 17.381 ns                               ; 131.25 MHz ( period = 7.619 ns )                    ; vga_data8:vga_data8|hcnt[28]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.412 ns                ;
; 17.385 ns                               ; 131.32 MHz ( period = 7.615 ns )                    ; vga_data8:vga_data8|hcnt[19]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.408 ns                ;
; 17.387 ns                               ; 131.35 MHz ( period = 7.613 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.406 ns                ;
; 17.394 ns                               ; 131.48 MHz ( period = 7.606 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[23]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.401 ns                ;
; 17.398 ns                               ; 131.54 MHz ( period = 7.602 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[22]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.397 ns                ;
; 17.399 ns                               ; 131.56 MHz ( period = 7.601 ns )                    ; vga_data8:vga_data8|hcnt[27]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.394 ns                ;
; 17.423 ns                               ; 131.98 MHz ( period = 7.577 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.370 ns                ;
; 17.429 ns                               ; 132.08 MHz ( period = 7.571 ns )                    ; vga_data8:vga_data8|hcnt[24]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.364 ns                ;
; 17.430 ns                               ; 132.10 MHz ( period = 7.570 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[9]     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.792 ns                 ; 7.362 ns                ;
; 17.439 ns                               ; 132.26 MHz ( period = 7.561 ns )                    ; vga_data8:vga_data8|hcnt[23]                    ; vga_data8:vga_data8|vcnt[29]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.354 ns                ;
; 17.442 ns                               ; 132.31 MHz ( period = 7.558 ns )                    ; vga_data8:vga_data8|hcnt[17]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.351 ns                ;
; 17.452 ns                               ; 132.49 MHz ( period = 7.548 ns )                    ; vga_data8:vga_data8|hcnt[28]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.341 ns                ;
; 17.456 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; vga_data8:vga_data8|hcnt[19]                    ; vga_data8:vga_data8|vcnt[27]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.337 ns                ;
; 17.458 ns                               ; 132.59 MHz ( period = 7.542 ns )                    ; vga_data8:vga_data8|hcnt[16]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.335 ns                ;
; 17.465 ns                               ; 132.71 MHz ( period = 7.535 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[22]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.330 ns                ;
; 17.469 ns                               ; 132.78 MHz ( period = 7.531 ns )                    ; vga_data8:vga_data8|hcnt[15]                    ; vga_data8:vga_data8|vcnt[21]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.326 ns                ;
; 17.470 ns                               ; 132.80 MHz ( period = 7.530 ns )                    ; vga_data8:vga_data8|hcnt[27]                    ; vga_data8:vga_data8|vcnt[30]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.323 ns                ;
; 17.494 ns                               ; 133.23 MHz ( period = 7.506 ns )                    ; vga_data8:vga_data8|hcnt[22]                    ; vga_data8:vga_data8|vcnt[26]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.299 ns                ;
; 17.497 ns                               ; 133.28 MHz ( period = 7.503 ns )                    ; vga_data8:vga_data8|hcnt[11]                    ; vga_data8:vga_data8|vcnt[9]     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.792 ns                 ; 7.295 ns                ;
; 17.500 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; vga_data8:vga_data8|hcnt[24]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.293 ns                ;
; 17.500 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; vga_data8:vga_data8|hcnt[14]                    ; vga_data8:vga_data8|vcnt[23]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.295 ns                ;
; 17.502 ns                               ; 133.37 MHz ( period = 7.498 ns )                    ; vga_data8:vga_data8|hcnt[12]                    ; vga_data8:vga_data8|vcnt[23]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.795 ns                 ; 7.293 ns                ;
; 17.510 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; vga_data8:vga_data8|hcnt[23]                    ; vga_data8:vga_data8|vcnt[28]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.283 ns                ;
; 17.511 ns                               ; 133.53 MHz ( period = 7.489 ns )                    ; vga_data8:vga_data8|hcnt[21]                    ; vga_data8:vga_data8|vcnt[31]    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 25.000 ns                   ; 24.793 ns                 ; 7.282 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                 ;                                       ;                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+---------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 11.822 ns                               ; 122.28 MHz ( period = 8.178 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.974 ns                ;
; 11.934 ns                               ; 123.98 MHz ( period = 8.066 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.863 ns                ;
; 12.047 ns                               ; 125.74 MHz ( period = 7.953 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.749 ns                ;
; 12.113 ns                               ; 126.79 MHz ( period = 7.887 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 7.672 ns                ;
; 12.114 ns                               ; 126.81 MHz ( period = 7.886 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.682 ns                ;
; 12.216 ns                               ; 128.47 MHz ( period = 7.784 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.580 ns                ;
; 12.218 ns                               ; 128.50 MHz ( period = 7.782 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.578 ns                ;
; 12.225 ns                               ; 128.62 MHz ( period = 7.775 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 7.561 ns                ;
; 12.226 ns                               ; 128.63 MHz ( period = 7.774 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.571 ns                ;
; 12.338 ns                               ; 130.51 MHz ( period = 7.662 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 7.447 ns                ;
; 12.339 ns                               ; 130.53 MHz ( period = 7.661 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.457 ns                ;
; 12.340 ns                               ; 130.55 MHz ( period = 7.660 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.456 ns                ;
; 12.390 ns                               ; 131.41 MHz ( period = 7.610 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.407 ns                ;
; 12.423 ns                               ; 131.98 MHz ( period = 7.577 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.373 ns                ;
; 12.427 ns                               ; 132.05 MHz ( period = 7.573 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.370 ns                ;
; 12.437 ns                               ; 132.22 MHz ( period = 7.563 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.359 ns                ;
; 12.452 ns                               ; 132.49 MHz ( period = 7.548 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.345 ns                ;
; 12.487 ns                               ; 133.10 MHz ( period = 7.513 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.310 ns                ;
; 12.507 ns                               ; 133.46 MHz ( period = 7.493 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 7.278 ns                ;
; 12.508 ns                               ; 133.48 MHz ( period = 7.492 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.288 ns                ;
; 12.509 ns                               ; 133.49 MHz ( period = 7.491 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 7.276 ns                ;
; 12.510 ns                               ; 133.51 MHz ( period = 7.490 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.286 ns                ;
; 12.527 ns                               ; 133.82 MHz ( period = 7.473 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.270 ns                ;
; 12.565 ns                               ; 134.50 MHz ( period = 7.435 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.231 ns                ;
; 12.609 ns                               ; 135.30 MHz ( period = 7.391 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 7.204 ns                ;
; 12.664 ns                               ; 136.31 MHz ( period = 7.336 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.132 ns                ;
; 12.681 ns                               ; 136.63 MHz ( period = 7.319 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 7.105 ns                ;
; 12.682 ns                               ; 136.65 MHz ( period = 7.318 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.115 ns                ;
; 12.703 ns                               ; 137.04 MHz ( period = 7.297 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 7.084 ns                ;
; 12.717 ns                               ; 137.31 MHz ( period = 7.283 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 7.070 ns                ;
; 12.718 ns                               ; 137.32 MHz ( period = 7.282 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 7.068 ns                ;
; 12.719 ns                               ; 137.34 MHz ( period = 7.281 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.078 ns                ;
; 12.721 ns                               ; 137.38 MHz ( period = 7.279 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 7.093 ns                ;
; 12.734 ns                               ; 137.63 MHz ( period = 7.266 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.062 ns                ;
; 12.736 ns                               ; 137.67 MHz ( period = 7.264 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 7.060 ns                ;
; 12.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 7.038 ns                ;
; 12.778 ns                               ; 138.47 MHz ( period = 7.222 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 7.008 ns                ;
; 12.779 ns                               ; 138.48 MHz ( period = 7.221 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 7.018 ns                ;
; 12.791 ns                               ; 138.72 MHz ( period = 7.209 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.996 ns                ;
; 12.805 ns                               ; 138.99 MHz ( period = 7.195 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.982 ns                ;
; 12.807 ns                               ; 139.02 MHz ( period = 7.193 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.981 ns                ;
; 12.831 ns                               ; 139.49 MHz ( period = 7.169 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.956 ns                ;
; 12.834 ns                               ; 139.55 MHz ( period = 7.166 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.979 ns                ;
; 12.844 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.941 ns                ;
; 12.845 ns                               ; 139.76 MHz ( period = 7.155 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.942 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.946 ns                ;
; 12.887 ns                               ; 140.59 MHz ( period = 7.113 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.927 ns                ;
; 12.895 ns                               ; 140.75 MHz ( period = 7.105 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.893 ns                ;
; 12.908 ns                               ; 141.00 MHz ( period = 7.092 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.889 ns                ;
; 12.935 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.853 ns                ;
; 12.944 ns                               ; 141.72 MHz ( period = 7.056 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.843 ns                ;
; 12.945 ns                               ; 141.74 MHz ( period = 7.055 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.852 ns                ;
; 12.951 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.811 ns                 ; 6.860 ns                ;
; 12.956 ns                               ; 141.96 MHz ( period = 7.044 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.830 ns                ;
; 12.965 ns                               ; 142.15 MHz ( period = 7.035 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.811 ns                 ; 6.846 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.807 ns                ;
; 12.991 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.822 ns                ;
; 13.003 ns                               ; 142.92 MHz ( period = 6.997 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.810 ns                ;
; 13.005 ns                               ; 142.96 MHz ( period = 6.995 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.808 ns                ;
; 13.005 ns                               ; 142.96 MHz ( period = 6.995 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.792 ns                ;
; 13.032 ns                               ; 143.51 MHz ( period = 6.968 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.755 ns                ;
; 13.033 ns                               ; 143.53 MHz ( period = 6.967 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.780 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.766 ns                ;
; 13.055 ns                               ; 143.99 MHz ( period = 6.945 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.812 ns                 ; 6.757 ns                ;
; 13.069 ns                               ; 144.28 MHz ( period = 6.931 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.716 ns                ;
; 13.072 ns                               ; 144.34 MHz ( period = 6.928 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.715 ns                ;
; 13.079 ns                               ; 144.49 MHz ( period = 6.921 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.734 ns                ;
; 13.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.709 ns                ;
; 13.101 ns                               ; 144.95 MHz ( period = 6.899 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.684 ns                ;
; 13.101 ns                               ; 144.95 MHz ( period = 6.899 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.695 ns                ;
; 13.103 ns                               ; 144.99 MHz ( period = 6.897 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.682 ns                ;
; 13.124 ns                               ; 145.43 MHz ( period = 6.876 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.661 ns                ;
; 13.131 ns                               ; 145.58 MHz ( period = 6.869 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.657 ns                ;
; 13.137 ns                               ; 145.71 MHz ( period = 6.863 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.677 ns                ;
; 13.157 ns                               ; 146.13 MHz ( period = 6.843 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.639 ns                ;
; 13.165 ns                               ; 146.31 MHz ( period = 6.835 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.631 ns                ;
; 13.169 ns                               ; 146.39 MHz ( period = 6.831 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.644 ns                ;
; 13.171 ns                               ; 146.43 MHz ( period = 6.829 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.642 ns                ;
; 13.177 ns                               ; 146.56 MHz ( period = 6.823 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.637 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.623 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.606 ns                ;
; 13.192 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.811 ns                 ; 6.619 ns                ;
; 13.193 ns                               ; 146.91 MHz ( period = 6.807 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.592 ns                ;
; 13.205 ns                               ; 147.17 MHz ( period = 6.795 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.591 ns                ;
; 13.213 ns                               ; 147.34 MHz ( period = 6.787 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.601 ns                ;
; 13.214 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.571 ns                ;
; 13.214 ns                               ; 147.36 MHz ( period = 6.786 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.600 ns                ;
; 13.215 ns                               ; 147.38 MHz ( period = 6.785 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.571 ns                ;
; 13.219 ns                               ; 147.47 MHz ( period = 6.781 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.577 ns                ;
; 13.219 ns                               ; 147.47 MHz ( period = 6.781 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.569 ns                ;
; 13.227 ns                               ; 147.65 MHz ( period = 6.773 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.586 ns                ;
; 13.235 ns                               ; 147.82 MHz ( period = 6.765 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.550 ns                ;
; 13.238 ns                               ; 147.89 MHz ( period = 6.762 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.547 ns                ;
; 13.240 ns                               ; 147.93 MHz ( period = 6.760 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.545 ns                ;
; 13.259 ns                               ; 148.35 MHz ( period = 6.741 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.529 ns                ;
; 13.261 ns                               ; 148.39 MHz ( period = 6.739 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.536 ns                ;
; 13.269 ns                               ; 148.57 MHz ( period = 6.731 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.518 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.539 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; clock_controller:clock_controller_inst|data[15] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.540 ns                ;
; 13.297 ns                               ; 149.19 MHz ( period = 6.703 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.489 ns                ;
; 13.309 ns                               ; 149.45 MHz ( period = 6.691 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.488 ns                ;
; 13.325 ns                               ; 149.81 MHz ( period = 6.675 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.815 ns                 ; 6.490 ns                ;
; 13.328 ns                               ; 149.88 MHz ( period = 6.672 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.468 ns                ;
; 13.328 ns                               ; 149.88 MHz ( period = 6.672 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.457 ns                ;
; 13.343 ns                               ; 150.22 MHz ( period = 6.657 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.471 ns                ;
; 13.347 ns                               ; 150.31 MHz ( period = 6.653 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.439 ns                ;
; 13.357 ns                               ; 150.53 MHz ( period = 6.643 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.430 ns                ;
; 13.374 ns                               ; 150.92 MHz ( period = 6.626 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.787 ns                 ; 6.413 ns                ;
; 13.379 ns                               ; 151.03 MHz ( period = 6.621 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.812 ns                 ; 6.433 ns                ;
; 13.380 ns                               ; 151.06 MHz ( period = 6.620 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.434 ns                ;
; 13.398 ns                               ; 151.47 MHz ( period = 6.602 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.398 ns                ;
; 13.412 ns                               ; 151.79 MHz ( period = 6.588 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.374 ns                ;
; 13.438 ns                               ; 152.39 MHz ( period = 6.562 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.376 ns                ;
; 13.440 ns                               ; 152.44 MHz ( period = 6.560 ns )                    ; clock_controller:clock_controller_inst|data[13] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.374 ns                ;
; 13.446 ns                               ; 152.58 MHz ( period = 6.554 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.350 ns                ;
; 13.449 ns                               ; 152.65 MHz ( period = 6.551 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.337 ns                ;
; 13.460 ns                               ; 152.91 MHz ( period = 6.540 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.325 ns                ;
; 13.461 ns                               ; 152.93 MHz ( period = 6.539 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.353 ns                ;
; 13.468 ns                               ; 153.09 MHz ( period = 6.532 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.345 ns                ;
; 13.475 ns                               ; 153.26 MHz ( period = 6.525 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.338 ns                ;
; 13.482 ns                               ; 153.42 MHz ( period = 6.518 ns )                    ; clock_controller:clock_controller_inst|data[19] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.332 ns                ;
; 13.497 ns                               ; 153.78 MHz ( period = 6.503 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.288 ns                ;
; 13.499 ns                               ; 153.82 MHz ( period = 6.501 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.286 ns                ;
; 13.499 ns                               ; 153.82 MHz ( period = 6.501 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[13] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 6.270 ns                ;
; 13.505 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; clock_controller:clock_controller_inst|data[19] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.309 ns                ;
; 13.509 ns                               ; 154.06 MHz ( period = 6.491 ns )                    ; clock_controller:clock_controller_inst|data[22] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.277 ns                ;
; 13.511 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[19] ; clk        ; clk      ; 20.000 ns                   ; 19.768 ns                 ; 6.257 ns                ;
; 13.515 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.270 ns                ;
; 13.515 ns                               ; 154.20 MHz ( period = 6.485 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.282 ns                ;
; 13.517 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.811 ns                 ; 6.294 ns                ;
; 13.519 ns                               ; 154.30 MHz ( period = 6.481 ns )                    ; clock_controller:clock_controller_inst|data[16] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.266 ns                ;
; 13.520 ns                               ; 154.32 MHz ( period = 6.480 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.277 ns                ;
; 13.542 ns                               ; 154.85 MHz ( period = 6.458 ns )                    ; clock_controller:clock_controller_inst|data[16] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.243 ns                ;
; 13.546 ns                               ; 154.94 MHz ( period = 6.454 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.242 ns                ;
; 13.561 ns                               ; 155.30 MHz ( period = 6.439 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.235 ns                ;
; 13.585 ns                               ; 155.88 MHz ( period = 6.415 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.212 ns                ;
; 13.585 ns                               ; 155.88 MHz ( period = 6.415 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[11] ; clk        ; clk      ; 20.000 ns                   ; 19.771 ns                 ; 6.186 ns                ;
; 13.595 ns                               ; 156.13 MHz ( period = 6.405 ns )                    ; clock_controller:clock_controller_inst|data[19] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.219 ns                ;
; 13.599 ns                               ; 156.23 MHz ( period = 6.401 ns )                    ; clock_controller:clock_controller_inst|data[12] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.813 ns                 ; 6.214 ns                ;
; 13.605 ns                               ; 156.37 MHz ( period = 6.395 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.180 ns                ;
; 13.607 ns                               ; 156.42 MHz ( period = 6.393 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.207 ns                ;
; 13.609 ns                               ; 156.47 MHz ( period = 6.391 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.205 ns                ;
; 13.621 ns                               ; 156.76 MHz ( period = 6.379 ns )                    ; clock_controller:clock_controller_inst|data[17] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.165 ns                ;
; 13.632 ns                               ; 157.04 MHz ( period = 6.368 ns )                    ; clock_controller:clock_controller_inst|data[16] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.153 ns                ;
; 13.633 ns                               ; 157.06 MHz ( period = 6.367 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.164 ns                ;
; 13.640 ns                               ; 157.23 MHz ( period = 6.360 ns )                    ; clock_controller:clock_controller_inst|data[19] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.174 ns                ;
; 13.640 ns                               ; 157.23 MHz ( period = 6.360 ns )                    ; clock_controller:clock_controller_inst|data[16] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.145 ns                ;
; 13.643 ns                               ; 157.31 MHz ( period = 6.357 ns )                    ; clock_controller:clock_controller_inst|data[7]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.145 ns                ;
; 13.647 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.167 ns                ;
; 13.653 ns                               ; 157.55 MHz ( period = 6.347 ns )                    ; clock_controller:clock_controller_inst|data[8]  ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.143 ns                ;
; 13.655 ns                               ; 157.60 MHz ( period = 6.345 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.159 ns                ;
; 13.669 ns                               ; 157.95 MHz ( period = 6.331 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.119 ns                ;
; 13.671 ns                               ; 158.00 MHz ( period = 6.329 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.115 ns                ;
; 13.692 ns                               ; 158.53 MHz ( period = 6.308 ns )                    ; clock_controller:clock_controller_inst|data[26] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.093 ns                ;
; 13.694 ns                               ; 158.58 MHz ( period = 6.306 ns )                    ; clock_controller:clock_controller_inst|data[18] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.102 ns                ;
; 13.708 ns                               ; 158.93 MHz ( period = 6.292 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.078 ns                ;
; 13.710 ns                               ; 158.98 MHz ( period = 6.290 ns )                    ; clock_controller:clock_controller_inst|data[9]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.087 ns                ;
; 13.715 ns                               ; 159.11 MHz ( period = 6.285 ns )                    ; clock_controller:clock_controller_inst|data[26] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 6.070 ns                ;
; 13.717 ns                               ; 159.16 MHz ( period = 6.283 ns )                    ; clock_controller:clock_controller_inst|data[18] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.079 ns                ;
; 13.720 ns                               ; 159.24 MHz ( period = 6.280 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[20] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.077 ns                ;
; 13.733 ns                               ; 159.57 MHz ( period = 6.267 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 6.064 ns                ;
; 13.737 ns                               ; 159.67 MHz ( period = 6.263 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[12] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 6.032 ns                ;
; 13.744 ns                               ; 159.85 MHz ( period = 6.256 ns )                    ; clock_controller:clock_controller_inst|data[14] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.814 ns                 ; 6.070 ns                ;
; 13.744 ns                               ; 159.85 MHz ( period = 6.256 ns )                    ; clock_controller:clock_controller_inst|data[19] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.815 ns                 ; 6.071 ns                ;
; 13.744 ns                               ; 159.85 MHz ( period = 6.256 ns )                    ; clock_controller:clock_controller_inst|data[16] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.042 ns                ;
; 13.750 ns                               ; 160.00 MHz ( period = 6.250 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[21] ; clk        ; clk      ; 20.000 ns                   ; 19.768 ns                 ; 6.018 ns                ;
; 13.766 ns                               ; 160.41 MHz ( period = 6.234 ns )                    ; clock_controller:clock_controller_inst|data[6]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 6.022 ns                ;
; 13.768 ns                               ; 160.46 MHz ( period = 6.232 ns )                    ; clock_controller:clock_controller_inst|data[20] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 6.018 ns                ;
; 13.771 ns                               ; 160.54 MHz ( period = 6.229 ns )                    ; clock_controller:clock_controller_inst|data[10] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 6.025 ns                ;
; 13.781 ns                               ; 160.80 MHz ( period = 6.219 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.815 ns                 ; 6.034 ns                ;
; 13.790 ns                               ; 161.03 MHz ( period = 6.210 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[13] ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 5.968 ns                ;
; 13.791 ns                               ; 161.06 MHz ( period = 6.209 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[13] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 5.978 ns                ;
; 13.800 ns                               ; 161.29 MHz ( period = 6.200 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 5.988 ns                ;
; 13.802 ns                               ; 161.34 MHz ( period = 6.198 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[19] ; clk        ; clk      ; 20.000 ns                   ; 19.757 ns                 ; 5.955 ns                ;
; 13.803 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[19] ; clk        ; clk      ; 20.000 ns                   ; 19.768 ns                 ; 5.965 ns                ;
; 13.803 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 5.983 ns                ;
; 13.805 ns                               ; 161.42 MHz ( period = 6.195 ns )                    ; clock_controller:clock_controller_inst|data[26] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 5.980 ns                ;
; 13.807 ns                               ; 161.47 MHz ( period = 6.193 ns )                    ; clock_controller:clock_controller_inst|data[18] ; clock_controller:clock_controller_inst|data[30] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 5.989 ns                ;
; 13.818 ns                               ; 161.76 MHz ( period = 6.182 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.815 ns                 ; 5.997 ns                ;
; 13.830 ns                               ; 162.07 MHz ( period = 6.170 ns )                    ; clock_controller:clock_controller_inst|data[4]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 5.967 ns                ;
; 13.840 ns                               ; 162.34 MHz ( period = 6.160 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[27] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 5.946 ns                ;
; 13.844 ns                               ; 162.44 MHz ( period = 6.156 ns )                    ; clock_controller:clock_controller_inst|data[18] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.796 ns                 ; 5.952 ns                ;
; 13.866 ns                               ; 163.03 MHz ( period = 6.134 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[24] ; clk        ; clk      ; 20.000 ns                   ; 19.812 ns                 ; 5.946 ns                ;
; 13.876 ns                               ; 163.29 MHz ( period = 6.124 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[11] ; clk        ; clk      ; 20.000 ns                   ; 19.760 ns                 ; 5.884 ns                ;
; 13.877 ns                               ; 163.32 MHz ( period = 6.123 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[11] ; clk        ; clk      ; 20.000 ns                   ; 19.771 ns                 ; 5.894 ns                ;
; 13.878 ns                               ; 163.35 MHz ( period = 6.122 ns )                    ; clock_controller:clock_controller_inst|data[21] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.815 ns                 ; 5.937 ns                ;
; 13.900 ns                               ; 163.93 MHz ( period = 6.100 ns )                    ; clock_controller:clock_controller_inst|data[23] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 5.886 ns                ;
; 13.948 ns                               ; 165.23 MHz ( period = 6.052 ns )                    ; clock_controller:clock_controller_inst|data[18] ; clock_controller:clock_controller_inst|data[25] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 5.849 ns                ;
; 13.963 ns                               ; 165.65 MHz ( period = 6.037 ns )                    ; clock_controller:clock_controller_inst|data[11] ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.812 ns                 ; 5.849 ns                ;
; 13.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; clock_controller:clock_controller_inst|data[25] ; clock_controller:clock_controller_inst|data[29] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 5.799 ns                ;
; 13.990 ns                               ; 166.39 MHz ( period = 6.010 ns )                    ; clock_controller:clock_controller_inst|data[5]  ; clock_controller:clock_controller_inst|data[26] ; clk        ; clk      ; 20.000 ns                   ; 19.788 ns                 ; 5.798 ns                ;
; 14.009 ns                               ; 166.92 MHz ( period = 5.991 ns )                    ; clock_controller:clock_controller_inst|data[25] ; clock_controller:clock_controller_inst|data[31] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 5.776 ns                ;
; 14.011 ns                               ; 166.97 MHz ( period = 5.989 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[20] ; clk        ; clk      ; 20.000 ns                   ; 19.786 ns                 ; 5.775 ns                ;
; 14.012 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[20] ; clk        ; clk      ; 20.000 ns                   ; 19.797 ns                 ; 5.785 ns                ;
; 14.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[13] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 5.752 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; clock_controller:clock_controller_inst|data[24] ; clock_controller:clock_controller_inst|data[28] ; clk        ; clk      ; 20.000 ns                   ; 19.785 ns                 ; 5.765 ns                ;
; 14.028 ns                               ; 167.45 MHz ( period = 5.972 ns )                    ; clock_controller:clock_controller_inst|data[2]  ; clock_controller:clock_controller_inst|data[12] ; clk        ; clk      ; 20.000 ns                   ; 19.758 ns                 ; 5.730 ns                ;
; 14.029 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; clock_controller:clock_controller_inst|data[1]  ; clock_controller:clock_controller_inst|data[19] ; clk        ; clk      ; 20.000 ns                   ; 19.768 ns                 ; 5.739 ns                ;
; 14.029 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; clock_controller:clock_controller_inst|data[3]  ; clock_controller:clock_controller_inst|data[14] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 5.740 ns                ;
; 14.029 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; clock_controller:clock_controller_inst|data[0]  ; clock_controller:clock_controller_inst|data[12] ; clk        ; clk      ; 20.000 ns                   ; 19.769 ns                 ; 5.740 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                                                                                                             ; From Clock                            ; To Clock                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.531 ns                                ; vga_data8:vga_data8|vcnt[31]                        ; vga_data8:vga_data8|vcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; vga_data8:vga_data8|hcnt[31]                        ; vga_data8:vga_data8|hcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.735 ns                                ; vga_data8:vga_data8|vcnt[1]                         ; vga_data8:vga_data8|addr_rom[1]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.751 ns                 ;
; 0.735 ns                                ; vga_data8:vga_data8|vcnt[1]                         ; vga_data8:vga_data8|addr_rom[0]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.751 ns                 ;
; 0.795 ns                                ; vga_data8:vga_data8|vcnt[16]                        ; vga_data8:vga_data8|vcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_data8:vga_data8|hcnt[16]                        ; vga_data8:vga_data8|hcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; vga_data8:vga_data8|vcnt[7]                         ; vga_data8:vga_data8|vcnt[7]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.800 ns                                ; vga_data8:vga_data8|hcnt[0]                         ; vga_data8:vga_data8|hcnt[0]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.800 ns                                ; vga_data8:vga_data8|vcnt[1]                         ; vga_data8:vga_data8|vcnt[1]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.801 ns                                ; vga_data8:vga_data8|vcnt[11]                        ; vga_data8:vga_data8|vcnt[11]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.805 ns                                ; vga_data8:vga_data8|vcnt[17]                        ; vga_data8:vga_data8|vcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; vga_data8:vga_data8|hcnt[17]                        ; vga_data8:vga_data8|hcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; vga_data8:vga_data8|hcnt[1]                         ; vga_data8:vga_data8|hcnt[1]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[29]                        ; vga_data8:vga_data8|vcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[30]                        ; vga_data8:vga_data8|vcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[13]                        ; vga_data8:vga_data8|vcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[14]                        ; vga_data8:vga_data8|vcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[15]                        ; vga_data8:vga_data8|vcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[20]                        ; vga_data8:vga_data8|vcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[23]                        ; vga_data8:vga_data8|vcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[18]                        ; vga_data8:vga_data8|vcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[27]                        ; vga_data8:vga_data8|vcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[20]                        ; vga_data8:vga_data8|hcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[18]                        ; vga_data8:vga_data8|hcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[23]                        ; vga_data8:vga_data8|hcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[27]                        ; vga_data8:vga_data8|hcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[11]                        ; vga_data8:vga_data8|hcnt[11]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[14]                        ; vga_data8:vga_data8|hcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[15]                        ; vga_data8:vga_data8|hcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[13]                        ; vga_data8:vga_data8|hcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|vcnt[25]                        ; vga_data8:vga_data8|vcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[25]                        ; vga_data8:vga_data8|hcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[2]                         ; vga_data8:vga_data8|hcnt[2]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[29]                        ; vga_data8:vga_data8|hcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[30]                        ; vga_data8:vga_data8|hcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[4]                         ; vga_data8:vga_data8|hcnt[4]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[7]                         ; vga_data8:vga_data8|hcnt[7]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; vga_data8:vga_data8|hcnt[9]                         ; vga_data8:vga_data8|hcnt[9]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.828 ns                                ; vga_data8:vga_data8|vcnt[3]                         ; vga_data8:vga_data8|vcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.832 ns                                ; vga_data8:vga_data8|hcnt[8]                         ; vga_data8:vga_data8|hcnt[8]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; vga_data8:vga_data8|hcnt[12]                        ; vga_data8:vga_data8|hcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; vga_data8:vga_data8|hcnt[6]                         ; vga_data8:vga_data8|hcnt[6]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; vga_data8:vga_data8|hcnt[3]                         ; vga_data8:vga_data8|hcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[28]                        ; vga_data8:vga_data8|vcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[12]                        ; vga_data8:vga_data8|vcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[19]                        ; vga_data8:vga_data8|vcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[10]                        ; vga_data8:vga_data8|vcnt[10]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[26]                        ; vga_data8:vga_data8|vcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|hcnt[19]                        ; vga_data8:vga_data8|hcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|hcnt[24]                        ; vga_data8:vga_data8|hcnt[24]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|hcnt[28]                        ; vga_data8:vga_data8|hcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[24]                        ; vga_data8:vga_data8|vcnt[24]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|vcnt[8]                         ; vga_data8:vga_data8|vcnt[8]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; vga_data8:vga_data8|hcnt[26]                        ; vga_data8:vga_data8|hcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; vga_data8:vga_data8|vcnt[22]                        ; vga_data8:vga_data8|vcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_data8:vga_data8|vcnt[21]                        ; vga_data8:vga_data8|vcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_data8:vga_data8|hcnt[21]                        ; vga_data8:vga_data8|hcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; vga_data8:vga_data8|hcnt[22]                        ; vga_data8:vga_data8|hcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.858 ns                                ; vga_data8:vga_data8|p                               ; vga_data8:vga_data8|wren_p                                                                                                                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.900 ns                                ; vga_data8:vga_data8|vcnt[0]                         ; vga_data8:vga_data8|addr_rom[1]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.916 ns                 ;
; 0.900 ns                                ; vga_data8:vga_data8|vcnt[0]                         ; vga_data8:vga_data8|addr_rom[0]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.916 ns                 ;
; 0.930 ns                                ; vga_data8:vga_data8|addr_rom[0]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg0 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 0.969 ns                 ;
; 0.982 ns                                ; vga_data8:vga_data8|hcnt[5]                         ; vga_data8:vga_data8|hcnt[5]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.998 ns                 ;
; 0.982 ns                                ; vga_data8:vga_data8|hcnt[5]                         ; vga_data8:vga_data8|hcnt[10]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.998 ns                 ;
; 0.983 ns                                ; vga_data8:vga_data8|vcnt[3]                         ; vga_data8:vga_data8|addr_rom[3]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.999 ns                 ;
; 1.010 ns                                ; vga_data8:vga_data8|vcnt[0]                         ; vga_data8:vga_data8|vcnt[0]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.026 ns                 ;
; 1.089 ns                                ; vga_data8:vga_data8|vcnt[5]                         ; vga_data8:vga_data8|addr_rom[3]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.106 ns                 ;
; 1.145 ns                                ; vga_data8:vga_data8|addr_rom[7]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg7 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 1.214 ns                 ;
; 1.157 ns                                ; vga_data8:vga_data8|addr_rom[6]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.069 ns                   ; 1.226 ns                 ;
; 1.178 ns                                ; vga_data8:vga_data8|vcnt[16]                        ; vga_data8:vga_data8|vcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; vga_data8:vga_data8|hcnt[16]                        ; vga_data8:vga_data8|hcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.183 ns                                ; vga_data8:vga_data8|hcnt[0]                         ; vga_data8:vga_data8|hcnt[1]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.199 ns                 ;
; 1.184 ns                                ; vga_data8:vga_data8|vcnt[11]                        ; vga_data8:vga_data8|vcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.188 ns                                ; vga_data8:vga_data8|vcnt[17]                        ; vga_data8:vga_data8|vcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; vga_data8:vga_data8|hcnt[17]                        ; vga_data8:vga_data8|hcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; vga_data8:vga_data8|hcnt[1]                         ; vga_data8:vga_data8|hcnt[2]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[27]                        ; vga_data8:vga_data8|vcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[29]                        ; vga_data8:vga_data8|vcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[30]                        ; vga_data8:vga_data8|vcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[13]                        ; vga_data8:vga_data8|vcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[14]                        ; vga_data8:vga_data8|vcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[20]                        ; vga_data8:vga_data8|vcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[18]                        ; vga_data8:vga_data8|vcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|vcnt[25]                        ; vga_data8:vga_data8|vcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[18]                        ; vga_data8:vga_data8|hcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[20]                        ; vga_data8:vga_data8|hcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[27]                        ; vga_data8:vga_data8|hcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[11]                        ; vga_data8:vga_data8|hcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[13]                        ; vga_data8:vga_data8|hcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[14]                        ; vga_data8:vga_data8|hcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[25]                        ; vga_data8:vga_data8|hcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[30]                        ; vga_data8:vga_data8|hcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[29]                        ; vga_data8:vga_data8|hcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; vga_data8:vga_data8|hcnt[2]                         ; vga_data8:vga_data8|hcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.213 ns                                ; vga_data8:vga_data8|addr_rom[1]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg1 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.252 ns                 ;
; 1.218 ns                                ; vga_data8:vga_data8|hcnt[8]                         ; vga_data8:vga_data8|hcnt[9]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.234 ns                 ;
; 1.220 ns                                ; vga_data8:vga_data8|addr_rom[3]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.259 ns                 ;
; 1.221 ns                                ; vga_data8:vga_data8|hcnt[12]                        ; vga_data8:vga_data8|hcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; vga_data8:vga_data8|hcnt[3]                         ; vga_data8:vga_data8|hcnt[4]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; vga_data8:vga_data8|hcnt[6]                         ; vga_data8:vga_data8|hcnt[7]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[28]                        ; vga_data8:vga_data8|vcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[12]                        ; vga_data8:vga_data8|vcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[19]                        ; vga_data8:vga_data8|vcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[10]                        ; vga_data8:vga_data8|vcnt[11]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[26]                        ; vga_data8:vga_data8|vcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|hcnt[19]                        ; vga_data8:vga_data8|hcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|hcnt[26]                        ; vga_data8:vga_data8|hcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|vcnt[24]                        ; vga_data8:vga_data8|vcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|hcnt[24]                        ; vga_data8:vga_data8|hcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; vga_data8:vga_data8|hcnt[28]                        ; vga_data8:vga_data8|hcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; vga_data8:vga_data8|vcnt[22]                        ; vga_data8:vga_data8|vcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; vga_data8:vga_data8|vcnt[21]                        ; vga_data8:vga_data8|vcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; vga_data8:vga_data8|hcnt[21]                        ; vga_data8:vga_data8|hcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; vga_data8:vga_data8|hcnt[22]                        ; vga_data8:vga_data8|hcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.226 ns                                ; vga_data8:vga_data8|vcnt[2]                         ; vga_data8:vga_data8|addr_rom[0]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.243 ns                 ;
; 1.235 ns                                ; vga_data8:vga_data8|addr_rom[2]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.039 ns                   ; 1.274 ns                 ;
; 1.244 ns                                ; vga_data8:vga_data8|vcnt[4]                         ; vga_data8:vga_data8|addr_rom[2]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.261 ns                 ;
; 1.249 ns                                ; vga_data8:vga_data8|vcnt[16]                        ; vga_data8:vga_data8|vcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; vga_data8:vga_data8|hcnt[16]                        ; vga_data8:vga_data8|hcnt[18]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; vga_data8:vga_data8|vcnt[2]                         ; vga_data8:vga_data8|addr_rom[1]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.266 ns                 ;
; 1.251 ns                                ; vga_data8:vga_data8|vcnt[4]                         ; vga_data8:vga_data8|addr_rom[3]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.268 ns                 ;
; 1.254 ns                                ; vga_data8:vga_data8|hcnt[0]                         ; vga_data8:vga_data8|hcnt[2]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.254 ns                                ; vga_data8:vga_data8|vcnt[1]                         ; vga_data8:vga_data8|vcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.270 ns                 ;
; 1.255 ns                                ; vga_data8:vga_data8|vcnt[11]                        ; vga_data8:vga_data8|vcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.259 ns                                ; vga_data8:vga_data8|vcnt[17]                        ; vga_data8:vga_data8|vcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; vga_data8:vga_data8|hcnt[17]                        ; vga_data8:vga_data8|hcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; vga_data8:vga_data8|hcnt[1]                         ; vga_data8:vga_data8|hcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[27]                        ; vga_data8:vga_data8|vcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[29]                        ; vga_data8:vga_data8|vcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[13]                        ; vga_data8:vga_data8|vcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[18]                        ; vga_data8:vga_data8|vcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[20]                        ; vga_data8:vga_data8|vcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|vcnt[25]                        ; vga_data8:vga_data8|vcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[18]                        ; vga_data8:vga_data8|hcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[20]                        ; vga_data8:vga_data8|hcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[25]                        ; vga_data8:vga_data8|hcnt[27]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[9]                         ; vga_data8:vga_data8|hcnt[11]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[13]                        ; vga_data8:vga_data8|hcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[11]                        ; vga_data8:vga_data8|hcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[27]                        ; vga_data8:vga_data8|hcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[29]                        ; vga_data8:vga_data8|hcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[4]                         ; vga_data8:vga_data8|hcnt[6]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; vga_data8:vga_data8|hcnt[2]                         ; vga_data8:vga_data8|hcnt[4]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.270 ns                                ; vga_data8:vga_data8|vcnt[7]                         ; vga_data8:vga_data8|vcnt[8]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.279 ns                                ; vga_data8:vga_data8|vcnt[15]                        ; vga_data8:vga_data8|vcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.297 ns                 ;
; 1.279 ns                                ; vga_data8:vga_data8|hcnt[15]                        ; vga_data8:vga_data8|hcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; vga_data8:vga_data8|hcnt[23]                        ; vga_data8:vga_data8|hcnt[24]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; vga_data8:vga_data8|vcnt[23]                        ; vga_data8:vga_data8|vcnt[24]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.281 ns                                ; vga_data8:vga_data8|hcnt[7]                         ; vga_data8:vga_data8|hcnt[8]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.286 ns                                ; vga_data8:vga_data8|vcnt[3]                         ; vga_data8:vga_data8|addr_rom[1]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.302 ns                 ;
; 1.290 ns                                ; vga_data8:vga_data8|vcnt[1]                         ; vga_data8:vga_data8|addr_rom[2]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.306 ns                 ;
; 1.292 ns                                ; vga_data8:vga_data8|hcnt[12]                        ; vga_data8:vga_data8|hcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[26]                        ; vga_data8:vga_data8|vcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[28]                        ; vga_data8:vga_data8|vcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[10]                        ; vga_data8:vga_data8|vcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[12]                        ; vga_data8:vga_data8|vcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[19]                        ; vga_data8:vga_data8|vcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[8]                         ; vga_data8:vga_data8|vcnt[10]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|vcnt[24]                        ; vga_data8:vga_data8|vcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|hcnt[19]                        ; vga_data8:vga_data8|hcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|hcnt[26]                        ; vga_data8:vga_data8|hcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|hcnt[24]                        ; vga_data8:vga_data8|hcnt[26]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; vga_data8:vga_data8|hcnt[28]                        ; vga_data8:vga_data8|hcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; vga_data8:vga_data8|vcnt[21]                        ; vga_data8:vga_data8|vcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.296 ns                                ; vga_data8:vga_data8|hcnt[21]                        ; vga_data8:vga_data8|hcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.296 ns                                ; vga_data8:vga_data8|vcnt[3]                         ; vga_data8:vga_data8|addr_rom[2]                                                                                                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.320 ns                                ; vga_data8:vga_data8|vcnt[16]                        ; vga_data8:vga_data8|vcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.320 ns                                ; vga_data8:vga_data8|hcnt[16]                        ; vga_data8:vga_data8|hcnt[19]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.325 ns                                ; vga_data8:vga_data8|hcnt[0]                         ; vga_data8:vga_data8|hcnt[3]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.341 ns                 ;
; 1.326 ns                                ; vga_data8:vga_data8|vcnt[11]                        ; vga_data8:vga_data8|vcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.330 ns                                ; vga_data8:vga_data8|vcnt[17]                        ; vga_data8:vga_data8|vcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.330 ns                                ; vga_data8:vga_data8|hcnt[17]                        ; vga_data8:vga_data8|hcnt[20]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.330 ns                                ; vga_data8:vga_data8|hcnt[1]                         ; vga_data8:vga_data8|hcnt[4]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|vcnt[25]                        ; vga_data8:vga_data8|vcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|vcnt[27]                        ; vga_data8:vga_data8|vcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|vcnt[20]                        ; vga_data8:vga_data8|vcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|vcnt[18]                        ; vga_data8:vga_data8|vcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[18]                        ; vga_data8:vga_data8|hcnt[21]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[20]                        ; vga_data8:vga_data8|hcnt[23]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[25]                        ; vga_data8:vga_data8|hcnt[28]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[9]                         ; vga_data8:vga_data8|hcnt[12]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[11]                        ; vga_data8:vga_data8|hcnt[14]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[27]                        ; vga_data8:vga_data8|hcnt[30]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; vga_data8:vga_data8|hcnt[4]                         ; vga_data8:vga_data8|hcnt[7]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.333 ns                                ; vga_data8:vga_data8|vcnt[14]                        ; vga_data8:vga_data8|vcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.351 ns                 ;
; 1.333 ns                                ; vga_data8:vga_data8|hcnt[14]                        ; vga_data8:vga_data8|hcnt[16]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.351 ns                 ;
; 1.350 ns                                ; vga_data8:vga_data8|vcnt[15]                        ; vga_data8:vga_data8|vcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.368 ns                 ;
; 1.350 ns                                ; vga_data8:vga_data8|hcnt[15]                        ; vga_data8:vga_data8|hcnt[17]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.368 ns                 ;
; 1.352 ns                                ; vga_data8:vga_data8|vcnt[23]                        ; vga_data8:vga_data8|vcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.352 ns                                ; vga_data8:vga_data8|hcnt[23]                        ; vga_data8:vga_data8|hcnt[25]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.352 ns                                ; vga_data8:vga_data8|hcnt[7]                         ; vga_data8:vga_data8|hcnt[9]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.360 ns                                ; vga_data8:vga_data8|hcnt[8]                         ; vga_data8:vga_data8|hcnt[11]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.363 ns                                ; vga_data8:vga_data8|hcnt[12]                        ; vga_data8:vga_data8|hcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.379 ns                 ;
; 1.363 ns                                ; vga_data8:vga_data8|hcnt[3]                         ; vga_data8:vga_data8|hcnt[6]                                                                                                                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.379 ns                 ;
; 1.365 ns                                ; vga_data8:vga_data8|addr_rom[5]                     ; vga_data8:vga_data8|rom256_digits:rom256_digits|altsyncram:altsyncram_component|altsyncram_fq71:auto_generated|ram_block1a0~porta_address_reg5 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.066 ns                   ; 1.431 ns                 ;
; 1.366 ns                                ; vga_data8:vga_data8|vcnt[26]                        ; vga_data8:vga_data8|vcnt[29]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; vga_data8:vga_data8|vcnt[28]                        ; vga_data8:vga_data8|vcnt[31]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; vga_data8:vga_data8|vcnt[10]                        ; vga_data8:vga_data8|vcnt[13]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; vga_data8:vga_data8|vcnt[12]                        ; vga_data8:vga_data8|vcnt[15]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; vga_data8:vga_data8|vcnt[19]                        ; vga_data8:vga_data8|vcnt[22]                                                                                                                   ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                ;                                       ;                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; clock_controller:clock_controller_inst|clk_10ms     ; clock_controller:clock_controller_inst|clk_10ms  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.530 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.795 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; clock_controller:clock_controller_inst|data[1]      ; clock_controller:clock_controller_inst|data[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; clock_controller:clock_controller_inst|data[0]      ; clock_controller:clock_controller_inst|data[0]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[1]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; clock_controller:clock_controller_inst|data[4]      ; clock_controller:clock_controller_inst|data[4]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.808 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; clock_controller:clock_controller_inst|count[17]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.813 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.828 ns                                ; clock_controller:clock_controller_inst|data[3]      ; clock_controller:clock_controller_inst|data[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.831 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.834 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.844 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; clock_controller:clock_controller_inst|count[15]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; clock_controller:clock_controller_inst|count[16]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 1.118 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.134 ns                 ;
; 1.119 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.135 ns                 ;
; 1.178 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.184 ns                                ; clock_controller:clock_controller_inst|data[0]      ; clock_controller:clock_controller_inst|data[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.191 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.191 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.192 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.196 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.197 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.197 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.213 ns                 ;
; 1.201 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[25]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.203 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[26]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.205 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[24]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.221 ns                 ;
; 1.208 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[27]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.224 ns                 ;
; 1.214 ns                                ; clock_controller:clock_controller_inst|data[3]      ; clock_controller:clock_controller_inst|data[4]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.217 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[1]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.220 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.230 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; clock_controller:clock_controller_inst|count[16]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; clock_controller:clock_controller_inst|count[15]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.249 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; clock_controller:clock_controller_inst|data[1]      ; clock_controller:clock_controller_inst|data[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.262 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.262 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.263 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.267 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.268 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.284 ns                 ;
; 1.277 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.285 ns                                ; clock_controller:clock_controller_inst|count[17]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.301 ns                 ;
; 1.292 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.306 ns                 ;
; 1.301 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.317 ns                 ;
; 1.302 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.302 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.303 ns                                ; clock_controller:clock_controller_inst|count[15]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.320 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.320 ns                                ; clock_controller:clock_controller_inst|data[1]      ; clock_controller:clock_controller_inst|data[4]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.326 ns                                ; clock_controller:clock_controller_inst|data[0]      ; clock_controller:clock_controller_inst|data[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.333 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.333 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.334 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.335 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.338 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.345 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.359 ns                 ;
; 1.348 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.364 ns                 ;
; 1.356 ns                                ; clock_controller:clock_controller_inst|count[17]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.372 ns                 ;
; 1.363 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.377 ns                 ;
; 1.372 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.388 ns                 ;
; 1.373 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.373 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.374 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.390 ns                 ;
; 1.376 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.392 ns                 ;
; 1.391 ns                                ; clock_controller:clock_controller_inst|count[16]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.391 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; clock_controller:clock_controller_inst|data[0]      ; clock_controller:clock_controller_inst|data[4]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.404 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.405 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.421 ns                 ;
; 1.409 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.413 ns                                ; clock_controller:clock_controller_inst|data[28]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; 1.414 ns                                ; clock_controller:clock_controller_inst|data[28]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.430 ns                 ;
; 1.416 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.430 ns                 ;
; 1.416 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.430 ns                 ;
; 1.419 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.435 ns                 ;
; 1.426 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 1.441 ns                 ;
; 1.427 ns                                ; clock_controller:clock_controller_inst|data[26]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 1.442 ns                 ;
; 1.434 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.448 ns                 ;
; 1.443 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.459 ns                 ;
; 1.444 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.444 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.460 ns                 ;
; 1.447 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.463 ns                 ;
; 1.462 ns                                ; clock_controller:clock_controller_inst|count[16]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.462 ns                                ; clock_controller:clock_controller_inst|count[15]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.462 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.471 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[25]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.487 ns                 ;
; 1.473 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[26]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.475 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.475 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[24]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.478 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[27]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.494 ns                 ;
; 1.480 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.496 ns                 ;
; 1.487 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.501 ns                 ;
; 1.487 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.501 ns                 ;
; 1.490 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.506 ns                 ;
; 1.494 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.502 ns                                ; clock_controller:clock_controller_inst|data[30]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.503 ns                                ; clock_controller:clock_controller_inst|data[30]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.519 ns                 ;
; 1.505 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.519 ns                 ;
; 1.514 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.530 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.515 ns                                ; clock_controller:clock_controller_inst|count[13]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.531 ns                 ;
; 1.518 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[4]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.534 ns                 ;
; 1.522 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.536 ns                 ;
; 1.533 ns                                ; clock_controller:clock_controller_inst|count[15]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.533 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.533 ns                                ; clock_controller:clock_controller_inst|data[31]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.534 ns                                ; clock_controller:clock_controller_inst|data[31]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.550 ns                 ;
; 1.540 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[25]  ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 1.557 ns                 ;
; 1.546 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.562 ns                 ;
; 1.546 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.562 ns                 ;
; 1.549 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[26]  ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 1.566 ns                 ;
; 1.552 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[24]  ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 1.569 ns                 ;
; 1.553 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.567 ns                 ;
; 1.554 ns                                ; clock_controller:clock_controller_inst|data[29]     ; clock_controller:clock_controller_inst|data[27]  ; clk        ; clk      ; 0.000 ns                   ; 0.017 ns                   ; 1.571 ns                 ;
; 1.558 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.572 ns                 ;
; 1.558 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.572 ns                 ;
; 1.561 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.577 ns                 ;
; 1.565 ns                                ; clock_controller:clock_controller_inst|count[14]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.576 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.590 ns                 ;
; 1.585 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.601 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.586 ns                                ; clock_controller:clock_controller_inst|count[19]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.602 ns                 ;
; 1.589 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[5]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.605 ns                 ;
; 1.593 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.607 ns                 ;
; 1.604 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.624 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.638 ns                 ;
; 1.629 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.643 ns                 ;
; 1.629 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.643 ns                 ;
; 1.632 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.648 ns                 ;
; 1.639 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.655 ns                 ;
; 1.647 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.661 ns                 ;
; 1.656 ns                                ; clock_controller:clock_controller_inst|count[2]     ; clock_controller:clock_controller_inst|count[9]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.672 ns                 ;
; 1.660 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[6]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.676 ns                 ;
; 1.663 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.677 ns                 ;
; 1.664 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.678 ns                 ;
; 1.694 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.708 ns                 ;
; 1.695 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.709 ns                 ;
; 1.696 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[30]  ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 1.711 ns                 ;
; 1.697 ns                                ; clock_controller:clock_controller_inst|data[24]     ; clock_controller:clock_controller_inst|data[31]  ; clk        ; clk      ; 0.000 ns                   ; 0.015 ns                   ; 1.712 ns                 ;
; 1.700 ns                                ; clock_controller:clock_controller_inst|count[8]     ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.714 ns                 ;
; 1.700 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.714 ns                 ;
; 1.703 ns                                ; clock_controller:clock_controller_inst|count[1]     ; clock_controller:clock_controller_inst|count[8]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.719 ns                 ;
; 1.705 ns                                ; clock_controller:clock_controller_inst|count[11]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.721 ns                 ;
; 1.710 ns                                ; clock_controller:clock_controller_inst|count[12]    ; clock_controller:clock_controller_inst|count[19] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.726 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[10] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[12] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[14] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[17] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.716 ns                                ; clock_controller:clock_controller_inst|count[18]    ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.732 ns                 ;
; 1.718 ns                                ; clock_controller:clock_controller_inst|count[9]     ; clock_controller:clock_controller_inst|count[16] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.732 ns                 ;
; 1.723 ns                                ; clock_controller:clock_controller_inst|data[27]     ; clock_controller:clock_controller_inst|data[25]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.739 ns                 ;
; 1.725 ns                                ; clock_controller:clock_controller_inst|data[27]     ; clock_controller:clock_controller_inst|data[26]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.741 ns                 ;
; 1.727 ns                                ; clock_controller:clock_controller_inst|data[27]     ; clock_controller:clock_controller_inst|data[24]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.743 ns                 ;
; 1.730 ns                                ; clock_controller:clock_controller_inst|data[27]     ; clock_controller:clock_controller_inst|data[27]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.746 ns                 ;
; 1.731 ns                                ; clock_controller:clock_controller_inst|count[0]     ; clock_controller:clock_controller_inst|count[7]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.747 ns                 ;
; 1.734 ns                                ; clock_controller:clock_controller_inst|count[4]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.748 ns                 ;
; 1.735 ns                                ; clock_controller:clock_controller_inst|count[6]     ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.749 ns                 ;
; 1.737 ns                                ; clock_controller:clock_controller_inst|data[25]     ; clock_controller:clock_controller_inst|data[25]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.753 ns                 ;
; 1.739 ns                                ; clock_controller:clock_controller_inst|data[25]     ; clock_controller:clock_controller_inst|data[26]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.755 ns                 ;
; 1.741 ns                                ; clock_controller:clock_controller_inst|data[25]     ; clock_controller:clock_controller_inst|data[24]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.757 ns                 ;
; 1.744 ns                                ; clock_controller:clock_controller_inst|data[25]     ; clock_controller:clock_controller_inst|data[27]  ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.760 ns                 ;
; 1.747 ns                                ; clock_controller:clock_controller_inst|data[8]      ; clock_controller:clock_controller_inst|data[8]   ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.763 ns                 ;
; 1.763 ns                                ; clock_controller:clock_controller_inst|count[10]    ; clock_controller:clock_controller_inst|count[18] ; clk        ; clk      ; 0.000 ns                   ; 0.016 ns                   ; 1.779 ns                 ;
; 1.765 ns                                ; clock_controller:clock_controller_inst|count[3]     ; clock_controller:clock_controller_inst|count[11] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.779 ns                 ;
; 1.766 ns                                ; clock_controller:clock_controller_inst|count[5]     ; clock_controller:clock_controller_inst|count[13] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.780 ns                 ;
; 1.771 ns                                ; clock_controller:clock_controller_inst|count[7]     ; clock_controller:clock_controller_inst|count[15] ; clk        ; clk      ; 0.000 ns                   ; 0.014 ns                   ; 1.785 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                  ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                       ; To   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------+
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.695 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[0] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.683 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[5] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[2] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[1] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[4] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.673 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[3] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.665 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[7] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.655 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[6] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[9] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.645 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; r[8] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[5] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.515 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[4] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[1] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.507 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[0] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[3] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.505 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[2] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[9] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.291 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[8] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.281 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[7] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.261 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; g[6] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; b[1] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg1 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg2 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg3 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg4 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg5 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg6 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.249 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg7 ; b[0] ; clk        ;
; N/A                                     ; None                                                ; 12.168 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg       ; b[7] ; clk        ;
; N/A                                     ; None                                                ; 12.168 ns  ; vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_address_reg0 ; b[7] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                            ;      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Apr 05 19:05:33 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_controller:clock_controller_inst|clk_10ms" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -13.781 ns for clock "pll:pll|altpll:altpll_component|_clk0" between source register "clock_controller:clock_controller_inst|data[22]" and destination register "vga_data8:vga_data8|addr_rom[7]"
    Info: + Largest register to register requirement is 0.740 ns
        Info: + Setup relationship between source and destination is 2.642 ns
            Info: + Latch edge is 2.642 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.688 ns
            Info: + Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X34_Y21_N3; Fanout = 1; REG Node = 'vga_data8:vga_data8|addr_rom[7]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "clk" to source register is 4.326 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
                Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~clkctrl'
                Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.326 ns; Loc. = LCFF_X32_Y19_N19; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst|data[22]'
                Info: Total cell delay = 2.323 ns ( 53.70 % )
                Info: Total interconnect delay = 2.003 ns ( 46.30 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 14.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y19_N19; Fanout = 13; REG Node = 'clock_controller:clock_controller_inst|data[22]'
        Info: 2: + IC(0.535 ns) + CELL(0.393 ns) = 0.928 ns; Loc. = LCCOMB_X33_Y19_N2; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[2]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.999 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[3]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.409 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_3_result_int[4]~6'
        Info: 5: + IC(0.465 ns) + CELL(0.275 ns) = 2.149 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[16]~48'
        Info: 6: + IC(0.403 ns) + CELL(0.393 ns) = 2.945 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[2]~3'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.016 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[3]~5'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.087 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[4]~7'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.497 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_4_result_int[5]~8'
        Info: 10: + IC(0.553 ns) + CELL(0.150 ns) = 4.200 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[20]~39'
        Info: 11: + IC(0.264 ns) + CELL(0.414 ns) = 4.878 ns; Loc. = LCCOMB_X34_Y19_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[1]~1'
        Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 5.037 ns; Loc. = LCCOMB_X34_Y19_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[2]~3'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.108 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[3]~5'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.179 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[4]~7'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 5.589 ns; Loc. = LCCOMB_X34_Y19_N20; Fanout = 14; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_5_result_int[5]~8'
        Info: 16: + IC(0.838 ns) + CELL(0.150 ns) = 6.577 ns; Loc. = LCCOMB_X33_Y22_N6; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[25]~29'
        Info: 17: + IC(0.266 ns) + CELL(0.414 ns) = 7.257 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[1]~1'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.328 ns; Loc. = LCCOMB_X33_Y22_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[2]~3'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 7.399 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[3]~5'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 7.470 ns; Loc. = LCCOMB_X33_Y22_N24; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[4]~7'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 7.880 ns; Loc. = LCCOMB_X33_Y22_N26; Fanout = 12; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_6_result_int[5]~8'
        Info: 22: + IC(0.507 ns) + CELL(0.150 ns) = 8.537 ns; Loc. = LCCOMB_X34_Y22_N10; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|StageOut[30]~19'
        Info: 23: + IC(0.263 ns) + CELL(0.414 ns) = 9.214 ns; Loc. = LCCOMB_X34_Y22_N0; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[1]~1'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.285 ns; Loc. = LCCOMB_X34_Y22_N2; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[2]~3'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.356 ns; Loc. = LCCOMB_X34_Y22_N4; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 9.427 ns; Loc. = LCCOMB_X34_Y22_N6; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 9.837 ns; Loc. = LCCOMB_X34_Y22_N8; Fanout = 4; COMB Node = 'b2bcd_99:b2bcd_99_inst2|lpm_divide:Div0|lpm_divide_1dm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider|add_sub_7_result_int[5]~8'
        Info: 28: + IC(0.251 ns) + CELL(0.485 ns) = 10.573 ns; Loc. = LCCOMB_X34_Y22_N14; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~1'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 10.644 ns; Loc. = LCCOMB_X34_Y22_N16; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~3'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 10.715 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~5'
        Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 11.125 ns; Loc. = LCCOMB_X34_Y22_N20; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|Add0~6'
        Info: 32: + IC(0.444 ns) + CELL(0.414 ns) = 11.983 ns; Loc. = LCCOMB_X35_Y22_N12; Fanout = 2; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[5]~9'
        Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 12.142 ns; Loc. = LCCOMB_X35_Y22_N14; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[6]~11'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 12.552 ns; Loc. = LCCOMB_X35_Y22_N16; Fanout = 1; COMB Node = 'b2bcd_99:b2bcd_99_inst2|dout[7]~12'
        Info: 35: + IC(0.669 ns) + CELL(0.150 ns) = 13.371 ns; Loc. = LCCOMB_X34_Y21_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux0~0'
        Info: 36: + IC(0.256 ns) + CELL(0.416 ns) = 14.043 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux0~1'
        Info: 37: + IC(0.244 ns) + CELL(0.150 ns) = 14.437 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux0~4'
        Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 14.521 ns; Loc. = LCFF_X34_Y21_N3; Fanout = 1; REG Node = 'vga_data8:vga_data8|addr_rom[7]'
        Info: Total cell delay = 8.563 ns ( 58.97 % )
        Info: Total interconnect delay = 5.958 ns ( 41.03 % )
Warning: Can't achieve timing requirement Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' along 116 path(s). See Report window for details.
Info: Slack time is 11.822 ns for clock "clk" between source register "clock_controller:clock_controller_inst|data[3]" and destination register "clock_controller:clock_controller_inst|data[29]"
    Info: Fmax is 122.28 MHz (period= 8.178 ns)
    Info: + Largest register to register requirement is 19.796 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 30.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.010 ns
            Info: + Shortest clock path from clock "clk" to destination register is 4.325 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
                Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~clkctrl'
                Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 4.325 ns; Loc. = LCFF_X29_Y19_N5; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst|data[29]'
                Info: Total cell delay = 2.323 ns ( 53.71 % )
                Info: Total interconnect delay = 2.002 ns ( 46.29 % )
            Info: - Longest clock path from clock "clk" to source register is 4.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
                Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~clkctrl'
                Info: 4: + IC(1.035 ns) + CELL(0.537 ns) = 4.315 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 9; REG Node = 'clock_controller:clock_controller_inst|data[3]'
                Info: Total cell delay = 2.323 ns ( 53.84 % )
                Info: Total interconnect delay = 1.992 ns ( 46.16 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N7; Fanout = 9; REG Node = 'clock_controller:clock_controller_inst|data[3]'
        Info: 2: + IC(1.357 ns) + CELL(0.398 ns) = 1.755 ns; Loc. = LCCOMB_X35_Y20_N10; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst|Equal3~1'
        Info: 3: + IC(0.677 ns) + CELL(0.150 ns) = 2.582 ns; Loc. = LCCOMB_X32_Y20_N0; Fanout = 21; COMB Node = 'clock_controller:clock_controller_inst|Equal3~2'
        Info: 4: + IC(1.069 ns) + CELL(0.150 ns) = 3.801 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 22; COMB Node = 'clock_controller:clock_controller_inst|Equal0~4'
        Info: 5: + IC(0.273 ns) + CELL(0.150 ns) = 4.224 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 16; COMB Node = 'clock_controller:clock_controller_inst|data[27]~139'
        Info: 6: + IC(0.763 ns) + CELL(0.413 ns) = 5.400 ns; Loc. = LCCOMB_X31_Y22_N28; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst|data~146'
        Info: 7: + IC(0.442 ns) + CELL(0.419 ns) = 6.261 ns; Loc. = LCCOMB_X30_Y22_N20; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst|data~147'
        Info: 8: + IC(0.764 ns) + CELL(0.150 ns) = 7.175 ns; Loc. = LCCOMB_X30_Y19_N26; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst|data~148'
        Info: 9: + IC(0.433 ns) + CELL(0.366 ns) = 7.974 ns; Loc. = LCFF_X29_Y19_N5; Fanout = 15; REG Node = 'clock_controller:clock_controller_inst|data[29]'
        Info: Total cell delay = 2.196 ns ( 27.54 % )
        Info: Total interconnect delay = 5.778 ns ( 72.46 % )
Info: Minimum slack time is 531 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "vga_data8:vga_data8|vcnt[31]" and destination register "vga_data8:vga_data8|vcnt[31]"
    Info: + Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8|vcnt[31]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Add10~62'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8|vcnt[31]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 25.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8|vcnt[31]'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
            Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X28_Y19_N31; Fanout = 2; REG Node = 'vga_data8:vga_data8|vcnt[31]'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "clk" between source register "clock_controller:clock_controller_inst|clk_10ms" and destination register "clock_controller:clock_controller_inst|clk_10ms"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'clock_controller:clock_controller_inst|clk_10ms~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 1.867 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
                Info: Total cell delay = 1.536 ns ( 82.27 % )
                Info: Total interconnect delay = 0.331 ns ( 17.73 % )
            Info: - Shortest clock path from clock "clk" to source register is 1.867 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(0.331 ns) + CELL(0.537 ns) = 1.867 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'clock_controller:clock_controller_inst|clk_10ms'
                Info: Total cell delay = 1.536 ns ( 82.27 % )
                Info: Total interconnect delay = 0.331 ns ( 17.73 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tco from clock "clk" to destination pin "r[0]" through memory "vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg" is 12.695 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source memory is 2.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 108; COMB Node = 'pll:pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.725 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 0.661 ns ( 24.26 % )
        Info: Total interconnect delay = 2.064 ns ( 75.74 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 12.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y20; Fanout = 8; MEM Node = 'vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y20; Fanout = 1; MEM Node = 'vga_data8:vga_data8|ram256_data:ram256_data|altsyncram:altsyncram_component|altsyncram_fpc1:auto_generated|q_a[2]'
        Info: 3: + IC(0.710 ns) + CELL(0.438 ns) = 4.141 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux4~2'
        Info: 4: + IC(0.255 ns) + CELL(0.438 ns) = 4.834 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux4~3'
        Info: 5: + IC(0.252 ns) + CELL(0.420 ns) = 5.506 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 1; COMB Node = 'vga_data8:vga_data8|Mux4~4'
        Info: 6: + IC(0.425 ns) + CELL(0.150 ns) = 6.081 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'vga_data8:vga_data8|rgb30[20]~45'
        Info: 7: + IC(0.428 ns) + CELL(0.393 ns) = 6.902 ns; Loc. = LCCOMB_X28_Y21_N14; Fanout = 29; COMB Node = 'vga_data8:vga_data8|rgb30[20]~48'
        Info: 8: + IC(2.419 ns) + CELL(2.798 ns) = 12.119 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'r[0]'
        Info: Total cell delay = 7.630 ns ( 62.96 % )
        Info: Total interconnect delay = 4.489 ns ( 37.04 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Wed Apr 05 19:05:35 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


