// Seed: 4001929320
module module_0 (
    output wire id_0,
    input wand id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8,
    output tri0 id_9,
    output uwire id_10,
    output tri id_11,
    output wor id_12,
    output supply1 id_13,
    output tri id_14,
    input supply1 id_15,
    input supply0 id_16,
    input wor id_17,
    input tri id_18,
    input tri0 id_19,
    output tri id_20,
    input wire id_21,
    input tri0 id_22
    , id_32,
    input tri1 id_23
    , id_33,
    input wire id_24,
    input wand id_25,
    output tri id_26,
    input tri id_27,
    input wire id_28,
    output uwire id_29,
    output wor id_30
);
  wire id_34;
  wor  id_35 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output tri id_7,
    output tri0 id_8,
    output uwire id_9,
    input wand id_10,
    input wand id_11,
    output wire id_12,
    input tri id_13,
    output uwire id_14,
    output uwire id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    output wor id_19,
    input supply0 id_20,
    input tri id_21,
    input tri id_22,
    input wand id_23,
    input wand id_24,
    input supply1 id_25
);
  wire id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  initial begin
    `define pp_31 0
  end
  wire id_32;
  module_0(
      id_8,
      id_24,
      id_0,
      id_11,
      id_19,
      id_22,
      id_25,
      id_21,
      id_6,
      id_0,
      id_8,
      id_12,
      id_4,
      id_0,
      id_2,
      id_20,
      id_23,
      id_10,
      id_3,
      id_23,
      id_14,
      id_10,
      id_11,
      id_6,
      id_18,
      id_22,
      id_19,
      id_17,
      id_20,
      id_14,
      id_12
  );
endmodule
