digraph "Aeon K12 FPGA Miner Architecture"
{
	labelloc="t";
	label="Aeon K12 FPGA Miner Architecture";
	rankdir=TD
	node [shape=box]
	pow [label="K12 PoW Cores (x7 or x14 stage)"]
	nsc [label="Nonce Scanning Controller"]
	ifsm [label="Input Finite State Machine"]
	ofsm [label="Output Finite State Machine"]
	uart [label="UART"]
	fifo [label="Nonce & Hash FIFO"]
	bisr [label="Blob & Target Input Shift Register"]
	nhsr [label="Nonce & Hash Shift Register"]
	gctr [label="Global Nonce Counter"]

	frontend [label="FPGA Mining Frontend"]
	host_uart [label="Host UART"]

	subgraph cluster_fpga {
		label = "FPGA";

		uart -> ifsm
		ofsm -> uart
		ifsm -> bisr
		uart -> bisr
		bisr -> nsc
		nsc -> pow
		pow -> fifo
		fifo -> nhsr
		nhsr -> ofsm
		nhsr -> uart
		gctr -> pow
	}
	subgraph cluster_host {
		label = "HOST";

		frontend -> host_uart [dir=both]
		host_uart -> uart [dir=both]
	}
}
