# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build --timing -j 0 -top-module test_mechanisms_fpga_bueno test_mechanisms_fpga_bueno.sv test_mechanisms_fpga.cpp -I.. -I../cache -I../mecanismo_patching -I../mecanismo_flipping -CFLAGS -fcoroutines"
S      1253  6293825  1748885750   573646632  1748885750   573646632 "../cache/activation_output_selector.sv"
S       581  6293685  1748869289   954282226  1748869289   954282226 "../cache/address_decoder.sv"
S       836  6294030  1748886579   673603049  1748886579   673603049 "../cache/bram.sv"
S     11156  6574061  1749578456   545970458  1748943314           0 "../cache/cache_tfg.sv"
S      1386  6293652  1748877014   780254080  1748877014   780254080 "../cache/cache_way.sv"
S      1172  6293682  1748869360   227596609  1748869360   227596609 "../cache/hit_logic.sv"
S       162  6293773  1745243636   299031295  1745243636   299031295 "../cache/mux.sv"
S       606  6293793  1748869189    36330722  1748869189    36330722 "../cache/mux5_1.sv"
S       839  6293814  1748869386   799944600  1748869386   799944600 "../cache/write_enable_generator.sv"
S      1155  6574188  1749578487   594048361  1748943314           0 "../cache/write_way_selector.sv"
S       352  4201831  1748808012   505327227  1748808012   505327227 "../mecanismo_flipping/flipflop_uno.sv"
S       437  4211245  1748890200   490088116  1748890200   490088116 "../mecanismo_flipping/flipflop_uno_nbits.sv"
S       415  4200164  1748888412   662319906  1748888412   662319906 "../mecanismo_flipping/mecanismo_flipping_uno.sv"
S      1292  6685068  1750107967    75013704  1750107967    75013704 "../mecanismo_flipping/mecanismo_flipping_uno_flipflop.sv"
S       471  6718456  1750089409   788703159  1750089409   788703159 "../mecanismo_patching/mecanismo_patching_uno.sv"
S       331  6718457  1748630409   327592065  1748630380   917877443 "../mecanismo_patching/mux_nbits.sv"
S      1218  6718490  1748897513   232261283  1748897513   232261283 "../mecanismo_patching/top_patching_uno.sv"
S  15128744  1177444  1721029155   427324232  1721029155   427324232 "/usr/local/share/verilator/bin/verilator_bin"
S      5153  1177853  1721029155   599328305  1721029155   599328305 "/usr/local/share/verilator/include/verilated_std.sv"
S       705  5289115  1750110662    96088305  1750110662    96088305 "mux_selector_uno.sv"
T      4435  5655850  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno.cpp"
T      4254  5655849  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno.h"
T      2013  5655882  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno.mk"
T      4380  5655820  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno__ConstPool_0.cpp"
T       738  5655819  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno__Dpi.cpp"
T       566  5655818  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno__Dpi.h"
T     16603  5655816  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno__Syms.cpp"
T      5406  5655817  1750110663   645084307  1750110663   645084307 "obj_dir/Vtest_mechanisms_fpga_bueno__Syms.h"
T      1854  5655852  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno___024root.h"
T     13675  5655860  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno___024root__DepSet_h5f7c4bee__0.cpp"
T      3406  5655861  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno___024root__DepSet_h5f7c4bee__0__Slow.cpp"
T      7191  5655863  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno___024root__DepSet_h666acc48__0.cpp"
T      8122  5655862  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno___024root__DepSet_h666acc48__0__Slow.cpp"
T       919  5655859  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno___024root__Slow.cpp"
T       888  5655851  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno__pch.h"
T      3323  5655883  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno__ver.d"
T         0        0  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno__verFiles.dat"
T      1220  5655858  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_W10.h"
T      1173  5655870  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_W10__DepSet_h0be4d486__0__Slow.cpp"
T      8432  5655873  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_W10__DepSet_h32f633a8__0.cpp"
T       964  5655865  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_W10__Slow.cpp"
T      1214  5655857  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_Wd.h"
T      1169  5655875  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_Wd__DepSet_h90b9ba91__0__Slow.cpp"
T      8701  5655874  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_Wd__DepSet_ha9cd5957__0.cpp"
T       955  5655868  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_bram__D100_Wd__Slow.cpp"
T      2831  5655855  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_tfg.h"
T      2514  5655880  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_tfg__DepSet_hc9a5e200__0__Slow.cpp"
T     22681  5655878  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_tfg__DepSet_hf0312626__0.cpp"
T     11044  5655879  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_tfg__DepSet_hf0312626__0__Slow.cpp"
T       919  5655871  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_tfg__Slow.cpp"
T      1531  5655856  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_way__Td_D10_S8.h"
T      1209  5655877  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_way__Td_D10_S8__DepSet_ha1948877__0__Slow.cpp"
T      1018  5655869  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_cache_way__Td_D10_S8__Slow.cpp"
T      3091  5655881  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_classes.mk"
T      1681  5655853  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_test_mechanisms_fpga_bueno.h"
T      1555  5655876  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_test_mechanisms_fpga_bueno__DepSet_h44b930a0__0__Slow.cpp"
T     13586  5655872  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_test_mechanisms_fpga_bueno__DepSet_h7dcdd746__0.cpp"
T      1072  5655866  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_test_mechanisms_fpga_bueno__Slow.cpp"
T      1414  5655854  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_top_patching_uno.h"
T      1228  5655867  1750110663   647084302  1750110663   647084302 "obj_dir/Vtest_mechanisms_fpga_bueno_top_patching_uno__DepSet_h15c60763__0__Slow.cpp"
T      3712  5655928  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_top_patching_uno__DepSet_h2cd10c85__0.cpp"
T       982  5655864  1750110663   646084304  1750110663   646084304 "obj_dir/Vtest_mechanisms_fpga_bueno_top_patching_uno__Slow.cpp"
S      1805  5289004  1750108012   854074224  1750108012   854074224 "test_mechanisms_fpga_bueno.sv"
