<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/si_dma.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - si_dma.c<span style="font-size: 80%;"> (source / <a href="si_dma.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">112</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2013 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      25 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      26 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_trace.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;sid.h&quot;
<span class="lineNum">      29 </span>            : 
<span class="lineNum">      30 </span>            : u32 si_gpu_check_soft_reset(struct radeon_device *rdev);
<span class="lineNum">      31 </span>            : 
<span class="lineNum">      32 </span>            : /**
<span class="lineNum">      33 </span>            :  * si_dma_is_lockup - Check if the DMA engine is locked up
<span class="lineNum">      34 </span>            :  *
<span class="lineNum">      35 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      36 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">      37 </span>            :  *
<span class="lineNum">      38 </span>            :  * Check if the async DMA engine is locked up.
<a name="39"><span class="lineNum">      39 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">      40 </span>            :  */
<span class="lineNum">      41 </span><span class="lineNoCov">          0 : bool si_dma_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">      42 </span>            : {
<span class="lineNum">      43 </span><span class="lineNoCov">          0 :         u32 reset_mask = si_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">      44 </span>            :         u32 mask;
<span class="lineNum">      45 </span>            : 
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         if (ring-&gt;idx == R600_RING_TYPE_DMA_INDEX)</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :                 mask = RADEON_RESET_DMA;</span>
<span class="lineNum">      48 </span>            :         else
<span class="lineNum">      49 </span>            :                 mask = RADEON_RESET_DMA1;
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; mask)) {</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">      54 </span>            :         }
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      57 </span>            : 
<span class="lineNum">      58 </span>            : /**
<span class="lineNum">      59 </span>            :  * si_dma_vm_copy_pages - update PTEs by copying them from the GART
<span class="lineNum">      60 </span>            :  *
<span class="lineNum">      61 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      62 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">      63 </span>            :  * @pe: addr of the page entry
<span class="lineNum">      64 </span>            :  * @src: src addr where to copy from
<span class="lineNum">      65 </span>            :  * @count: number of page entries to update
<span class="lineNum">      66 </span>            :  *
<a name="67"><span class="lineNum">      67 </span>            :  * Update PTEs by copying them from the GART using the DMA (SI).</a>
<span class="lineNum">      68 </span>            :  */
<span class="lineNum">      69 </span><span class="lineNoCov">          0 : void si_dma_vm_copy_pages(struct radeon_device *rdev,</span>
<span class="lineNum">      70 </span>            :                           struct radeon_ib *ib,
<span class="lineNum">      71 </span>            :                           uint64_t pe, uint64_t src,
<span class="lineNum">      72 </span>            :                           unsigned count)
<span class="lineNum">      73 </span>            : {
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 unsigned bytes = count * 8;</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :                 if (bytes &gt; 0xFFFF8)</span>
<span class="lineNum">      77 </span>            :                         bytes = 0xFFFF8;
<span class="lineNum">      78 </span>            : 
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PACKET(DMA_PACKET_COPY,</span>
<span class="lineNum">      80 </span>            :                                                       1, 0, 0, bytes);
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(src);</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">      84 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(src) &amp; 0xff;</span>
<span class="lineNum">      85 </span>            : 
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :                 pe += bytes;</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 src += bytes;</span>
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :                 count -= bytes / 8;</span>
<span class="lineNum">      89 </span>            :         }
<span class="lineNum">      90 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span>            : /**
<span class="lineNum">      93 </span>            :  * si_dma_vm_write_pages - update PTEs by writing them manually
<span class="lineNum">      94 </span>            :  *
<span class="lineNum">      95 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">      96 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">      97 </span>            :  * @pe: addr of the page entry
<span class="lineNum">      98 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">      99 </span>            :  * @count: number of page entries to update
<span class="lineNum">     100 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     101 </span>            :  * @flags: access flags
<span class="lineNum">     102 </span>            :  *
<a name="103"><span class="lineNum">     103 </span>            :  * Update PTEs by writing them manually using the DMA (SI).</a>
<span class="lineNum">     104 </span>            :  */
<span class="lineNum">     105 </span><span class="lineNoCov">          0 : void si_dma_vm_write_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     106 </span>            :                            struct radeon_ib *ib,
<span class="lineNum">     107 </span>            :                            uint64_t pe,
<span class="lineNum">     108 </span>            :                            uint64_t addr, unsigned count,
<span class="lineNum">     109 </span>            :                            uint32_t incr, uint32_t flags)
<span class="lineNum">     110 </span>            : {
<span class="lineNum">     111 </span>            :         uint64_t value;
<span class="lineNum">     112 </span>            :         unsigned ndw;
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     117 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span>            :                 /* for non-physically contiguous pages (system) */
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PACKET(DMA_PACKET_WRITE, 0, 0, 0, ndw);</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe;</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 for (; ndw &gt; 0; ndw -= 2, --count, pe += 8) {</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                         if (flags &amp; R600_PTE_SYSTEM) {</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                                 value = radeon_vm_map_gart(rdev, addr);</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :                         } else if (flags &amp; R600_PTE_VALID) {</span>
<span class="lineNum">     127 </span>            :                                 value = addr;
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     129 </span>            :                                 value = 0;
<span class="lineNum">     130 </span>            :                         }
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                         addr += incr;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                         value |= flags;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = value;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     135 </span>            :                 }
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     138 </span>            : 
<span class="lineNum">     139 </span>            : /**
<span class="lineNum">     140 </span>            :  * si_dma_vm_set_pages - update the page tables using the DMA
<span class="lineNum">     141 </span>            :  *
<span class="lineNum">     142 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     143 </span>            :  * @ib: indirect buffer to fill with commands
<span class="lineNum">     144 </span>            :  * @pe: addr of the page entry
<span class="lineNum">     145 </span>            :  * @addr: dst addr to write into pe
<span class="lineNum">     146 </span>            :  * @count: number of page entries to update
<span class="lineNum">     147 </span>            :  * @incr: increase next addr by incr bytes
<span class="lineNum">     148 </span>            :  * @flags: access flags
<span class="lineNum">     149 </span>            :  *
<a name="150"><span class="lineNum">     150 </span>            :  * Update the page tables using the DMA (SI).</a>
<span class="lineNum">     151 </span>            :  */
<span class="lineNum">     152 </span><span class="lineNoCov">          0 : void si_dma_vm_set_pages(struct radeon_device *rdev,</span>
<span class="lineNum">     153 </span>            :                          struct radeon_ib *ib,
<span class="lineNum">     154 </span>            :                          uint64_t pe,
<span class="lineNum">     155 </span>            :                          uint64_t addr, unsigned count,
<span class="lineNum">     156 </span>            :                          uint32_t incr, uint32_t flags)
<span class="lineNum">     157 </span>            : {
<span class="lineNum">     158 </span>            :         uint64_t value;
<span class="lineNum">     159 </span>            :         unsigned ndw;
<span class="lineNum">     160 </span>            : 
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         while (count) {</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 ndw = count * 2;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 if (ndw &gt; 0xFFFFE)</span>
<span class="lineNum">     164 </span>            :                         ndw = 0xFFFFE;
<span class="lineNum">     165 </span>            : 
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                 if (flags &amp; R600_PTE_VALID)</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :                         value = addr;</span>
<span class="lineNum">     168 </span>            :                 else
<span class="lineNum">     169 </span>            :                         value = 0;
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span>            :                 /* for physically contiguous pages (vram) */
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = DMA_PTE_PDE_PACKET(ndw);</span>
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = pe; /* dst addr */</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe) &amp; 0xff;</span>
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = flags; /* mask */</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = value; /* value */</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span>
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = incr; /* increment size */</span>
<span class="lineNum">     180 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span>
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 pe += ndw * 4;</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 addr += (ndw / 2) * incr;</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 count -= ndw / 2;</span>
<span class="lineNum">     184 </span>            :         }
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     186 </span>            : 
<span class="lineNum">     187 </span><span class="lineNoCov">          0 : void si_dma_vm_flush(struct radeon_device *rdev, struct radeon_ring *ring,</span>
<span class="lineNum">     188 </span>            :                      unsigned vm_id, uint64_t pd_addr)
<span class="lineNum">     189 </span>            : 
<span class="lineNum">     190 </span>            : {
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         if (vm_id &lt; 8) {</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (0xf &lt;&lt; 16) | ((VM_CONTEXT0_PAGE_TABLE_BASE_ADDR + (vm_id &lt;&lt; 2)) &gt;&gt; 2));</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (0xf &lt;&lt; 16) | ((VM_CONTEXT8_PAGE_TABLE_BASE_ADDR + ((vm_id - 8) &lt;&lt; 2)) &gt;&gt; 2));</span>
<span class="lineNum">     196 </span>            :         }
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, pd_addr &gt;&gt; 12);</span>
<span class="lineNum">     198 </span>            : 
<span class="lineNum">     199 </span>            :         /* flush hdp cache */
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | (HDP_MEM_COHERENCY_FLUSH_CNTL &gt;&gt; 2));</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1);</span>
<span class="lineNum">     203 </span>            : 
<span class="lineNum">     204 </span>            :         /* bits 0-7 are the VM contexts0-7 */
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_SRBM_WRITE, 0, 0, 0, 0));</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0xf &lt;&lt; 16) | (VM_INVALIDATE_REQUEST &gt;&gt; 2));</span>
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1 &lt;&lt; vm_id);</span>
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            :         /* wait for invalidate to complete */
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_POLL_REG_MEM, 0, 0, 0, 0));</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, VM_INVALIDATE_REQUEST);</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xff &lt;&lt; 16); /* retry */</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 1 &lt;&lt; vm_id); /* mask */</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0); /* value */</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (0 &lt;&lt; 28) | 0x20); /* func(always) | poll interval */</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span>            : /**
<span class="lineNum">     219 </span>            :  * si_copy_dma - copy pages using the DMA engine
<span class="lineNum">     220 </span>            :  *
<span class="lineNum">     221 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     222 </span>            :  * @src_offset: src GPU address
<span class="lineNum">     223 </span>            :  * @dst_offset: dst GPU address
<span class="lineNum">     224 </span>            :  * @num_gpu_pages: number of GPU pages to xfer
<span class="lineNum">     225 </span>            :  * @resv: reservation object to sync to
<span class="lineNum">     226 </span>            :  *
<span class="lineNum">     227 </span>            :  * Copy GPU paging using the DMA engine (SI).
<span class="lineNum">     228 </span>            :  * Used by the radeon ttm implementation to move pages if
<a name="229"><span class="lineNum">     229 </span>            :  * registered as the asic copy callback.</a>
<span class="lineNum">     230 </span>            :  */
<span class="lineNum">     231 </span><span class="lineNoCov">          0 : struct radeon_fence *si_copy_dma(struct radeon_device *rdev,</span>
<span class="lineNum">     232 </span>            :                                  uint64_t src_offset, uint64_t dst_offset,
<span class="lineNum">     233 </span>            :                                  unsigned num_gpu_pages,
<span class="lineNum">     234 </span>            :                                  struct reservation_object *resv)
<span class="lineNum">     235 </span>            : {
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         struct radeon_sync sync;</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         int ring_index = rdev-&gt;asic-&gt;copy.dma_ring_index;</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ring_index];</span>
<span class="lineNum">     240 </span>            :         u32 size_in_bytes, cur_size_in_bytes;
<span class="lineNum">     241 </span>            :         int i, num_loops;
<span class="lineNum">     242 </span>            :         int r = 0;
<span class="lineNum">     243 </span>            : 
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :         radeon_sync_create(&amp;sync);</span>
<span class="lineNum">     245 </span>            : 
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         size_in_bytes = (num_gpu_pages &lt;&lt; RADEON_GPU_PAGE_SHIFT);</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(size_in_bytes, 0xfffff);</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, num_loops * 5 + 11);</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d).\n&quot;, r);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     252 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     253 </span>            :         }
<span class="lineNum">     254 </span>            : 
<span class="lineNum">     255 </span><span class="lineNoCov">          0 :         radeon_sync_resv(rdev, &amp;sync, resv, false);</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         radeon_sync_rings(rdev, &amp;sync, ring-&gt;idx);</span>
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_loops; i++) {</span>
<span class="lineNum">     259 </span>            :                 cur_size_in_bytes = size_in_bytes;
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :                 if (cur_size_in_bytes &gt; 0xFFFFF)</span>
<span class="lineNum">     261 </span>            :                         cur_size_in_bytes = 0xFFFFF;
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :                 size_in_bytes -= cur_size_in_bytes;</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, DMA_PACKET(DMA_PACKET_COPY, 1, 0, 0, cur_size_in_bytes));</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(dst_offset));</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(src_offset));</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(dst_offset) &amp; 0xff);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(src_offset) &amp; 0xff);</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 src_offset += cur_size_in_bytes;</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                 dst_offset += cur_size_in_bytes;</span>
<span class="lineNum">     270 </span>            :         }
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, ring-&gt;idx);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     277 </span>            :         }
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :         radeon_sync_free(rdev, &amp;sync, fence);</span>
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         return fence;</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     284 </span>            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
