git clone --depth 1 --no-tags https://github.com/CHIUWEINING/DjBoard.git f:/verilog_sva_gh_scraper/data/full_repos/594374057
git clone --depth 1 --no-tags https://github.com/azwefabless/proj2.git f:/verilog_sva_gh_scraper/data/full_repos/593377926
git clone --depth 1 --no-tags https://github.com/rezoan-eee20/Implementation-of-Password-Detection-System-Using-Verilog-in-Basys-3-FPGA-board.git f:/verilog_sva_gh_scraper/data/full_repos/592657353
git clone --depth 1 --no-tags https://github.com/LangTowl/Verilog-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/592987527
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Temperature-Monitoring-System-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/592692549
git clone --depth 1 --no-tags https://github.com/nitrojector/LC-3.git f:/verilog_sva_gh_scraper/data/full_repos/593299440
git clone --depth 1 --no-tags https://github.com/kevinsky-chen/school_CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/593469132
git clone --depth 1 --no-tags https://github.com/EmilyBecher/ECE271.git f:/verilog_sva_gh_scraper/data/full_repos/597188676
git clone --depth 1 --no-tags https://github.com/Boucii/chisel-template---ladder_be.git f:/verilog_sva_gh_scraper/data/full_repos/596963181
git clone --depth 1 --no-tags https://github.com/NickolayTernovoy/green_v.git f:/verilog_sva_gh_scraper/data/full_repos/591363978
git clone --depth 1 --no-tags https://github.com/psg-titech/morevms-2023-experiments.git f:/verilog_sva_gh_scraper/data/full_repos/592220639
git clone --depth 1 --no-tags https://github.com/keropiyo/caravel_tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/592225591
git clone --depth 1 --no-tags https://github.com/thanavignesh/100-RTL-PROGRAMS.git f:/verilog_sva_gh_scraper/data/full_repos/596402104
git clone --depth 1 --no-tags https://github.com/YasasSeneviratne/NearPMHW.git f:/verilog_sva_gh_scraper/data/full_repos/595793289
git clone --depth 1 --no-tags https://github.com/matchupikchu/cryptographic_keys_generator.git f:/verilog_sva_gh_scraper/data/full_repos/590532185
git clone --depth 1 --no-tags https://github.com/SandroFerney/new_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/591038491
git clone --depth 1 --no-tags https://github.com/guoriyue/EE180-System-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/591061969
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_old.git f:/verilog_sva_gh_scraper/data/full_repos/591259044
git clone --depth 1 --no-tags https://github.com/EthChil/BigCreteSky130LDO.git f:/verilog_sva_gh_scraper/data/full_repos/590203123
git clone --depth 1 --no-tags https://github.com/rhit-wangy51/Accumulator.git f:/verilog_sva_gh_scraper/data/full_repos/590150328
git clone --depth 1 --no-tags https://github.com/garv208/16-Bit-CRC.git f:/verilog_sva_gh_scraper/data/full_repos/590149761
git clone --depth 1 --no-tags https://github.com/sadrayavar/verilog-counter.git f:/verilog_sva_gh_scraper/data/full_repos/590865496
git clone --depth 1 --no-tags https://github.com/vinayrayapati/vsdcaravel.git f:/verilog_sva_gh_scraper/data/full_repos/596548513
git clone --depth 1 --no-tags https://github.com/huzaifaj530/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/595083706
git clone --depth 1 --no-tags https://github.com/medximun/IC_Contest_2013_Frequency_Analysis_System.git f:/verilog_sva_gh_scraper/data/full_repos/591587600
git clone --depth 1 --no-tags https://github.com/nebler/assembler-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/590194629
git clone --depth 1 --no-tags https://github.com/nueroscience/labonchip.git f:/verilog_sva_gh_scraper/data/full_repos/590398791
git clone --depth 1 --no-tags https://github.com/nouraalhijri0/Pong-Game.git f:/verilog_sva_gh_scraper/data/full_repos/591897809
git clone --depth 1 --no-tags https://github.com/Dobrodii13/lab1UPD.git f:/verilog_sva_gh_scraper/data/full_repos/591990556
git clone --depth 1 --no-tags https://github.com/WengChihTung/NCTU22Fall__ICLab.git f:/verilog_sva_gh_scraper/data/full_repos/591164166
git clone --depth 1 --no-tags https://github.com/rohithvarma3000/neural-network.git f:/verilog_sva_gh_scraper/data/full_repos/592471835
git clone --depth 1 --no-tags https://github.com/Aharon44/Digital-Clock-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/591334181
git clone --depth 1 --no-tags https://github.com/Minami-nami/pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/594249232
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Image-Processing-IP-for-Edge-Detection-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/593318099
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_reflecting_leds.git f:/verilog_sva_gh_scraper/data/full_repos/594027984
git clone --depth 1 --no-tags https://github.com/Gfbter/vga.git f:/verilog_sva_gh_scraper/data/full_repos/591050309
git clone --depth 1 --no-tags https://github.com/HK-Finaviya/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/590108283
git clone --depth 1 --no-tags https://github.com/js4ngu/COSE221-Digital-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/590350471
git clone --depth 1 --no-tags https://github.com/sglbl/CSE-331.git f:/verilog_sva_gh_scraper/data/full_repos/591647418
git clone --depth 1 --no-tags https://github.com/ignaciogodoy/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/593225417
git clone --depth 1 --no-tags https://github.com/kundan-singh742/My-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/593482314
git clone --depth 1 --no-tags https://github.com/Piyush2832/Verilog-code-of-BCD-switch-using-led-blinking-in-a-dynamic-manner..git f:/verilog_sva_gh_scraper/data/full_repos/593080146
git clone --depth 1 --no-tags https://github.com/Dudestin/udp_camera_streaming.git f:/verilog_sva_gh_scraper/data/full_repos/595390280
git clone --depth 1 --no-tags https://github.com/allnonye/DualCoreCpu.git f:/verilog_sva_gh_scraper/data/full_repos/597145802
git clone --depth 1 --no-tags https://github.com/Quote023/IF675_Sistemas_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/597066698
git clone --depth 1 --no-tags https://github.com/vishakh567/verilog-sample-codes.git f:/verilog_sva_gh_scraper/data/full_repos/595193675
git clone --depth 1 --no-tags https://github.com/rflickinger/247_Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/596821149
git clone --depth 1 --no-tags https://github.com/AryaTripathi/AES-Blowfish-Hybrid-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/590950588
git clone --depth 1 --no-tags https://github.com/eelfire/sdlx.git f:/verilog_sva_gh_scraper/data/full_repos/594673471
git clone --depth 1 --no-tags https://github.com/pahanmendis/RISCV-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/593759234
git clone --depth 1 --no-tags https://github.com/michael-ngx/computer-organization-labs.git f:/verilog_sva_gh_scraper/data/full_repos/592153521
git clone --depth 1 --no-tags https://github.com/hihio112/JPEG_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/592384826
git clone --depth 1 --no-tags https://github.com/amlan-acharya/Risc_V_Single_Cycle_Approach.git f:/verilog_sva_gh_scraper/data/full_repos/592408955
git clone --depth 1 --no-tags https://github.com/Acharx/Verilog-Example-Solution---FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/592922932
git clone --depth 1 --no-tags https://github.com/rkvaishnavp/CGRA.git f:/verilog_sva_gh_scraper/data/full_repos/591531769
git clone --depth 1 --no-tags https://github.com/AugustoRGomez/PPS-repo.git f:/verilog_sva_gh_scraper/data/full_repos/594517349
git clone --depth 1 --no-tags https://github.com/gmcastil/fpga-cores.git f:/verilog_sva_gh_scraper/data/full_repos/594416813
git clone --depth 1 --no-tags https://github.com/thetimmorland/iverilog-playground.git f:/verilog_sva_gh_scraper/data/full_repos/594277212
git clone --depth 1 --no-tags https://github.com/Hsumi0ng/ECEN-749_Microprocessor_design.git f:/verilog_sva_gh_scraper/data/full_repos/592462993
git clone --depth 1 --no-tags https://github.com/Manmohan63/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/596437894
git clone --depth 1 --no-tags https://github.com/InputBlackBoxOutput/Catch-The-Egg-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/594633064
git clone --depth 1 --no-tags https://github.com/MuratovAS/icesugar-6502.git f:/verilog_sva_gh_scraper/data/full_repos/594189749
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/Low-Pass-Butterworth-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/594783666
git clone --depth 1 --no-tags https://github.com/CharisDing/Digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/595449526
git clone --depth 1 --no-tags https://github.com/ibrahimcahit/FPGA-Verilog-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/595316759
git clone --depth 1 --no-tags https://github.com/john-cabaj/VGA_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/596683598
git clone --depth 1 --no-tags https://github.com/DanUCSD/lab2_starter.git f:/verilog_sva_gh_scraper/data/full_repos/597232087
git clone --depth 1 --no-tags https://github.com/DavidHoernke/ELEC374Project.git f:/verilog_sva_gh_scraper/data/full_repos/597181534
git clone --depth 1 --no-tags https://github.com/Sourav365/Push-Button-press.git f:/verilog_sva_gh_scraper/data/full_repos/589861808
git clone --depth 1 --no-tags https://github.com/Souhardya-Mondal/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/589867881
git clone --depth 1 --no-tags https://github.com/TheaZhuu/8-point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/590299873
git clone --depth 1 --no-tags https://github.com/0abhinav007/comparator.git f:/verilog_sva_gh_scraper/data/full_repos/592807036
git clone --depth 1 --no-tags https://github.com/LeandroDiL/BandpassFilter-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/592888926
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/raw8_test.git f:/verilog_sva_gh_scraper/data/full_repos/592104031
git clone --depth 1 --no-tags https://github.com/JiunJung/mano-machine.git f:/verilog_sva_gh_scraper/data/full_repos/591967776
git clone --depth 1 --no-tags https://github.com/fhricetin/Ceng311_ProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/592055515
git clone --depth 1 --no-tags https://github.com/gitmav1-eq/Vending-Machine-Using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/595974579
git clone --depth 1 --no-tags https://github.com/EnesErbay/caravel_first.git f:/verilog_sva_gh_scraper/data/full_repos/596131957
git clone --depth 1 --no-tags https://github.com/rolson24/Y86.git f:/verilog_sva_gh_scraper/data/full_repos/594105833
git clone --depth 1 --no-tags https://github.com/RedaCB/Adders_Multipliers-Lib.git f:/verilog_sva_gh_scraper/data/full_repos/594121888
git clone --depth 1 --no-tags https://github.com/Arbork/ECEN5863_Project1_SP23.git f:/verilog_sva_gh_scraper/data/full_repos/593733717
git clone --depth 1 --no-tags https://github.com/DavidZyy/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/597030397
git clone --depth 1 --no-tags https://github.com/KJhari/HDLBits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/595494538
git clone --depth 1 --no-tags https://github.com/KeneOkwoli/DigitalSystems-Kene-.git f:/verilog_sva_gh_scraper/data/full_repos/595069177
git clone --depth 1 --no-tags https://github.com/Graphium314/verilog-learn.git f:/verilog_sva_gh_scraper/data/full_repos/594309835
git clone --depth 1 --no-tags https://github.com/ShayanBa-2001/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/591205154
git clone --depth 1 --no-tags https://github.com/Suriya2882002/100-rtl-programs-sequential-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/596853254
git clone --depth 1 --no-tags https://github.com/djkabutar/mipi_tx_hello.git f:/verilog_sva_gh_scraper/data/full_repos/590855319
git clone --depth 1 --no-tags https://github.com/anandbaheti/VLSICLUB_TRAINING.git f:/verilog_sva_gh_scraper/data/full_repos/593219940
git clone --depth 1 --no-tags https://github.com/Volterxien/ECED3900.git f:/verilog_sva_gh_scraper/data/full_repos/591431051
git clone --depth 1 --no-tags https://github.com/ashishkumartyagi/FPGA-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/593559701
git clone --depth 1 --no-tags https://github.com/LiamSkirrow/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/595054368
git clone --depth 1 --no-tags https://github.com/Vinit5893/verilog_learn.git f:/verilog_sva_gh_scraper/data/full_repos/590358042
git clone --depth 1 --no-tags https://github.com/czl0706/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/592500910
git clone --depth 1 --no-tags https://github.com/depanshu357/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/590042821
git clone --depth 1 --no-tags https://github.com/zcstewart/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/592636402
git clone --depth 1 --no-tags https://github.com/muhammaddaniyalhassan/32-Bit-Parallel-Prefix-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/593190205
git clone --depth 1 --no-tags https://github.com/leosiimas/ufrgs-neo430-cci2.git f:/verilog_sva_gh_scraper/data/full_repos/594106339
git clone --depth 1 --no-tags https://github.com/Megha2899/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/592878819
git clone --depth 1 --no-tags https://github.com/Udesh245/freqdivider.git f:/verilog_sva_gh_scraper/data/full_repos/592813061
