@E: CG342 :"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv":32:9:32:14|Expecting target variable, found n_sate -- possible misspelling
@E: CS187 :"/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv":73:0:73:8|Expecting endmodule

