/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [16:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [33:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [12:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_11z | celloutsig_1_10z[0];
  assign celloutsig_0_9z = celloutsig_0_6z[0] | celloutsig_0_3z;
  assign celloutsig_0_41z = ~(celloutsig_0_26z[0] ^ celloutsig_0_32z[1]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z[5] ^ celloutsig_1_1z[14]);
  assign celloutsig_1_19z = ~(celloutsig_1_11z ^ celloutsig_1_12z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_1z[5]);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[0] ^ celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_6z[9:6] + { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[32:29], celloutsig_0_0z, celloutsig_0_0z } + in_data[53:48];
  assign celloutsig_0_14z = in_data[84:74] + { celloutsig_0_6z[8:4], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_5z + { celloutsig_0_17z[28:27], celloutsig_0_7z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 17'h00000;
    else _01_ <= { celloutsig_0_6z[9:4], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_1_10z = { in_data[181:177], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } / { 1'h1, celloutsig_1_1z[11:2], celloutsig_1_6z };
  assign celloutsig_0_21z = in_data[16:1] / { 1'h1, celloutsig_0_17z[28:14] };
  assign celloutsig_0_22z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z } / { 1'h1, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_40z = { _01_[1:0], celloutsig_0_27z } % { 1'h1, celloutsig_0_11z[2], celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[127:112] % { 1'h1, in_data[130:116] };
  assign celloutsig_0_7z = in_data[34:32] % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_1_3z = { _00_[2:1], _00_ } * { celloutsig_1_1z[13:12], _00_ };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:2], celloutsig_0_2z } * { in_data[53:51], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_15z = { celloutsig_1_1z[1], celloutsig_1_13z, celloutsig_1_0z } * celloutsig_1_10z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_10z[4:0], celloutsig_1_13z } * { celloutsig_1_1z[4], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_8z = celloutsig_0_1z[4:2] * celloutsig_0_5z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_4z[10:3], celloutsig_0_11z } * in_data[37:26];
  assign celloutsig_0_26z = celloutsig_0_20z * { celloutsig_0_21z[15:14], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_21z[7:4] * celloutsig_0_6z[3:0];
  assign celloutsig_1_4z = { celloutsig_1_3z[4:3], celloutsig_1_0z, celloutsig_1_3z } != celloutsig_1_1z[9:2];
  assign celloutsig_1_5z = { in_data[111:109], celloutsig_1_4z } != celloutsig_1_1z[9:6];
  assign celloutsig_0_2z = & in_data[70:65];
  assign celloutsig_0_0z = in_data[18] & in_data[83];
  assign celloutsig_1_0z = in_data[171] & in_data[182];
  assign celloutsig_1_11z = celloutsig_1_0z & celloutsig_1_10z[11];
  assign celloutsig_0_27z = celloutsig_0_26z[2] & celloutsig_0_22z[1];
  assign celloutsig_1_6z = ^ { _00_[2], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_18z = ^ in_data[88:83];
  assign celloutsig_0_3z = ^ { in_data[19:14], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[79:50], celloutsig_0_11z } << { in_data[90:86], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_4z = { in_data[73:64], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z } <<< { celloutsig_0_1z[5:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_1z[10:4] <<< { celloutsig_1_10z[5:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_4z[10:0] <<< celloutsig_0_4z[11:1];
  assign celloutsig_0_13z = { in_data[20], celloutsig_0_7z } <<< celloutsig_0_4z[9:6];
  assign celloutsig_0_20z = celloutsig_0_12z[4:1] <<< celloutsig_0_19z[3:0];
  assign { out_data[133:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
