{"max_resources":[37036,50000,182,144],"name":"System","children":[{"total_kernel_resources":[3896,3085,12,7.5],"name":"rgb_to_h","data":[3895.9999,3084.99999,12,7.5],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[28,74,3,0]},{"name":"Component call","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 24 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Component return","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 64 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"No Source Line","data":[2554,2476,4,0],"type":"resource","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2501,2464,4,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"And","data":[1,1,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Channel Read","data":[1,0,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"","line":0}]],"name":"Integer Compare","data":[33,3,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Non-Blocking Channel Write","data":[3,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[15,8,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:104","debug":[[{"filename":"rgb_to_hsv.c","line":104}]],"replace_name":"true","type":"resource","data":[22,2,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":104},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:104 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":104}]],"type":"resource","data":[22,2,0,0]}]}]},{"name":"rgb_to_hsv.c:106","debug":[[{"filename":"rgb_to_hsv.c","line":106}]],"replace_name":"true","type":"resource","data":[11,1,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":106},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:106 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[11,1,0,0],"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":106}]],"type":"resource","data":[11,1,0,0]}]}]},{"name":"rgb_to_hsv.c:109","debug":[[{"filename":"rgb_to_hsv.c","line":109}]],"replace_name":"true","type":"resource","data":[26.3333,5.33333,0,0],"children":[{"count":6,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":109}]],"type":"resource","data":[26.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:115","debug":[[{"filename":"rgb_to_hsv.c","line":115}]],"replace_name":"true","type":"resource","data":[11,1,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":115},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:115 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[11,1,0,0],"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":115}]],"type":"resource","data":[11,1,0,0]}]}]},{"name":"rgb_to_hsv.c:120","debug":[[{"filename":"rgb_to_hsv.c","line":120}]],"replace_name":"true","type":"resource","data":[26.3333,5.33333,0,0],"children":[{"count":6,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":120}]],"type":"resource","data":[26.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:126","debug":[[{"filename":"rgb_to_hsv.c","line":126}]],"replace_name":"true","type":"resource","data":[22,2,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":126},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:126 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":126}]],"type":"resource","data":[22,2,0,0]}]}]},{"name":"rgb_to_hsv.c:131","debug":[[{"filename":"rgb_to_hsv.c","line":131}]],"replace_name":"true","type":"resource","data":[19.3333,5.33333,0,0],"children":[{"count":4,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":131}]],"type":"resource","data":[19.3333,5.33333,0,0]}]},{"name":"rgb_to_hsv.c:140","debug":[[{"filename":"rgb_to_hsv.c","line":140}]],"replace_name":"true","type":"resource","data":[12,1,0,0],"children":[{"count":1,"name":"8-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":140}]],"type":"resource","data":[9,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":140}]],"type":"resource","data":[3,1,0,0]}]},{"name":"rgb_to_hsv.c:149","debug":[[{"filename":"rgb_to_hsv.c","line":149}]],"replace_name":"true","type":"resource","data":[6.5,1.5,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":149},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"name":"rgb_to_hsv.c:149 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","type":"resource","data":[6.5,1.5,0,0],"children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":149}]],"type":"resource","data":[0.5,0.5,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":149}]],"type":"resource","data":[6,1,0,0]}]}]},{"name":"rgb_to_hsv.c:150","debug":[[{"filename":"rgb_to_hsv.c","line":150}]],"replace_name":"true","type":"resource","data":[5,2,0,0],"children":[{"count":2,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":150}]],"type":"resource","data":[2,2,0,0]},{"name":"rgb_to_hsv.c:150 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":150},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":150}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:151","debug":[[{"filename":"rgb_to_hsv.c","line":151}]],"replace_name":"true","type":"resource","data":[5,2,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":151}]],"type":"resource","data":[2,2,0,0]},{"name":"rgb_to_hsv.c:151 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":151},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":151}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:152","debug":[[{"filename":"rgb_to_hsv.c","line":152}]],"replace_name":"true","type":"resource","data":[5.5,2.5,0,0],"children":[{"count":6,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":152}]],"type":"resource","data":[2.5,2.5,0,0]},{"name":"rgb_to_hsv.c:152 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":152},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":152}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:153","debug":[[{"filename":"rgb_to_hsv.c","line":153}]],"replace_name":"true","type":"resource","data":[84,1,0,0],"children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":153}]],"type":"resource","data":[1,1,0,0]},{"count":12,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":153}]],"type":"resource","data":[80,0,0,0]},{"name":"rgb_to_hsv.c:153 > ac_int.h:2223 > \nac_int.h:1838 > ac_int.h:973","debug":[[{"filename":"rgb_to_hsv.c","line":153},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2223},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1838},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":973}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":153}]],"type":"resource","data":[3,0,0,0]}],"data":[3,0,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:156","debug":[[{"filename":"rgb_to_hsv.c","line":156}]],"replace_name":"true","type":"resource","data":[9,0,0,0],"children":[{"count":1,"name":"8-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":156}]],"type":"resource","data":[9,0,0,0]}]},{"name":"rgb_to_hsv.c:159","debug":[[{"filename":"rgb_to_hsv.c","line":159}]],"replace_name":"true","type":"resource","data":[974.5,494.5,5,7.5],"children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"rgb_to_hsv.c","line":159}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"rgb_to_hsv.c","line":159}]],"type":"resource","data":[933,486,5,7.5]},{"name":"rgb_to_hsv.c:159 > ac_int.h:1490 > \nac_int.h:1089 > ac_int.h:593","debug":[[{"filename":"rgb_to_hsv.c","line":159},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1490},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1089},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":593}]],"replace_name":true,"children":[{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":159}]],"type":"resource","data":[8.5,8.5,0,0]}],"data":[8.5,8.5,0,0],"type":"resource"}]},{"name":"rgb_to_hsv.c:161","debug":[[{"filename":"rgb_to_hsv.c","line":161}]],"replace_name":"true","type":"resource","data":[26.5,8.5,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":161},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2226},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1579},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":790}]],"name":"rgb_to_hsv.c:161 > ac_int.h:2226 > \nac_int.h:1579 > ac_int.h:790","type":"resource","data":[26.5,8.5,0,0],"children":[{"count":1,"name":"17-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":161}]],"type":"resource","data":[18,0,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":161}]],"type":"resource","data":[8.5,8.5,0,0]}]}]},{"name":"rgb_to_hsv.c:163","debug":[[{"filename":"rgb_to_hsv.c","line":163}]],"replace_name":"true","type":"resource","data":[20,0,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":163},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":2226},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1573},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":785}]],"name":"rgb_to_hsv.c:163 > ac_int.h:2226 > \nac_int.h:1573 > ac_int.h:785","type":"resource","data":[20,0,0,0],"children":[{"count":1,"name":"19-bit Integer Add","debug":[[{"filename":"rgb_to_hsv.c","line":163}]],"type":"resource","data":[20,0,0,0]}]}]},{"name":"rgb_to_hsv.c:165","debug":[[{"filename":"rgb_to_hsv.c","line":165}]],"replace_name":"true","type":"resource","data":[28,0,0,0],"children":[{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":165},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1468},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":566}]],"name":"rgb_to_hsv.c:165 > ac_int.h:1468 > \nac_int.h:566","type":"resource","data":[28,0,0,0],"children":[{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":165}]],"type":"resource","data":[28,0,0,0]}]}]}],"total_percent":[15.6444,10.5195,6.17,6.59341,5.55556],"type":"function","details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"rgb_to_s","total_kernel_resources":[3441,2827,12,7.5],"type":"function","total_percent":[14.0424,9.29096,5.654,6.59341,5.55556],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[28,74,3,0]},{"name":"Component call","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 24 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Component return","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 64 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2244,2210,4,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"And","data":[1,1,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Channel Read","data":[1,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Non-Blocking Channel Write","data":[3,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[15,8,0,0],"type":"resource"}],"type":"resource","data":[2264,2219,4,0]},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":175}]],"name":"rgb_to_hsv.c:175","children":[{"name":"rgb_to_hsv.c:175 > ac_int.h:1854 > \nac_int.h:980","debug":[[{"filename":"rgb_to_hsv.c","line":175},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"replace_name":true,"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":175}]],"type":"resource","data":[22,2,0,0]}],"data":[22,2,0,0],"type":"resource"}],"data":[22,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":177}]],"name":"rgb_to_hsv.c:177","children":[{"name":"rgb_to_hsv.c:177 > ac_int.h:1854 > \nac_int.h:980","debug":[[{"filename":"rgb_to_hsv.c","line":177},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":177}]],"type":"resource","data":[11,1,0,0]}],"data":[11,1,0,0],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":180}]],"name":"rgb_to_hsv.c:180","children":[{"count":3,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":180}]],"type":"resource","data":[13.1667,2.66667,0,0]}],"data":[13.1667,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":186}]],"name":"rgb_to_hsv.c:186","children":[{"name":"rgb_to_hsv.c:186 > ac_int.h:1854 > \nac_int.h:980","debug":[[{"filename":"rgb_to_hsv.c","line":186},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"replace_name":true,"children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":186}]],"type":"resource","data":[11,1,0,0]}],"data":[11,1,0,0],"type":"resource"}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":191}]],"name":"rgb_to_hsv.c:191","children":[{"count":3,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":191}]],"type":"resource","data":[13.1667,2.66667,0,0]}],"data":[13.1667,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":197}]],"name":"rgb_to_hsv.c:197","children":[{"name":"rgb_to_hsv.c:197 > ac_int.h:1854 > \nac_int.h:980","debug":[[{"filename":"rgb_to_hsv.c","line":197},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"replace_name":true,"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":197}]],"type":"resource","data":[22,2,0,0]}],"data":[22,2,0,0],"type":"resource"}],"data":[22,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":202}]],"name":"rgb_to_hsv.c:202","children":[{"count":2,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":202}]],"type":"resource","data":[9.66667,2.66667,0,0]}],"data":[9.66667,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":211}]],"name":"rgb_to_hsv.c:211","children":[{"count":1,"name":"8-bit Integer Subtract","debug":[[{"filename":"rgb_to_hsv.c","line":211}]],"type":"resource","data":[9,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":211}]],"type":"resource","data":[3,1,0,0]}],"data":[12,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":217}]],"name":"rgb_to_hsv.c:217","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"rgb_to_hsv.c","line":217}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"rgb_to_hsv.c","line":217}]],"type":"resource","data":[939,518,5,7.5]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":217}]],"type":"resource","data":[35,1,0,0]}],"data":[1007,519,5,7.5],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":219}]],"name":"rgb_to_hsv.c:219","children":[{"name":"rgb_to_hsv.c:219 > ac_int.h:1468 > \nac_int.h:566","debug":[[{"filename":"rgb_to_hsv.c","line":219},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1468},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":566}]],"replace_name":true,"children":[{"count":1,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":219}]],"type":"resource","data":[28,0,0,0]}],"data":[28,0,0,0],"type":"resource"}],"data":[28,0,0,0],"type":"resource"}],"data":[3441.00007,2827.00001,12,7.5],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"rgb_to_v","total_kernel_resources":[65,6,0,0],"type":"function","total_percent":[0.160975,0.175505,0.012,0,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[1,0,0,0]},{"name":"Component call","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 24 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"Component return","type":"resource","data":[0,0,0,0],"details":[{"text":"Stream implemented 64 bits wide with a buffer size of 0 elements.","type":"text"}]},{"name":"No Source Line","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4,0,0,0],"children":[{"count":1,"name":"Channel Read","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,0,0,0]},{"count":1,"name":"Non-Blocking Channel Write","debug":[[{"filename":"","line":0}]],"type":"resource","data":[3,0,0,0]}]},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":240}]],"name":"rgb_to_hsv.c:240","children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":240}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":240}]],"type":"resource","data":[7,0,0,0]},{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":240},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:240 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":240}]],"type":"resource","data":[22,2,0,0]}]}],"data":[30,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"rgb_to_hsv.c","line":251}]],"name":"rgb_to_hsv.c:251","children":[{"count":1,"name":"And","debug":[[{"filename":"rgb_to_hsv.c","line":251}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"rgb_to_hsv.c","line":251}]],"type":"resource","data":[7,0,0,0]},{"replace_name":true,"debug":[[{"filename":"rgb_to_hsv.c","line":251},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":1854},{"filename":"C:/intelFPGA_lite/18.1/hls/include\\HLS/ac_int.h","line":980}]],"name":"rgb_to_hsv.c:251 > ac_int.h:1854 > \nac_int.h:980","type":"resource","data":[22,2,0,0],"children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"rgb_to_hsv.c","line":251}]],"type":"resource","data":[22,2,0,0]}]}],"data":[30,3,0,0],"type":"resource"}],"data":[65,6,0,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[7401.99997,5918,24,15],"total_percent":[29.8478,19.986,11.836,13.1868,10.4167],"total":[7402,5918,24,15],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}