<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/dff_different_styles.v.html" target="file-frame">third_party/tools/yosys/tests/simple/dff_different_styles.v</a>
time_elapsed: 0.062s
ram usage: 10620 KB
</pre>
<pre class="log">

module dff (
	clk,
	d,
	q
);
	input clk;
	input d;
	output reg q;
	always @(posedge clk) q &lt;= d;
endmodule
module dffa (
	clk,
	arst,
	d,
	q
);
	input clk;
	input arst;
	input d;
	output reg q;
	always @(posedge clk or posedge arst)
		if (arst)
			q &lt;= 1;
		else
			q &lt;= d;
endmodule
module dffa1 (
	clk,
	arst,
	d,
	q
);
	input clk;
	input arst;
	input d;
	output reg q;
	always @(posedge clk or negedge arst)
		if (~arst)
			q &lt;= 0;
		else
			q &lt;= d;
endmodule
module dffa2 (
	clk,
	arst,
	d,
	q
);
	input clk;
	input arst;
	input d;
	output reg q;
	always @(posedge clk or negedge arst)
		if (!arst)
			q &lt;= 0;
		else
			q &lt;= d;
endmodule
module dffa3 (
	clk,
	arst,
	d,
	q
);
	input clk;
	input arst;
	input d;
	output reg q;
	always @(posedge clk or negedge arst)
		if (~!arst)
			q &lt;= d;
		else
			q &lt;= 1;
endmodule
module dffa4 (
	clk,
	arst1,
	arst2,
	arst3,
	d,
	q
);
	input clk;
	input arst1;
	input arst2;
	input arst3;
	input d;
	output reg q;
	always @(posedge clk or posedge arst1 or posedge arst2 or negedge arst3)
		if (arst1)
			q &lt;= 0;
		else if (arst2)
			q &lt;= 0;
		else if (!arst3)
			q &lt;= 0;
		else
			q &lt;= d;
endmodule
module dffsr1 (
	clk,
	arst,
	d,
	q
);
	input clk;
	input arst;
	input d;
	output reg q;
	always @(posedge clk or posedge arst)
		if (arst)
			q &lt;= (d ^ d);
		else
			q &lt;= d;
endmodule
module dffsr2 (
	clk,
	preset,
	clear,
	d,
	q
);
	input clk;
	input preset;
	input clear;
	input d;
	output q;
	(* gentb_clock *) wire clk;
	(* gentb_clock *) wire preset;
	(* gentb_clock *) wire clear;
	(* gentb_clock *) wire d;
	dffsr2_sub uut(
		clk,
		(preset &amp;&amp; !clear),
		(!preset &amp;&amp; clear),
		d,
		q
	);
endmodule
(* gentb_skip *) module dffsr2_sub (
	clk,
	preset,
	clear,
	d,
	q
);
	input clk;
	input preset;
	input clear;
	input d;
	output reg q;
	always @(posedge clk or posedge preset or posedge clear)
		if (preset)
			q &lt;= 1;
		else if (clear)
			q &lt;= 0;
		else
			q &lt;= d;
endmodule

</pre>
</body>