INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:38:35 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 buffer51/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer13/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.862ns (19.092%)  route 3.653ns (80.908%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=884, unset)          0.508     0.508    buffer51/clk
                         FDSE                                         r  buffer51/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer51/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer51_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 f  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=26, unplaced)        0.654     2.307    buffer73/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.350 f  buffer73/fifo/transmitValue_i_5__10/O
                         net (fo=6, unplaced)         0.276     2.626    control_merge0/tehb/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.669 f  control_merge0/tehb/control/transmitValue_i_3__11/O
                         net (fo=6, unplaced)         0.276     2.945    control_merge0/fork_valid/generateBlocks[1].regblock/control_merge0_index
                         LUT6 (Prop_lut6_I3_O)        0.043     2.988 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_i_4__3/O
                         net (fo=3, unplaced)         0.262     3.250    buffer24/fifo/outputValid_i_2__5
                         LUT4 (Prop_lut4_I3_O)        0.043     3.293 r  buffer24/fifo/outputValid_i_4__0/O
                         net (fo=1, unplaced)         0.377     3.670    buffer51/control/outs_reg[6]_inv
                         LUT6 (Prop_lut6_I2_O)        0.043     3.713 f  buffer51/control/outputValid_i_2__5/O
                         net (fo=5, unplaced)         0.272     3.985    buffer39/control/transmitValue_i_4
                         LUT6 (Prop_lut6_I1_O)        0.043     4.028 r  buffer39/control/transmitValue_i_6/O
                         net (fo=1, unplaced)         0.334     4.362    fork9/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I0_O)        0.043     4.405 r  fork9/control/generateBlocks[7].regblock/transmitValue_i_4/O
                         net (fo=13, unplaced)        0.294     4.699    fork5/control/generateBlocks[0].regblock/anyBlockStop
                         LUT5 (Prop_lut5_I4_O)        0.043     4.742 r  fork5/control/generateBlocks[0].regblock/dataReg[6]_i_1/O
                         net (fo=7, unplaced)         0.281     5.023    buffer13/E[0]
                         FDRE                                         r  buffer13/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=884, unset)          0.483     6.183    buffer13/clk
                         FDRE                                         r  buffer13/dataReg_reg[0]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     5.955    buffer13/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.955    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  0.932    




