Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 370dae141bab49ecb5d6a863c3b1584d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_Latch_Nor_TB_behav xil_defaultlib.SR_Latch_Nor_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_Latch_NOR
Compiling module xil_defaultlib.SR_Latch_Nor_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SR_Latch_Nor_TB_behav
