\hypertarget{group___a_d_c___register___masks}{}\doxysection{ADC Register Masks}
\label{group___a_d_c___register___masks}\index{ADC Register Masks@{ADC Register Masks}}
Collaboration diagram for ADC Register Masks\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=343pt]{group___a_d_c___register___masks}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7450ced3c2b2df20023c2152f1470640}{ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+MASK}}~0x1\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab2ba46d5132224f2920c1881e2c1b6fe}{ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}{ADC\+\_\+\+SC1\+\_\+\+ADCH}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+SHIFT))\&ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gadc514fb491cf08eb3fb0f27298388645}{ADC\+\_\+\+SC1\+\_\+\+DIFF\+\_\+\+MASK}}~0x20u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1385c936a9440856068dcb917ed9c658}{ADC\+\_\+\+SC1\+\_\+\+DIFF\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}{ADC\+\_\+\+SC1\+\_\+\+AIEN\+\_\+\+MASK}}~0x40u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf2cde8fb207dd348e6313d6d0a5b3761}{ADC\+\_\+\+SC1\+\_\+\+AIEN\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}{ADC\+\_\+\+SC1\+\_\+\+COCO\+\_\+\+MASK}}~0x80u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad708b138ec734a371a20a990f0c9a27f}{ADC\+\_\+\+SC1\+\_\+\+COCO\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}{ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+MASK}}~0x3u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga889634c9b4122a2d39f3a986688a1662}{ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}{ADC\+\_\+\+CFG1\+\_\+\+ADICLK}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}{ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+MASK}}~0x\+Cu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga0dc0ce86ab632e5fa2344da9f8617f64}{ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}{ADC\+\_\+\+CFG1\+\_\+\+MODE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}{ADC\+\_\+\+CFG1\+\_\+\+ADLSMP\+\_\+\+MASK}}~0x10u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}{ADC\+\_\+\+CFG1\+\_\+\+ADLSMP\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}{ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+MASK}}~0x60u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gacbe42773bc1f15c2870c2422c89bfe67}{ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}{ADC\+\_\+\+CFG1\+\_\+\+ADIV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}{ADC\+\_\+\+CFG1\+\_\+\+ADLPC\+\_\+\+MASK}}~0x80u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}{ADC\+\_\+\+CFG1\+\_\+\+ADLPC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}{ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+MASK}}~0x3u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8d39dceb9fa2550294f0623cc1fbc3f3}{ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}{ADC\+\_\+\+CFG2\+\_\+\+ADLSTS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}{ADC\+\_\+\+CFG2\+\_\+\+ADHSC\+\_\+\+MASK}}~0x4u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}{ADC\+\_\+\+CFG2\+\_\+\+ADHSC\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}{ADC\+\_\+\+CFG2\+\_\+\+ADACKEN\+\_\+\+MASK}}~0x8u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}{ADC\+\_\+\+CFG2\+\_\+\+ADACKEN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}{ADC\+\_\+\+CFG2\+\_\+\+MUXSEL\+\_\+\+MASK}}~0x10u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga3d74b5bda99558af8b4f0e986ef7ea9b}{ADC\+\_\+\+CFG2\+\_\+\+MUXSEL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7dadc81f58826b303fb83918820cd177}{ADC\+\_\+\+R\+\_\+\+D\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8e2365e522772584a5ee2dd6a8b0987a}{ADC\+\_\+\+R\+\_\+\+D\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}{ADC\+\_\+\+R\+\_\+D}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+R\+\_\+\+D\+\_\+\+SHIFT))\&ADC\+\_\+\+R\+\_\+\+D\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad67c3b5f385cd9b26be8257134e1e3cf}{ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1925520ab1dd2eb81e0e4505af905c13}{ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}{ADC\+\_\+\+CV1\+\_\+\+CV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+SHIFT))\&ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab61d022e3c8d84d77f2895a91c049023}{ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga5ecccc775bd06291531df6e989024d38}{ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}{ADC\+\_\+\+CV2\+\_\+\+CV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+SHIFT))\&ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}{ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+MASK}}~0x3u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaab9b293eb54de2d9d246766002e44556}{ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}{ADC\+\_\+\+SC2\+\_\+\+REFSEL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+SHIFT))\&ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}{ADC\+\_\+\+SC2\+\_\+\+DMAEN\+\_\+\+MASK}}~0x4u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}{ADC\+\_\+\+SC2\+\_\+\+DMAEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga25f7f0c6a6513cbfbd4684513b373f9c}{ADC\+\_\+\+SC2\+\_\+\+ACREN\+\_\+\+MASK}}~0x8u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga34954b7e5cb86e290b281e2f97b63187}{ADC\+\_\+\+SC2\+\_\+\+ACREN\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf61a6fdf74bec8c24415e590dc98b572}{ADC\+\_\+\+SC2\+\_\+\+ACFGT\+\_\+\+MASK}}~0x10u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa27da559ff9959f248db75fbb95dae6b}{ADC\+\_\+\+SC2\+\_\+\+ACFGT\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gace8c45960f30bb960fd14d268b7eafde}{ADC\+\_\+\+SC2\+\_\+\+ACFE\+\_\+\+MASK}}~0x20u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga195dec335492d561b06a4cc443bae019}{ADC\+\_\+\+SC2\+\_\+\+ACFE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}{ADC\+\_\+\+SC2\+\_\+\+ADTRG\+\_\+\+MASK}}~0x40u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaaf095f7499b92bc748f7fa7c0aaa8bc1}{ADC\+\_\+\+SC2\+\_\+\+ADTRG\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}{ADC\+\_\+\+SC2\+\_\+\+ADACT\+\_\+\+MASK}}~0x80u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga0e05ad49280a025a87a91279caaf7403}{ADC\+\_\+\+SC2\+\_\+\+ADACT\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga677b69b096f22ecc80fff1a789d3c48d}{ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+MASK}}~0x3u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad00e65ae5553df8fbeef6430a61d2f74}{ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}{ADC\+\_\+\+SC3\+\_\+\+AVGS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+SHIFT))\&ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gafcb3a8cfe1a126545673ddcf733b74da}{ADC\+\_\+\+SC3\+\_\+\+AVGE\+\_\+\+MASK}}~0x4u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga56d9621785ea853cf450f1b06d15e1d5}{ADC\+\_\+\+SC3\+\_\+\+AVGE\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}{ADC\+\_\+\+SC3\+\_\+\+ADCO\+\_\+\+MASK}}~0x8u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8e5f5e3a1378880d2a03d1662f39c308}{ADC\+\_\+\+SC3\+\_\+\+ADCO\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}{ADC\+\_\+\+SC3\+\_\+\+CALF\+\_\+\+MASK}}~0x40u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9fd60a35fc4c15b563078ecbd3eaa449}{ADC\+\_\+\+SC3\+\_\+\+CALF\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}{ADC\+\_\+\+SC3\+\_\+\+CAL\+\_\+\+MASK}}~0x80u
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga808101f85e6ceff194c212faacf4bd9d}{ADC\+\_\+\+SC3\+\_\+\+CAL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1532ae43eb63d6c071f531cca89fdb68}{ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga86de5d25a5433db6e96700e2d000ad07}{ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}{ADC\+\_\+\+OFS\+\_\+\+OFS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+SHIFT))\&ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga0619279d8dcf43af1fda9f27090ae51b}{ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga014623fb35c473d12ff7fc64c3e8cfe3}{ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}{ADC\+\_\+\+PG\+\_\+\+PG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+SHIFT))\&ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9f415258af1bad0159dd605efccd043b}{ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+MASK}}~0x\+FFFFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga4b2717da089f0de5bd41ef91001b7cfe}{ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}{ADC\+\_\+\+MG\+\_\+\+MG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+SHIFT))\&ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaae8d6090ede9d73497ae3e0b4fa2c6cd}{ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga14a354b0de262fc93f30472e99bbe9bc}{ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}{ADC\+\_\+\+CLPD\+\_\+\+CLPD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+SHIFT))\&ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaccedf61066feb0b1c6d6bd7794d2a79c}{ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga94f5e6c337622e8c4b8d03201e1c2d11}{ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}{ADC\+\_\+\+CLPS\+\_\+\+CLPS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+SHIFT))\&ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga877d163ca4067627ebb29125d75eb757}{ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+MASK}}~0x3\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaee16600c1dd7fefead073d24320818a4}{ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}{ADC\+\_\+\+CLP4\+\_\+\+CLP4}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaeae73e0daf3e9a9174024850a719768d}{ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+MASK}}~0x1\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9eef257b72d4181481aa5e3bf0a85732}{ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}{ADC\+\_\+\+CLP3\+\_\+\+CLP3}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga2d10a369ac0c13f4ee3535e9f45a5d17}{ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+MASK}}~0x\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga071963a7a6ff4f1b72c79c66aee09043}{ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}{ADC\+\_\+\+CLP2\+\_\+\+CLP2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga597fddbb6d859ea54a49dd4a1eea72fb}{ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+MASK}}~0x7\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab34e145666bb569d17f381665d6f5156}{ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}{ADC\+\_\+\+CLP1\+\_\+\+CLP1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7a8099e7e4fcb450308767ab0df8e458}{ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad3035c445e10948c653ac0a028008109}{ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}{ADC\+\_\+\+CLP0\+\_\+\+CLP0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga45c4117ad9fba213c3d338cf6280cb75}{ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga872bf108b50c6dd439ddc1294f104fe5}{ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}{ADC\+\_\+\+CLMD\+\_\+\+CLMD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+SHIFT))\&ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga108adc09b24001dddfd498e14213fea6}{ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gabe0e92adb89c86d0523958a947288808}{ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}{ADC\+\_\+\+CLMS\+\_\+\+CLMS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+SHIFT))\&ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9f8f5b63268c5b87f04ee884579a385b}{ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+MASK}}~0x3\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gafa9121fc54ce9386fdc4c1d05f45d0de}{ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}{ADC\+\_\+\+CLM4\+\_\+\+CLM4}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga546b5a27d980deed324add231c050a6f}{ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+MASK}}~0x1\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9bdd0a97bea9576ea5c9eccd54c08940}{ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}{ADC\+\_\+\+CLM3\+\_\+\+CLM3}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga815d6f1bf2d38384c8fd0dd4f07f7a08}{ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+MASK}}~0x\+FFu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga945ed262c088eecda09d679df33ab193}{ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}{ADC\+\_\+\+CLM2\+\_\+\+CLM2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf576a4eb27b1478ea37a1b35bf6b869f}{ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+MASK}}~0x7\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gae83765be6a54aab249c89a0f47afb023}{ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}{ADC\+\_\+\+CLM1\+\_\+\+CLM1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+MASK)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga2f9f36fb3b4eceab2198582865dc5b14}{ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+MASK}}~0x3\+Fu
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf5a5fd710a47f83c5ee3fd083f430a66}{ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}{ADC\+\_\+\+CLM0\+\_\+\+CLM0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+MASK)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}\label{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADICLK@{ADC\_CFG1\_ADICLK}}
\index{ADC\_CFG1\_ADICLK@{ADC\_CFG1\_ADICLK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADICLK}{ADC\_CFG1\_ADICLK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADICLK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00218}{218}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}\label{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADICLK\_MASK@{ADC\_CFG1\_ADICLK\_MASK}}
\index{ADC\_CFG1\_ADICLK\_MASK@{ADC\_CFG1\_ADICLK\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADICLK\_MASK}{ADC\_CFG1\_ADICLK\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+MASK~0x3u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00216}{216}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga889634c9b4122a2d39f3a986688a1662}\label{group___a_d_c___register___masks_ga889634c9b4122a2d39f3a986688a1662}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADICLK\_SHIFT@{ADC\_CFG1\_ADICLK\_SHIFT}}
\index{ADC\_CFG1\_ADICLK\_SHIFT@{ADC\_CFG1\_ADICLK\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADICLK\_SHIFT}{ADC\_CFG1\_ADICLK\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADICLK\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00217}{217}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}\label{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADIV@{ADC\_CFG1\_ADIV}}
\index{ADC\_CFG1\_ADIV@{ADC\_CFG1\_ADIV}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADIV}{ADC\_CFG1\_ADIV}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADIV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00226}{226}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}\label{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADIV\_MASK@{ADC\_CFG1\_ADIV\_MASK}}
\index{ADC\_CFG1\_ADIV\_MASK@{ADC\_CFG1\_ADIV\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADIV\_MASK}{ADC\_CFG1\_ADIV\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+MASK~0x60u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00224}{224}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gacbe42773bc1f15c2870c2422c89bfe67}\label{group___a_d_c___register___masks_gacbe42773bc1f15c2870c2422c89bfe67}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADIV\_SHIFT@{ADC\_CFG1\_ADIV\_SHIFT}}
\index{ADC\_CFG1\_ADIV\_SHIFT@{ADC\_CFG1\_ADIV\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADIV\_SHIFT}{ADC\_CFG1\_ADIV\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADIV\+\_\+\+SHIFT~5}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00225}{225}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}\label{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLPC\_MASK@{ADC\_CFG1\_ADLPC\_MASK}}
\index{ADC\_CFG1\_ADLPC\_MASK@{ADC\_CFG1\_ADLPC\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADLPC\_MASK}{ADC\_CFG1\_ADLPC\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADLPC\+\_\+\+MASK~0x80u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00227}{227}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}\label{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLPC\_SHIFT@{ADC\_CFG1\_ADLPC\_SHIFT}}
\index{ADC\_CFG1\_ADLPC\_SHIFT@{ADC\_CFG1\_ADLPC\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADLPC\_SHIFT}{ADC\_CFG1\_ADLPC\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADLPC\+\_\+\+SHIFT~7}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00228}{228}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}\label{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLSMP\_MASK@{ADC\_CFG1\_ADLSMP\_MASK}}
\index{ADC\_CFG1\_ADLSMP\_MASK@{ADC\_CFG1\_ADLSMP\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADLSMP\_MASK}{ADC\_CFG1\_ADLSMP\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADLSMP\+\_\+\+MASK~0x10u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00222}{222}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}\label{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLSMP\_SHIFT@{ADC\_CFG1\_ADLSMP\_SHIFT}}
\index{ADC\_CFG1\_ADLSMP\_SHIFT@{ADC\_CFG1\_ADLSMP\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_ADLSMP\_SHIFT}{ADC\_CFG1\_ADLSMP\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+ADLSMP\+\_\+\+SHIFT~4}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00223}{223}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}\label{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_MODE@{ADC\_CFG1\_MODE}}
\index{ADC\_CFG1\_MODE@{ADC\_CFG1\_MODE}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_MODE}{ADC\_CFG1\_MODE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00221}{221}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}\label{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_MODE\_MASK@{ADC\_CFG1\_MODE\_MASK}}
\index{ADC\_CFG1\_MODE\_MASK@{ADC\_CFG1\_MODE\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_MODE\_MASK}{ADC\_CFG1\_MODE\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+MASK~0x\+Cu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00219}{219}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga0dc0ce86ab632e5fa2344da9f8617f64}\label{group___a_d_c___register___masks_ga0dc0ce86ab632e5fa2344da9f8617f64}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_MODE\_SHIFT@{ADC\_CFG1\_MODE\_SHIFT}}
\index{ADC\_CFG1\_MODE\_SHIFT@{ADC\_CFG1\_MODE\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG1\_MODE\_SHIFT}{ADC\_CFG1\_MODE\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG1\+\_\+\+MODE\+\_\+\+SHIFT~2}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00220}{220}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}\label{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADACKEN\_MASK@{ADC\_CFG2\_ADACKEN\_MASK}}
\index{ADC\_CFG2\_ADACKEN\_MASK@{ADC\_CFG2\_ADACKEN\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADACKEN\_MASK}{ADC\_CFG2\_ADACKEN\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADACKEN\+\_\+\+MASK~0x8u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00235}{235}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}\label{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADACKEN\_SHIFT@{ADC\_CFG2\_ADACKEN\_SHIFT}}
\index{ADC\_CFG2\_ADACKEN\_SHIFT@{ADC\_CFG2\_ADACKEN\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADACKEN\_SHIFT}{ADC\_CFG2\_ADACKEN\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADACKEN\+\_\+\+SHIFT~3}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00236}{236}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}\label{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADHSC\_MASK@{ADC\_CFG2\_ADHSC\_MASK}}
\index{ADC\_CFG2\_ADHSC\_MASK@{ADC\_CFG2\_ADHSC\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADHSC\_MASK}{ADC\_CFG2\_ADHSC\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADHSC\+\_\+\+MASK~0x4u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00233}{233}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}\label{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADHSC\_SHIFT@{ADC\_CFG2\_ADHSC\_SHIFT}}
\index{ADC\_CFG2\_ADHSC\_SHIFT@{ADC\_CFG2\_ADHSC\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADHSC\_SHIFT}{ADC\_CFG2\_ADHSC\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADHSC\+\_\+\+SHIFT~2}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00234}{234}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}\label{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADLSTS@{ADC\_CFG2\_ADLSTS}}
\index{ADC\_CFG2\_ADLSTS@{ADC\_CFG2\_ADLSTS}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADLSTS}{ADC\_CFG2\_ADLSTS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADLSTS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+SHIFT))\&ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00232}{232}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}\label{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADLSTS\_MASK@{ADC\_CFG2\_ADLSTS\_MASK}}
\index{ADC\_CFG2\_ADLSTS\_MASK@{ADC\_CFG2\_ADLSTS\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADLSTS\_MASK}{ADC\_CFG2\_ADLSTS\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+MASK~0x3u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00230}{230}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga8d39dceb9fa2550294f0623cc1fbc3f3}\label{group___a_d_c___register___masks_ga8d39dceb9fa2550294f0623cc1fbc3f3}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADLSTS\_SHIFT@{ADC\_CFG2\_ADLSTS\_SHIFT}}
\index{ADC\_CFG2\_ADLSTS\_SHIFT@{ADC\_CFG2\_ADLSTS\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_ADLSTS\_SHIFT}{ADC\_CFG2\_ADLSTS\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+ADLSTS\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00231}{231}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}\label{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_MUXSEL\_MASK@{ADC\_CFG2\_MUXSEL\_MASK}}
\index{ADC\_CFG2\_MUXSEL\_MASK@{ADC\_CFG2\_MUXSEL\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_MUXSEL\_MASK}{ADC\_CFG2\_MUXSEL\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+MUXSEL\+\_\+\+MASK~0x10u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00237}{237}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga3d74b5bda99558af8b4f0e986ef7ea9b}\label{group___a_d_c___register___masks_ga3d74b5bda99558af8b4f0e986ef7ea9b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_MUXSEL\_SHIFT@{ADC\_CFG2\_MUXSEL\_SHIFT}}
\index{ADC\_CFG2\_MUXSEL\_SHIFT@{ADC\_CFG2\_MUXSEL\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CFG2\_MUXSEL\_SHIFT}{ADC\_CFG2\_MUXSEL\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CFG2\+\_\+\+MUXSEL\+\_\+\+SHIFT~4}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00238}{238}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}\label{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM0\_CLM0@{ADC\_CLM0\_CLM0}}
\index{ADC\_CLM0\_CLM0@{ADC\_CLM0\_CLM0}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM0\_CLM0}{ADC\_CLM0\_CLM0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM0\+\_\+\+CLM0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00346}{346}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga2f9f36fb3b4eceab2198582865dc5b14}\label{group___a_d_c___register___masks_ga2f9f36fb3b4eceab2198582865dc5b14}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM0\_CLM0\_MASK@{ADC\_CLM0\_CLM0\_MASK}}
\index{ADC\_CLM0\_CLM0\_MASK@{ADC\_CLM0\_CLM0\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM0\_CLM0\_MASK}{ADC\_CLM0\_CLM0\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00344}{344}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaf5a5fd710a47f83c5ee3fd083f430a66}\label{group___a_d_c___register___masks_gaf5a5fd710a47f83c5ee3fd083f430a66}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM0\_CLM0\_SHIFT@{ADC\_CLM0\_CLM0\_SHIFT}}
\index{ADC\_CLM0\_CLM0\_SHIFT@{ADC\_CLM0\_CLM0\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM0\_CLM0\_SHIFT}{ADC\_CLM0\_CLM0\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM0\+\_\+\+CLM0\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00345}{345}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}\label{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM1\_CLM1@{ADC\_CLM1\_CLM1}}
\index{ADC\_CLM1\_CLM1@{ADC\_CLM1\_CLM1}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM1\_CLM1}{ADC\_CLM1\_CLM1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM1\+\_\+\+CLM1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00342}{342}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaf576a4eb27b1478ea37a1b35bf6b869f}\label{group___a_d_c___register___masks_gaf576a4eb27b1478ea37a1b35bf6b869f}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM1\_CLM1\_MASK@{ADC\_CLM1\_CLM1\_MASK}}
\index{ADC\_CLM1\_CLM1\_MASK@{ADC\_CLM1\_CLM1\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM1\_CLM1\_MASK}{ADC\_CLM1\_CLM1\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+MASK~0x7\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00340}{340}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gae83765be6a54aab249c89a0f47afb023}\label{group___a_d_c___register___masks_gae83765be6a54aab249c89a0f47afb023}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM1\_CLM1\_SHIFT@{ADC\_CLM1\_CLM1\_SHIFT}}
\index{ADC\_CLM1\_CLM1\_SHIFT@{ADC\_CLM1\_CLM1\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM1\_CLM1\_SHIFT}{ADC\_CLM1\_CLM1\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM1\+\_\+\+CLM1\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00341}{341}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}\label{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM2\_CLM2@{ADC\_CLM2\_CLM2}}
\index{ADC\_CLM2\_CLM2@{ADC\_CLM2\_CLM2}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM2\_CLM2}{ADC\_CLM2\_CLM2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM2\+\_\+\+CLM2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00338}{338}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga815d6f1bf2d38384c8fd0dd4f07f7a08}\label{group___a_d_c___register___masks_ga815d6f1bf2d38384c8fd0dd4f07f7a08}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM2\_CLM2\_MASK@{ADC\_CLM2\_CLM2\_MASK}}
\index{ADC\_CLM2\_CLM2\_MASK@{ADC\_CLM2\_CLM2\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM2\_CLM2\_MASK}{ADC\_CLM2\_CLM2\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+MASK~0x\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00336}{336}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga945ed262c088eecda09d679df33ab193}\label{group___a_d_c___register___masks_ga945ed262c088eecda09d679df33ab193}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM2\_CLM2\_SHIFT@{ADC\_CLM2\_CLM2\_SHIFT}}
\index{ADC\_CLM2\_CLM2\_SHIFT@{ADC\_CLM2\_CLM2\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM2\_CLM2\_SHIFT}{ADC\_CLM2\_CLM2\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM2\+\_\+\+CLM2\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00337}{337}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}\label{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM3\_CLM3@{ADC\_CLM3\_CLM3}}
\index{ADC\_CLM3\_CLM3@{ADC\_CLM3\_CLM3}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM3\_CLM3}{ADC\_CLM3\_CLM3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM3\+\_\+\+CLM3(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00334}{334}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga546b5a27d980deed324add231c050a6f}\label{group___a_d_c___register___masks_ga546b5a27d980deed324add231c050a6f}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM3\_CLM3\_MASK@{ADC\_CLM3\_CLM3\_MASK}}
\index{ADC\_CLM3\_CLM3\_MASK@{ADC\_CLM3\_CLM3\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM3\_CLM3\_MASK}{ADC\_CLM3\_CLM3\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+MASK~0x1\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00332}{332}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9bdd0a97bea9576ea5c9eccd54c08940}\label{group___a_d_c___register___masks_ga9bdd0a97bea9576ea5c9eccd54c08940}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM3\_CLM3\_SHIFT@{ADC\_CLM3\_CLM3\_SHIFT}}
\index{ADC\_CLM3\_CLM3\_SHIFT@{ADC\_CLM3\_CLM3\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM3\_CLM3\_SHIFT}{ADC\_CLM3\_CLM3\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM3\+\_\+\+CLM3\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00333}{333}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}\label{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM4\_CLM4@{ADC\_CLM4\_CLM4}}
\index{ADC\_CLM4\_CLM4@{ADC\_CLM4\_CLM4}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM4\_CLM4}{ADC\_CLM4\_CLM4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM4\+\_\+\+CLM4(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+SHIFT))\&ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00330}{330}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9f8f5b63268c5b87f04ee884579a385b}\label{group___a_d_c___register___masks_ga9f8f5b63268c5b87f04ee884579a385b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM4\_CLM4\_MASK@{ADC\_CLM4\_CLM4\_MASK}}
\index{ADC\_CLM4\_CLM4\_MASK@{ADC\_CLM4\_CLM4\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM4\_CLM4\_MASK}{ADC\_CLM4\_CLM4\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+MASK~0x3\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00328}{328}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gafa9121fc54ce9386fdc4c1d05f45d0de}\label{group___a_d_c___register___masks_gafa9121fc54ce9386fdc4c1d05f45d0de}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM4\_CLM4\_SHIFT@{ADC\_CLM4\_CLM4\_SHIFT}}
\index{ADC\_CLM4\_CLM4\_SHIFT@{ADC\_CLM4\_CLM4\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLM4\_CLM4\_SHIFT}{ADC\_CLM4\_CLM4\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLM4\+\_\+\+CLM4\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00329}{329}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}\label{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMD\_CLMD@{ADC\_CLMD\_CLMD}}
\index{ADC\_CLMD\_CLMD@{ADC\_CLMD\_CLMD}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMD\_CLMD}{ADC\_CLMD\_CLMD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMD\+\_\+\+CLMD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+SHIFT))\&ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00322}{322}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga45c4117ad9fba213c3d338cf6280cb75}\label{group___a_d_c___register___masks_ga45c4117ad9fba213c3d338cf6280cb75}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMD\_CLMD\_MASK@{ADC\_CLMD\_CLMD\_MASK}}
\index{ADC\_CLMD\_CLMD\_MASK@{ADC\_CLMD\_CLMD\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMD\_CLMD\_MASK}{ADC\_CLMD\_CLMD\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00320}{320}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga872bf108b50c6dd439ddc1294f104fe5}\label{group___a_d_c___register___masks_ga872bf108b50c6dd439ddc1294f104fe5}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMD\_CLMD\_SHIFT@{ADC\_CLMD\_CLMD\_SHIFT}}
\index{ADC\_CLMD\_CLMD\_SHIFT@{ADC\_CLMD\_CLMD\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMD\_CLMD\_SHIFT}{ADC\_CLMD\_CLMD\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMD\+\_\+\+CLMD\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00321}{321}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}\label{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMS\_CLMS@{ADC\_CLMS\_CLMS}}
\index{ADC\_CLMS\_CLMS@{ADC\_CLMS\_CLMS}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMS\_CLMS}{ADC\_CLMS\_CLMS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMS\+\_\+\+CLMS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+SHIFT))\&ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00326}{326}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga108adc09b24001dddfd498e14213fea6}\label{group___a_d_c___register___masks_ga108adc09b24001dddfd498e14213fea6}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMS\_CLMS\_MASK@{ADC\_CLMS\_CLMS\_MASK}}
\index{ADC\_CLMS\_CLMS\_MASK@{ADC\_CLMS\_CLMS\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMS\_CLMS\_MASK}{ADC\_CLMS\_CLMS\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00324}{324}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gabe0e92adb89c86d0523958a947288808}\label{group___a_d_c___register___masks_gabe0e92adb89c86d0523958a947288808}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMS\_CLMS\_SHIFT@{ADC\_CLMS\_CLMS\_SHIFT}}
\index{ADC\_CLMS\_CLMS\_SHIFT@{ADC\_CLMS\_CLMS\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLMS\_CLMS\_SHIFT}{ADC\_CLMS\_CLMS\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLMS\+\_\+\+CLMS\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00325}{325}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}\label{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP0\_CLP0@{ADC\_CLP0\_CLP0}}
\index{ADC\_CLP0\_CLP0@{ADC\_CLP0\_CLP0}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP0\_CLP0}{ADC\_CLP0\_CLP0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP0\+\_\+\+CLP0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00318}{318}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga7a8099e7e4fcb450308767ab0df8e458}\label{group___a_d_c___register___masks_ga7a8099e7e4fcb450308767ab0df8e458}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP0\_CLP0\_MASK@{ADC\_CLP0\_CLP0\_MASK}}
\index{ADC\_CLP0\_CLP0\_MASK@{ADC\_CLP0\_CLP0\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP0\_CLP0\_MASK}{ADC\_CLP0\_CLP0\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00316}{316}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad3035c445e10948c653ac0a028008109}\label{group___a_d_c___register___masks_gad3035c445e10948c653ac0a028008109}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP0\_CLP0\_SHIFT@{ADC\_CLP0\_CLP0\_SHIFT}}
\index{ADC\_CLP0\_CLP0\_SHIFT@{ADC\_CLP0\_CLP0\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP0\_CLP0\_SHIFT}{ADC\_CLP0\_CLP0\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP0\+\_\+\+CLP0\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00317}{317}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}\label{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP1\_CLP1@{ADC\_CLP1\_CLP1}}
\index{ADC\_CLP1\_CLP1@{ADC\_CLP1\_CLP1}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP1\_CLP1}{ADC\_CLP1\_CLP1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP1\+\_\+\+CLP1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00314}{314}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga597fddbb6d859ea54a49dd4a1eea72fb}\label{group___a_d_c___register___masks_ga597fddbb6d859ea54a49dd4a1eea72fb}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP1\_CLP1\_MASK@{ADC\_CLP1\_CLP1\_MASK}}
\index{ADC\_CLP1\_CLP1\_MASK@{ADC\_CLP1\_CLP1\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP1\_CLP1\_MASK}{ADC\_CLP1\_CLP1\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+MASK~0x7\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00312}{312}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gab34e145666bb569d17f381665d6f5156}\label{group___a_d_c___register___masks_gab34e145666bb569d17f381665d6f5156}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP1\_CLP1\_SHIFT@{ADC\_CLP1\_CLP1\_SHIFT}}
\index{ADC\_CLP1\_CLP1\_SHIFT@{ADC\_CLP1\_CLP1\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP1\_CLP1\_SHIFT}{ADC\_CLP1\_CLP1\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP1\+\_\+\+CLP1\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00313}{313}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}\label{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP2\_CLP2@{ADC\_CLP2\_CLP2}}
\index{ADC\_CLP2\_CLP2@{ADC\_CLP2\_CLP2}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP2\_CLP2}{ADC\_CLP2\_CLP2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP2\+\_\+\+CLP2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00310}{310}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga2d10a369ac0c13f4ee3535e9f45a5d17}\label{group___a_d_c___register___masks_ga2d10a369ac0c13f4ee3535e9f45a5d17}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP2\_CLP2\_MASK@{ADC\_CLP2\_CLP2\_MASK}}
\index{ADC\_CLP2\_CLP2\_MASK@{ADC\_CLP2\_CLP2\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP2\_CLP2\_MASK}{ADC\_CLP2\_CLP2\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+MASK~0x\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00308}{308}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga071963a7a6ff4f1b72c79c66aee09043}\label{group___a_d_c___register___masks_ga071963a7a6ff4f1b72c79c66aee09043}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP2\_CLP2\_SHIFT@{ADC\_CLP2\_CLP2\_SHIFT}}
\index{ADC\_CLP2\_CLP2\_SHIFT@{ADC\_CLP2\_CLP2\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP2\_CLP2\_SHIFT}{ADC\_CLP2\_CLP2\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP2\+\_\+\+CLP2\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00309}{309}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}\label{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP3\_CLP3@{ADC\_CLP3\_CLP3}}
\index{ADC\_CLP3\_CLP3@{ADC\_CLP3\_CLP3}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP3\_CLP3}{ADC\_CLP3\_CLP3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP3\+\_\+\+CLP3(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00306}{306}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaeae73e0daf3e9a9174024850a719768d}\label{group___a_d_c___register___masks_gaeae73e0daf3e9a9174024850a719768d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP3\_CLP3\_MASK@{ADC\_CLP3\_CLP3\_MASK}}
\index{ADC\_CLP3\_CLP3\_MASK@{ADC\_CLP3\_CLP3\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP3\_CLP3\_MASK}{ADC\_CLP3\_CLP3\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+MASK~0x1\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00304}{304}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9eef257b72d4181481aa5e3bf0a85732}\label{group___a_d_c___register___masks_ga9eef257b72d4181481aa5e3bf0a85732}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP3\_CLP3\_SHIFT@{ADC\_CLP3\_CLP3\_SHIFT}}
\index{ADC\_CLP3\_CLP3\_SHIFT@{ADC\_CLP3\_CLP3\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP3\_CLP3\_SHIFT}{ADC\_CLP3\_CLP3\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP3\+\_\+\+CLP3\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00305}{305}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}\label{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP4\_CLP4@{ADC\_CLP4\_CLP4}}
\index{ADC\_CLP4\_CLP4@{ADC\_CLP4\_CLP4}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP4\_CLP4}{ADC\_CLP4\_CLP4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP4\+\_\+\+CLP4(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+SHIFT))\&ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00302}{302}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga877d163ca4067627ebb29125d75eb757}\label{group___a_d_c___register___masks_ga877d163ca4067627ebb29125d75eb757}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP4\_CLP4\_MASK@{ADC\_CLP4\_CLP4\_MASK}}
\index{ADC\_CLP4\_CLP4\_MASK@{ADC\_CLP4\_CLP4\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP4\_CLP4\_MASK}{ADC\_CLP4\_CLP4\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+MASK~0x3\+FFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00300}{300}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaee16600c1dd7fefead073d24320818a4}\label{group___a_d_c___register___masks_gaee16600c1dd7fefead073d24320818a4}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP4\_CLP4\_SHIFT@{ADC\_CLP4\_CLP4\_SHIFT}}
\index{ADC\_CLP4\_CLP4\_SHIFT@{ADC\_CLP4\_CLP4\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLP4\_CLP4\_SHIFT}{ADC\_CLP4\_CLP4\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLP4\+\_\+\+CLP4\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00301}{301}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}\label{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPD\_CLPD@{ADC\_CLPD\_CLPD}}
\index{ADC\_CLPD\_CLPD@{ADC\_CLPD\_CLPD}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPD\_CLPD}{ADC\_CLPD\_CLPD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPD\+\_\+\+CLPD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+SHIFT))\&ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00294}{294}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaae8d6090ede9d73497ae3e0b4fa2c6cd}\label{group___a_d_c___register___masks_gaae8d6090ede9d73497ae3e0b4fa2c6cd}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPD\_CLPD\_MASK@{ADC\_CLPD\_CLPD\_MASK}}
\index{ADC\_CLPD\_CLPD\_MASK@{ADC\_CLPD\_CLPD\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPD\_CLPD\_MASK}{ADC\_CLPD\_CLPD\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00292}{292}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga14a354b0de262fc93f30472e99bbe9bc}\label{group___a_d_c___register___masks_ga14a354b0de262fc93f30472e99bbe9bc}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPD\_CLPD\_SHIFT@{ADC\_CLPD\_CLPD\_SHIFT}}
\index{ADC\_CLPD\_CLPD\_SHIFT@{ADC\_CLPD\_CLPD\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPD\_CLPD\_SHIFT}{ADC\_CLPD\_CLPD\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPD\+\_\+\+CLPD\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00293}{293}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}\label{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPS\_CLPS@{ADC\_CLPS\_CLPS}}
\index{ADC\_CLPS\_CLPS@{ADC\_CLPS\_CLPS}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPS\_CLPS}{ADC\_CLPS\_CLPS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPS\+\_\+\+CLPS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+SHIFT))\&ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00298}{298}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaccedf61066feb0b1c6d6bd7794d2a79c}\label{group___a_d_c___register___masks_gaccedf61066feb0b1c6d6bd7794d2a79c}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPS\_CLPS\_MASK@{ADC\_CLPS\_CLPS\_MASK}}
\index{ADC\_CLPS\_CLPS\_MASK@{ADC\_CLPS\_CLPS\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPS\_CLPS\_MASK}{ADC\_CLPS\_CLPS\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+MASK~0x3\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00296}{296}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga94f5e6c337622e8c4b8d03201e1c2d11}\label{group___a_d_c___register___masks_ga94f5e6c337622e8c4b8d03201e1c2d11}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPS\_CLPS\_SHIFT@{ADC\_CLPS\_CLPS\_SHIFT}}
\index{ADC\_CLPS\_CLPS\_SHIFT@{ADC\_CLPS\_CLPS\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CLPS\_CLPS\_SHIFT}{ADC\_CLPS\_CLPS\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLPS\+\_\+\+CLPS\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00297}{297}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}\label{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV1\_CV@{ADC\_CV1\_CV}}
\index{ADC\_CV1\_CV@{ADC\_CV1\_CV}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV1\_CV}{ADC\_CV1\_CV}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV1\+\_\+\+CV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+SHIFT))\&ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00246}{246}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad67c3b5f385cd9b26be8257134e1e3cf}\label{group___a_d_c___register___masks_gad67c3b5f385cd9b26be8257134e1e3cf}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV1\_CV\_MASK@{ADC\_CV1\_CV\_MASK}}
\index{ADC\_CV1\_CV\_MASK@{ADC\_CV1\_CV\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV1\_CV\_MASK}{ADC\_CV1\_CV\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00244}{244}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga1925520ab1dd2eb81e0e4505af905c13}\label{group___a_d_c___register___masks_ga1925520ab1dd2eb81e0e4505af905c13}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV1\_CV\_SHIFT@{ADC\_CV1\_CV\_SHIFT}}
\index{ADC\_CV1\_CV\_SHIFT@{ADC\_CV1\_CV\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV1\_CV\_SHIFT}{ADC\_CV1\_CV\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV1\+\_\+\+CV\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00245}{245}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}\label{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV2\_CV@{ADC\_CV2\_CV}}
\index{ADC\_CV2\_CV@{ADC\_CV2\_CV}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV2\_CV}{ADC\_CV2\_CV}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV2\+\_\+\+CV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+SHIFT))\&ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00250}{250}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gab61d022e3c8d84d77f2895a91c049023}\label{group___a_d_c___register___masks_gab61d022e3c8d84d77f2895a91c049023}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV2\_CV\_MASK@{ADC\_CV2\_CV\_MASK}}
\index{ADC\_CV2\_CV\_MASK@{ADC\_CV2\_CV\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV2\_CV\_MASK}{ADC\_CV2\_CV\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00248}{248}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga5ecccc775bd06291531df6e989024d38}\label{group___a_d_c___register___masks_ga5ecccc775bd06291531df6e989024d38}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV2\_CV\_SHIFT@{ADC\_CV2\_CV\_SHIFT}}
\index{ADC\_CV2\_CV\_SHIFT@{ADC\_CV2\_CV\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_CV2\_CV\_SHIFT}{ADC\_CV2\_CV\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CV2\+\_\+\+CV\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00249}{249}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}\label{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_MG\_MG@{ADC\_MG\_MG}}
\index{ADC\_MG\_MG@{ADC\_MG\_MG}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_MG\_MG}{ADC\_MG\_MG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MG\+\_\+\+MG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+SHIFT))\&ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00290}{290}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9f415258af1bad0159dd605efccd043b}\label{group___a_d_c___register___masks_ga9f415258af1bad0159dd605efccd043b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_MG\_MG\_MASK@{ADC\_MG\_MG\_MASK}}
\index{ADC\_MG\_MG\_MASK@{ADC\_MG\_MG\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_MG\_MG\_MASK}{ADC\_MG\_MG\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00288}{288}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga4b2717da089f0de5bd41ef91001b7cfe}\label{group___a_d_c___register___masks_ga4b2717da089f0de5bd41ef91001b7cfe}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_MG\_MG\_SHIFT@{ADC\_MG\_MG\_SHIFT}}
\index{ADC\_MG\_MG\_SHIFT@{ADC\_MG\_MG\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_MG\_MG\_SHIFT}{ADC\_MG\_MG\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+MG\+\_\+\+MG\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00289}{289}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}\label{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_OFS\_OFS@{ADC\_OFS\_OFS}}
\index{ADC\_OFS\_OFS@{ADC\_OFS\_OFS}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_OFS\_OFS}{ADC\_OFS\_OFS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+OFS\+\_\+\+OFS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+SHIFT))\&ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00282}{282}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga1532ae43eb63d6c071f531cca89fdb68}\label{group___a_d_c___register___masks_ga1532ae43eb63d6c071f531cca89fdb68}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_OFS\_OFS\_MASK@{ADC\_OFS\_OFS\_MASK}}
\index{ADC\_OFS\_OFS\_MASK@{ADC\_OFS\_OFS\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_OFS\_OFS\_MASK}{ADC\_OFS\_OFS\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00280}{280}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga86de5d25a5433db6e96700e2d000ad07}\label{group___a_d_c___register___masks_ga86de5d25a5433db6e96700e2d000ad07}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_OFS\_OFS\_SHIFT@{ADC\_OFS\_OFS\_SHIFT}}
\index{ADC\_OFS\_OFS\_SHIFT@{ADC\_OFS\_OFS\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_OFS\_OFS\_SHIFT}{ADC\_OFS\_OFS\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+OFS\+\_\+\+OFS\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00281}{281}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}\label{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_PG\_PG@{ADC\_PG\_PG}}
\index{ADC\_PG\_PG@{ADC\_PG\_PG}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_PG\_PG}{ADC\_PG\_PG}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+PG\+\_\+\+PG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+SHIFT))\&ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00286}{286}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga0619279d8dcf43af1fda9f27090ae51b}\label{group___a_d_c___register___masks_ga0619279d8dcf43af1fda9f27090ae51b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_PG\_PG\_MASK@{ADC\_PG\_PG\_MASK}}
\index{ADC\_PG\_PG\_MASK@{ADC\_PG\_PG\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_PG\_PG\_MASK}{ADC\_PG\_PG\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00284}{284}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga014623fb35c473d12ff7fc64c3e8cfe3}\label{group___a_d_c___register___masks_ga014623fb35c473d12ff7fc64c3e8cfe3}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_PG\_PG\_SHIFT@{ADC\_PG\_PG\_SHIFT}}
\index{ADC\_PG\_PG\_SHIFT@{ADC\_PG\_PG\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_PG\_PG\_SHIFT}{ADC\_PG\_PG\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+PG\+\_\+\+PG\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00285}{285}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}\label{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_R\_D@{ADC\_R\_D}}
\index{ADC\_R\_D@{ADC\_R\_D}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_R\_D}{ADC\_R\_D}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+R\+\_\+D(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+R\+\_\+\+D\+\_\+\+SHIFT))\&ADC\+\_\+\+R\+\_\+\+D\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00242}{242}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga7dadc81f58826b303fb83918820cd177}\label{group___a_d_c___register___masks_ga7dadc81f58826b303fb83918820cd177}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_R\_D\_MASK@{ADC\_R\_D\_MASK}}
\index{ADC\_R\_D\_MASK@{ADC\_R\_D\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_R\_D\_MASK}{ADC\_R\_D\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+R\+\_\+\+D\+\_\+\+MASK~0x\+FFFFu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00240}{240}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga8e2365e522772584a5ee2dd6a8b0987a}\label{group___a_d_c___register___masks_ga8e2365e522772584a5ee2dd6a8b0987a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_R\_D\_SHIFT@{ADC\_R\_D\_SHIFT}}
\index{ADC\_R\_D\_SHIFT@{ADC\_R\_D\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_R\_D\_SHIFT}{ADC\_R\_D\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+R\+\_\+\+D\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00241}{241}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}\label{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_ADCH@{ADC\_SC1\_ADCH}}
\index{ADC\_SC1\_ADCH@{ADC\_SC1\_ADCH}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_ADCH}{ADC\_SC1\_ADCH}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+ADCH(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+SHIFT))\&ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00208}{208}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga7450ced3c2b2df20023c2152f1470640}\label{group___a_d_c___register___masks_ga7450ced3c2b2df20023c2152f1470640}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_ADCH\_MASK@{ADC\_SC1\_ADCH\_MASK}}
\index{ADC\_SC1\_ADCH\_MASK@{ADC\_SC1\_ADCH\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_ADCH\_MASK}{ADC\_SC1\_ADCH\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+MASK~0x1\+Fu}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00206}{206}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gab2ba46d5132224f2920c1881e2c1b6fe}\label{group___a_d_c___register___masks_gab2ba46d5132224f2920c1881e2c1b6fe}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_ADCH\_SHIFT@{ADC\_SC1\_ADCH\_SHIFT}}
\index{ADC\_SC1\_ADCH\_SHIFT@{ADC\_SC1\_ADCH\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_ADCH\_SHIFT}{ADC\_SC1\_ADCH\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+ADCH\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00207}{207}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}\label{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_AIEN\_MASK@{ADC\_SC1\_AIEN\_MASK}}
\index{ADC\_SC1\_AIEN\_MASK@{ADC\_SC1\_AIEN\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_AIEN\_MASK}{ADC\_SC1\_AIEN\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+AIEN\+\_\+\+MASK~0x40u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00211}{211}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaf2cde8fb207dd348e6313d6d0a5b3761}\label{group___a_d_c___register___masks_gaf2cde8fb207dd348e6313d6d0a5b3761}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_AIEN\_SHIFT@{ADC\_SC1\_AIEN\_SHIFT}}
\index{ADC\_SC1\_AIEN\_SHIFT@{ADC\_SC1\_AIEN\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_AIEN\_SHIFT}{ADC\_SC1\_AIEN\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+AIEN\+\_\+\+SHIFT~6}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00212}{212}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}\label{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_COCO\_MASK@{ADC\_SC1\_COCO\_MASK}}
\index{ADC\_SC1\_COCO\_MASK@{ADC\_SC1\_COCO\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_COCO\_MASK}{ADC\_SC1\_COCO\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+COCO\+\_\+\+MASK~0x80u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00213}{213}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad708b138ec734a371a20a990f0c9a27f}\label{group___a_d_c___register___masks_gad708b138ec734a371a20a990f0c9a27f}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_COCO\_SHIFT@{ADC\_SC1\_COCO\_SHIFT}}
\index{ADC\_SC1\_COCO\_SHIFT@{ADC\_SC1\_COCO\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_COCO\_SHIFT}{ADC\_SC1\_COCO\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+COCO\+\_\+\+SHIFT~7}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00214}{214}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gadc514fb491cf08eb3fb0f27298388645}\label{group___a_d_c___register___masks_gadc514fb491cf08eb3fb0f27298388645}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_DIFF\_MASK@{ADC\_SC1\_DIFF\_MASK}}
\index{ADC\_SC1\_DIFF\_MASK@{ADC\_SC1\_DIFF\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_DIFF\_MASK}{ADC\_SC1\_DIFF\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+DIFF\+\_\+\+MASK~0x20u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00209}{209}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga1385c936a9440856068dcb917ed9c658}\label{group___a_d_c___register___masks_ga1385c936a9440856068dcb917ed9c658}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_DIFF\_SHIFT@{ADC\_SC1\_DIFF\_SHIFT}}
\index{ADC\_SC1\_DIFF\_SHIFT@{ADC\_SC1\_DIFF\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC1\_DIFF\_SHIFT}{ADC\_SC1\_DIFF\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC1\+\_\+\+DIFF\+\_\+\+SHIFT~5}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00210}{210}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gace8c45960f30bb960fd14d268b7eafde}\label{group___a_d_c___register___masks_gace8c45960f30bb960fd14d268b7eafde}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFE\_MASK@{ADC\_SC2\_ACFE\_MASK}}
\index{ADC\_SC2\_ACFE\_MASK@{ADC\_SC2\_ACFE\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACFE\_MASK}{ADC\_SC2\_ACFE\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACFE\+\_\+\+MASK~0x20u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00261}{261}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga195dec335492d561b06a4cc443bae019}\label{group___a_d_c___register___masks_ga195dec335492d561b06a4cc443bae019}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFE\_SHIFT@{ADC\_SC2\_ACFE\_SHIFT}}
\index{ADC\_SC2\_ACFE\_SHIFT@{ADC\_SC2\_ACFE\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACFE\_SHIFT}{ADC\_SC2\_ACFE\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACFE\+\_\+\+SHIFT~5}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00262}{262}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaf61a6fdf74bec8c24415e590dc98b572}\label{group___a_d_c___register___masks_gaf61a6fdf74bec8c24415e590dc98b572}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFGT\_MASK@{ADC\_SC2\_ACFGT\_MASK}}
\index{ADC\_SC2\_ACFGT\_MASK@{ADC\_SC2\_ACFGT\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACFGT\_MASK}{ADC\_SC2\_ACFGT\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACFGT\+\_\+\+MASK~0x10u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00259}{259}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaa27da559ff9959f248db75fbb95dae6b}\label{group___a_d_c___register___masks_gaa27da559ff9959f248db75fbb95dae6b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFGT\_SHIFT@{ADC\_SC2\_ACFGT\_SHIFT}}
\index{ADC\_SC2\_ACFGT\_SHIFT@{ADC\_SC2\_ACFGT\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACFGT\_SHIFT}{ADC\_SC2\_ACFGT\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACFGT\+\_\+\+SHIFT~4}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00260}{260}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga25f7f0c6a6513cbfbd4684513b373f9c}\label{group___a_d_c___register___masks_ga25f7f0c6a6513cbfbd4684513b373f9c}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACREN\_MASK@{ADC\_SC2\_ACREN\_MASK}}
\index{ADC\_SC2\_ACREN\_MASK@{ADC\_SC2\_ACREN\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACREN\_MASK}{ADC\_SC2\_ACREN\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACREN\+\_\+\+MASK~0x8u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00257}{257}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga34954b7e5cb86e290b281e2f97b63187}\label{group___a_d_c___register___masks_ga34954b7e5cb86e290b281e2f97b63187}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACREN\_SHIFT@{ADC\_SC2\_ACREN\_SHIFT}}
\index{ADC\_SC2\_ACREN\_SHIFT@{ADC\_SC2\_ACREN\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ACREN\_SHIFT}{ADC\_SC2\_ACREN\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ACREN\+\_\+\+SHIFT~3}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00258}{258}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}\label{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADACT\_MASK@{ADC\_SC2\_ADACT\_MASK}}
\index{ADC\_SC2\_ADACT\_MASK@{ADC\_SC2\_ADACT\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ADACT\_MASK}{ADC\_SC2\_ADACT\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ADACT\+\_\+\+MASK~0x80u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00265}{265}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga0e05ad49280a025a87a91279caaf7403}\label{group___a_d_c___register___masks_ga0e05ad49280a025a87a91279caaf7403}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADACT\_SHIFT@{ADC\_SC2\_ADACT\_SHIFT}}
\index{ADC\_SC2\_ADACT\_SHIFT@{ADC\_SC2\_ADACT\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ADACT\_SHIFT}{ADC\_SC2\_ADACT\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ADACT\+\_\+\+SHIFT~7}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00266}{266}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}\label{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADTRG\_MASK@{ADC\_SC2\_ADTRG\_MASK}}
\index{ADC\_SC2\_ADTRG\_MASK@{ADC\_SC2\_ADTRG\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ADTRG\_MASK}{ADC\_SC2\_ADTRG\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ADTRG\+\_\+\+MASK~0x40u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00263}{263}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaaf095f7499b92bc748f7fa7c0aaa8bc1}\label{group___a_d_c___register___masks_gaaf095f7499b92bc748f7fa7c0aaa8bc1}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADTRG\_SHIFT@{ADC\_SC2\_ADTRG\_SHIFT}}
\index{ADC\_SC2\_ADTRG\_SHIFT@{ADC\_SC2\_ADTRG\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_ADTRG\_SHIFT}{ADC\_SC2\_ADTRG\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+ADTRG\+\_\+\+SHIFT~6}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00264}{264}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}\label{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_DMAEN\_MASK@{ADC\_SC2\_DMAEN\_MASK}}
\index{ADC\_SC2\_DMAEN\_MASK@{ADC\_SC2\_DMAEN\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_DMAEN\_MASK}{ADC\_SC2\_DMAEN\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+DMAEN\+\_\+\+MASK~0x4u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00255}{255}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}\label{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_DMAEN\_SHIFT@{ADC\_SC2\_DMAEN\_SHIFT}}
\index{ADC\_SC2\_DMAEN\_SHIFT@{ADC\_SC2\_DMAEN\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_DMAEN\_SHIFT}{ADC\_SC2\_DMAEN\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+DMAEN\+\_\+\+SHIFT~2}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00256}{256}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}\label{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_REFSEL@{ADC\_SC2\_REFSEL}}
\index{ADC\_SC2\_REFSEL@{ADC\_SC2\_REFSEL}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_REFSEL}{ADC\_SC2\_REFSEL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+REFSEL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+SHIFT))\&ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00254}{254}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}\label{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_REFSEL\_MASK@{ADC\_SC2\_REFSEL\_MASK}}
\index{ADC\_SC2\_REFSEL\_MASK@{ADC\_SC2\_REFSEL\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_REFSEL\_MASK}{ADC\_SC2\_REFSEL\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+MASK~0x3u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00252}{252}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gaab9b293eb54de2d9d246766002e44556}\label{group___a_d_c___register___masks_gaab9b293eb54de2d9d246766002e44556}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_REFSEL\_SHIFT@{ADC\_SC2\_REFSEL\_SHIFT}}
\index{ADC\_SC2\_REFSEL\_SHIFT@{ADC\_SC2\_REFSEL\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC2\_REFSEL\_SHIFT}{ADC\_SC2\_REFSEL\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC2\+\_\+\+REFSEL\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00253}{253}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}\label{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_ADCO\_MASK@{ADC\_SC3\_ADCO\_MASK}}
\index{ADC\_SC3\_ADCO\_MASK@{ADC\_SC3\_ADCO\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_ADCO\_MASK}{ADC\_SC3\_ADCO\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+ADCO\+\_\+\+MASK~0x8u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00273}{273}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga8e5f5e3a1378880d2a03d1662f39c308}\label{group___a_d_c___register___masks_ga8e5f5e3a1378880d2a03d1662f39c308}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_ADCO\_SHIFT@{ADC\_SC3\_ADCO\_SHIFT}}
\index{ADC\_SC3\_ADCO\_SHIFT@{ADC\_SC3\_ADCO\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_ADCO\_SHIFT}{ADC\_SC3\_ADCO\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+ADCO\+\_\+\+SHIFT~3}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00274}{274}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gafcb3a8cfe1a126545673ddcf733b74da}\label{group___a_d_c___register___masks_gafcb3a8cfe1a126545673ddcf733b74da}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGE\_MASK@{ADC\_SC3\_AVGE\_MASK}}
\index{ADC\_SC3\_AVGE\_MASK@{ADC\_SC3\_AVGE\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_AVGE\_MASK}{ADC\_SC3\_AVGE\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+AVGE\+\_\+\+MASK~0x4u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00271}{271}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga56d9621785ea853cf450f1b06d15e1d5}\label{group___a_d_c___register___masks_ga56d9621785ea853cf450f1b06d15e1d5}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGE\_SHIFT@{ADC\_SC3\_AVGE\_SHIFT}}
\index{ADC\_SC3\_AVGE\_SHIFT@{ADC\_SC3\_AVGE\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_AVGE\_SHIFT}{ADC\_SC3\_AVGE\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+AVGE\+\_\+\+SHIFT~2}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00272}{272}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}\label{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGS@{ADC\_SC3\_AVGS}}
\index{ADC\_SC3\_AVGS@{ADC\_SC3\_AVGS}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_AVGS}{ADC\_SC3\_AVGS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+AVGS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x))$<$$<$ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+SHIFT))\&ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+MASK)}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00270}{270}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga677b69b096f22ecc80fff1a789d3c48d}\label{group___a_d_c___register___masks_ga677b69b096f22ecc80fff1a789d3c48d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGS\_MASK@{ADC\_SC3\_AVGS\_MASK}}
\index{ADC\_SC3\_AVGS\_MASK@{ADC\_SC3\_AVGS\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_AVGS\_MASK}{ADC\_SC3\_AVGS\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+MASK~0x3u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00268}{268}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_gad00e65ae5553df8fbeef6430a61d2f74}\label{group___a_d_c___register___masks_gad00e65ae5553df8fbeef6430a61d2f74}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGS\_SHIFT@{ADC\_SC3\_AVGS\_SHIFT}}
\index{ADC\_SC3\_AVGS\_SHIFT@{ADC\_SC3\_AVGS\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_AVGS\_SHIFT}{ADC\_SC3\_AVGS\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+AVGS\+\_\+\+SHIFT~0}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00269}{269}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}\label{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CAL\_MASK@{ADC\_SC3\_CAL\_MASK}}
\index{ADC\_SC3\_CAL\_MASK@{ADC\_SC3\_CAL\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_CAL\_MASK}{ADC\_SC3\_CAL\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+CAL\+\_\+\+MASK~0x80u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00277}{277}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga808101f85e6ceff194c212faacf4bd9d}\label{group___a_d_c___register___masks_ga808101f85e6ceff194c212faacf4bd9d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CAL\_SHIFT@{ADC\_SC3\_CAL\_SHIFT}}
\index{ADC\_SC3\_CAL\_SHIFT@{ADC\_SC3\_CAL\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_CAL\_SHIFT}{ADC\_SC3\_CAL\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+CAL\+\_\+\+SHIFT~7}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00278}{278}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}\label{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CALF\_MASK@{ADC\_SC3\_CALF\_MASK}}
\index{ADC\_SC3\_CALF\_MASK@{ADC\_SC3\_CALF\_MASK}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_CALF\_MASK}{ADC\_SC3\_CALF\_MASK}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+CALF\+\_\+\+MASK~0x40u}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00275}{275}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

\mbox{\Hypertarget{group___a_d_c___register___masks_ga9fd60a35fc4c15b563078ecbd3eaa449}\label{group___a_d_c___register___masks_ga9fd60a35fc4c15b563078ecbd3eaa449}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CALF\_SHIFT@{ADC\_SC3\_CALF\_SHIFT}}
\index{ADC\_SC3\_CALF\_SHIFT@{ADC\_SC3\_CALF\_SHIFT}!ADC Register Masks@{ADC Register Masks}}
\doxysubsubsection{\texorpdfstring{ADC\_SC3\_CALF\_SHIFT}{ADC\_SC3\_CALF\_SHIFT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SC3\+\_\+\+CALF\+\_\+\+SHIFT~6}



Definition at line \mbox{\hyperlink{_m_k_l25_z4_8h_source_l00276}{276}} of file \mbox{\hyperlink{_m_k_l25_z4_8h_source}{MKL25\+Z4.\+h}}.

