Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\sc_lut.v" into library work
Parsing module <sc_lut>.
Parsing verilog file "sc_lut_init.v" included at line 32.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\sine.v" into library work
Parsing module <sine>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\clkgen.v" into library work
Parsing module <clkgen>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\SHIFT_III.v" into library work
Parsing module <SHIFT_III>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\i2s_out.v" into library work
Parsing module <i2s_out>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\audiogen.v" into library work
Parsing module <audiogen>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\SEVEN_SEG.v" into library work
Parsing module <SEVEN_SEG>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\i2s_tst.v" into library work
Parsing module <i2s_tst>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\CLOCK_50MHz.v" into library work
Parsing module <CLOCK_50MHz>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\BIN_TO_BCD.v" into library work
Parsing module <BIN_TO_BCD>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\WRITE_NOTE.v" into library work
Parsing module <WRITE_NOTE>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\VIDEO.v" into library work
Parsing module <VIDEO>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\READ_NOTE.v" into library work
Parsing module <READ_NOTE>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\memory_track2.v" into library work
Parsing module <memory_track2>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\LIMITE_CANCION.v" into library work
Parsing module <LIMITE_CANCION>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\FSM_CONTROL.v" into library work
Parsing module <FSM_CONTROL>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\DEBOUNCE.v" into library work
Parsing module <DEBOUNCE>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\CLOCK_DIVISOR.v" into library work
Parsing module <CLOCK_DIVISOR>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\AUDIO.v" into library work
Parsing module <AUDIO>.
Analyzing Verilog file "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <DEBOUNCE>.

Elaborating module <FSM_CONTROL>.

Elaborating module <WRITE_NOTE>.

Elaborating module <CLOCK_DIVISOR>.

Elaborating module <READ_NOTE>.

Elaborating module <memory_track2>.

Elaborating module <LIMITE_CANCION>.

Elaborating module <AUDIO>.

Elaborating module <i2s_tst>.

Elaborating module <audiogen>.

Elaborating module <sine>.

Elaborating module <sc_lut(asz=10,dsz=14)>.

Elaborating module
<RAMB16_S18(INIT_00=256'b0110000101100000010110110001100001010100110100000100111010001000010010000100000001000001111110000011101110110000001101010110100000101111001000000010100011011000001000101001000000011100010010000001011000000000000011111011100000001001011100000000001100101,INIT_01=256'b01100010111011000101111111001000010111001010010001011001100000000101011001100000010100110011110001010000000110000100110011110100010010011101000001000110101011000100001110001000010000000110010000111101010000000011101000011100001101101111100000110011110101,INIT_02=256'b010010101000110001001000111110100100011101101010010001011101100001000100010010000100001010110110010000010010010000111111100101000011111000000010001111000111000000111010111000000011100101001110001101111011110000110110001010100011010010011010001100110000100,INIT_03=256'b011000111001011001100010000001100110000001110110010111101110011001011101010101000101101111000100010110100011010001011000101001000101011100010010010101011000001001010011111100100101001001100000010
100001101000001001111001111100100110110101110010011000001110,INIT_04=256'b011111001001001001111011000000100111100101110100011101111110010001110110010101000111010011000100011100110011011001110001101001100111000000010110011011101000011001101100111101100110101101100110011010011101011001101000010001100110011010110110011001010010011,INIT_05=256'b0100101010111101010010011111011001001001001011110100100001101000010001111010000101000110110110100100011000010010010001010100101101000100100001000100001110111101010000101111010101000010001011100100000101100111010000001001111100111111110110000011111100010000,INIT_06=256'b0101011100100101010101100101111101010101100110010101010011010010010101000000110001010011010001100101001001111111010100011011100101010000111100100101000000101100010011110110010101001110100111110100110111011000010011010001000101001100010010100100101110000100,INIT_07=256'b011000111000000001100010101110110110000111110110011000010011000001100000011010110101111110100101010111101110000001011110000110100101110101010
1000101110010001111010110111100100101011011000000110101101000111101010110010111011101011000101100010101011111101011,INIT_08=256'b0110111111001100011011110000011101101110010000110110110101111111011011001011101001101011111101100110101100110001011010100110110101101001101010000110100011100011011010000001111001100111010110010110011010010101011001011100111101100101000010100110010001000101,INIT_09=256'b0111110000000110011110110100001101111010100000000111100110111101011110001111100101111000001101100111011101110010011101101010111101110101111010110111010100101000011101000110010001110011101000000111001011011100011100100001100001110001010101000111000010010000,INIT_0A=256'b1000100000101101100001110110110010000110101010101000010111101000100001010010010110000100011000111000001110100001100000101101111110000010000111001000000101011010100000001001011101111111110101010111111100010010011111100100111101111101100011000111110011001001,INIT_0B=256'b1001010001000000100100110111111110010010101111111001000111111110100100010011110110010
000011111001000111110111011100011101111101010001110001110011000110101111000100011001011011110001011111101011000101100110100100010100111001010001001101100011000100011101111,INIT_0C=256'b1010000000111011100111110111110010011110101111011001110111111110100111010011111110011100011111111001101111000000100110110000000010011010010000001001100110000001100110001100000110011000000000011001011101000001100101101000000110010101110000001001010100000000,INIT_0D=256'b1010110000011110101010110110000010101010101000111010100111100101101010010010100010101000011010101010011110101100101001101110111010100110001100001010010101110001101001001011001110100011111101011010001100110110101000100111100010100001101110011010000011111010,INIT_0E=256'b1011011111100110101101110010101010110110011011101011010110110011101101001111011110110100001110101011001101111110101100101100001010110010000001011011000101001001101100001000110010101111110011111010111100010010101011100101010110101101100110001010110011011011,INIT_0F=256'b11000011100100101100001011011
00011000010000111101100000101100100110000001010101010111111111011111011111100110101101111100111101010111101110000001011110100000101101111000100101010111011100011111011101011010100101110100001100010111001010111011011100010100010,INIT_10=256'b1100111100011111110011100110100011001101101011111100110011110111110011000011111111001011100001111100101011001110110010100001010111001001010111011100100010100100110001111110101111000111001100011100011001111000110001011011111111000101000001011100010001001100,INIT_11=256'b1101101010001101110110011101011111011001001000011101100001101011110101111011010111010110111111101101011001001000110101011001000111010100110110101101010000100011110100110110110011010010101101011101000111111110110100010100011111010000100011111100111111010111,INIT_12=256'b111001011101100111100101001001011110010001110010111000111011111011100011000010011110001001010101111000011010000111100000111011001110000000111000110111111000001111011110110011101101111000011001110111010110001111011100101011101101101111111001110
1101101000011,INIT_13=256'b1111000100000010111100000101000011101111100111111110111011101101111011100011101111101101100010011110110011010111111011000010010011101011011100101110101010111111111010100000110111101001010110101110100010100111111001111111010011100111010000001110011010001101,INIT_14=256'b1111110000000101111110110101011011111010101001111111100111110111111110010100100011111000100110001111011111101000111101110011100011110110100010001111010111011000111101010010011111110100011101111111001111000110111100110001010111110010011001001111000110110011,INIT_15=256'b011011100010000001100011010100000101100010000000010011011011000001000010111000000011100000010000001011010100000000100010011000000001011110000000000011001011000000000001110111111111011011101111111011000000111111100001001011111101011000111111110010110100,INIT_16=256'b01000110010110000100001110110000010000010000010000111110010111000011101110110100001110010000100000110110010111000011001110110000001100010000010000101110010110000010101110101000001010001111100
000100110010011000010001110011100001000001110100000011110001110,INIT_17=256'b01110000100000000110110111100000011010110100010001101000101001000110011000000100011000110110010001100000110001000101111000100100010110111000000001011000110111000101011000111000010100111001010001010000111100000100111001001100010010111010010001001001000000,INIT_18=256'b010011001111110001001011101100100100101001101000010010010001111001000111110101000100011010001010010001010100000001000011111101000100001010101000010000010101110001000000000100000011111011000100001111010111011000111100001010100011101011011100001110011000111,INIT_19=256'b011000010101110001100000000110000101111011010110010111011001001001011100010011000101101100001000010110011100001001011000011111100101011100111000010101011111000001010100101010100101001101100100010100100001110001010000110101000100111110001100010011100100010,INIT_1A=256'b011101010110000001110100001000100111001011100100011100011010011001110000011010000110111100101000011011011110101001101100101010100110101101101
010011010100010101001101000111010000110011110101000011001100110011001100101001001000110001111100010011000101010000,INIT_1B=256'b0100010010000001010000111110010101000011010010010100001010101101010000100001000101000001011101010100000011011000010000000011101100111111100111100011111100000001001111100110010000111101110001100011110100101001001111001000101100111011111011010011101101001110,INIT_1C=256'b0100111000100000010011011000011101001100111011110100110001010110010010111011110101001011001001000100101010001010010010011111000101001001010101110100100010111101010010000010001001000111100010000100011011101101010001100101001101000101101101110100010100011100,INIT_1D=256'b0101011110001011010101101111011001010110011000010101010111001011010101010011010101010100100111110101010000001001010100110111001101010010110111000101001001000101010100011010111001010001000101110101000010000000010011111110100001001111010100000100111010111000,INIT_1E=256'b01100000110000100110000000110000010111111001111001011111000011000101111001111001010111
01111001110101110101010100010111001100000101011100001011010101101110011010010110110000011001011010011100100101100111011110010110010100101001011000101101010101100000100000,INIT_1F=256'b0110100111000010011010010011010001101000101001010110100000010110011001111000011101100110111110000110011001101000011001011101100101100101010010010110010010111001011001000010100001100011100110000110001100000111011000100111011001100001111001010110000101010100,INIT_20=256'b0111001010001010011100100000000001110001011101000111000011101001011100000101111001101111110100100110111101000110011011101011101001101110001011010110110110100001011011010001010001101100100001110110101111111001011010110110110001101010110111100110101001010000,INIT_21=256'b0111101100011010011110101001001001111010000010110111100110000011011110001111101101111000011100110111011111101011011101110110001001110110110110010111011001010000011101011100011101110101001111010111010010110100011101000010101001110011100111110111001100010101,INIT_22=256'b100000110110111010000010111010
1110000010011001111000000111100011100000010101111110000000110110101000000001010110011111111101000101111111010010110111111011000110011111100100000001111101101110100111110100110100011111001010111001111100001001110111101110100001,INIT_23=256'b1000101110000111100010110000100010001010100010001000101000000111100010011000011110001001000001101000100010000101100010000000010010000111100000101000011100000001100001100111111110000101111111011000010101111010100001001111100010000100011101011000001111110010,INIT_24=256'b1001001101100011100100101110100010010010011010111001000111101111100100010111001010010000111101011001000001111000100011111111101110001111011111011000111011111111100011101000000110001110000000111000110110000100100011010000010110001100100001101000110000000111,INIT_25=256'b1001101100000001100110101000100110011010000100011001100110011000100110010010000010011000101001111001100000101101100101111011010010010111001110101001011011000000100101100100011010010101110011001001010101010001100101001101011010010100010110111001
001111011111,INIT_26=256'b1010001001100000101000011110110010100001011101111010000100000011101000001000111010100000000110011001111110100100100111110010111010011110101110011001111001000010100111011100110010011101010101101001110011011111100111000110100010011011111100011001101101111001,INIT_27=256'b1010100101111110101010010000111010101000100111011010100000101101101001111011110010100111010010111010011011011010101001100110100110100101111101111010010110000101101001010001001110100100101000001010010000101101101000111011101010100011010001111010001011010100,INIT_28=256'b1011000001011010101011111110111010101111100000101010111100010110101011101010100110101110001111001010110111001111101011010110001010101100111101001010110010000110101011000001100010101011101010101010101100111011101010101100110010101010010111011010100111101101,INIT_29=256'b10110110111101001011011010001100101101100010010010110101101111001011010101010100101101001110101110110100100000101011010000011001101100111010111110110011010001011011001011011011101100100111
00011011001000000111101100011001110010110001001100011011000011000110,INIT_2A=256'b1011110101001010101111001110011010111100100000111011110000011111101110111011101010111011010101101011101011110001101110101000110010111010001001111011100111000010101110010101110010111000111101101011100010010000101110000010100110110111110000101011011101011011,INIT_2B=256'b1100001101011011110000101111110011000010100111011100001000111101110000011101110111000001011111011100000100011101110000001011110011000000010110111011111111111010101111111001100010111111001101101011111011010100101111100111001010111110000100001011110110101101,INIT_2C=256'b1100100100100111110010001100110011001000011100011100100000010110110001111011101011000111010111101100011100000010110001101010011011000110010010011100010111101101110001011000111111000101001100101100010011010100110001000111011011000100000110001100001110111010,INIT_2D=256'b110011101010110011001110010101101100110111111111110011011010100011001101010100011100110011111010110011001010001011001100010010101100
1011111100101100101110011010110010110100000111001010111010001100101010001111110010100011010111001001110110111100100110000001,INIT_2E=256'b1101001111101010110100111001100011010011010001101101001011110011110100101010000111010010010011101101000111111011110100011010011111010001010101001101000100000000110100001010101111010000010101111101000000000010110011111010110111001111010101111100111100000010,INIT_2F=256'b1101100011011111110110001001001011011000010001011101011111110111110101111010100111010111010110101101011100001100110101101011110111010110011011101101011000011110110101011100111011010101011111101101010100101110110101001101110111010100100011001101010000111011,INIT_30=256'b1101110110001100110111010100001111011100111110101101110010110001110111000110100011011100000111101101101111010100110110111000101011011011001111111101101011110100110110101010100111011010010111011101101000010001110110011100010111011001011110011101100100101100,INIT_31=256'b1110000111101111111000011010101111100001011001111110000100100010111000001101
110111100000100110001110000001010011111000000000110111011111110001111101111110000001110111110011101011011110111100111101111010101100110111100110010011011110000111011101110111010100,INIT_32=256'b1110011000001000111001011100100111100101100010011110010101001001111001010000100111100100110010001110010010000111111001000100011011100100000001011110001111000011111000111000000111100011001111111110001011111100111000101011101011100010011101101110001000110011,INIT_33=256'b1110100111010110111010011001101111101001011000001110100100100101111010001110100111101000101011101110100001110010111010000011010111100111111110001110011110111011111001110111111011100111010000001110011100000011111001101100010011100110100001101110011001000111,INIT_34=256'b1110110101011000111011010010001011101100111011001110110010110110111011000111111111101100010010001110110000010000111010111101100111101011101000011110101101101000111010110011000011101010111101111110101010111110111010101000010011101010010010101110101000010000,INIT_35=256'b11110000100011111111
00000101110111110000001011001110111111111010111011111100100011101111100101101110111101100011111011110011000011101110111111011110111011001001111011101001011011101110011000011110111000101101111011011111100011101101110000111110110110001110,INIT_36=256'b1111001101111000111100110100110011110011000111111111001011110010111100101100010111110010100101111111001001101010111100100011101111110010000011011111000111011110111100011010111111110001100000001111000101010000111100010010000011110000111100001111000010111111,INIT_37=256'b1111011000010101111101011110110111110101110001101111010110011101111101010111010111110101010011001111010100100011111101001111101011110100110100001111010010100110111101000111110011110100010100011111010000100111111100111111101111110011110100001111001110100100,INIT_38=256'b111110000110010011111000010000011111100000011110111101111111101111110111110110001111011110110100111101111000111111110111011010111111011101000110111101110010000111110110111111001111011011010110111101101011000011110110100010101111011001
1000111111011000111100,INIT_39=256'b1111101001100110111110100100100011111010001010101111101000001011111110011110110111111001110011011111100110101110111110011000111111111001011011111111100101001110111110010010111011111001000011011111100011101100111110001100101011111000101010011111100010000110,INIT_3A=256'b1111110000011001111111000000000011111011111001111111101111001101111110111011001111111011100110011111101101111111111110110110010011111011010010011111101100101110111110110001001011111010111101101111101011011010111110101011110111111010101000001111101010000011,INIT_3B=256'b1111110101111110111111010110101011111101010101101111110101000001111111010010110011111101000101111111110100000001111111001110101111111100110101011111110010111111111111001010100011111100100100011111110001111010111111000110001011111100010010101111110000110010,INIT_3C=256'b1111111010010100111111101000010111111110011101101111111001100110111111100101011011111110010001101111111000110101111111100010010011111110000100111111111000000001111111011111000011
111101110111011111110111001011111111011011100011111101101001011111110110010010,INIT_3D=256'b1111111101011100111111110101001011111111010001111111111100111101111111110011001011111111001001101111111100011010111111110000111011111111000000101111111011110101111111101110100111111110110110111111111011001110111111101100000011111110101100101111111010100011,INIT_3E=256'b1111111111010101111111111101000011111111110010101111111111000100111111111011111011111111101110001111111110110001111111111010101011111111101000101111111110011011111111111001001111111111100010101111111110000010111111110111100111111111011100001111111101100110,INIT_3F=256'b1111111111111111111111111111111111111111111111101111111111111101111111111111110011111111111110101111111111111000111111111111011011111111111101001111111111110001111111111110111011111111111010111111111111100111111111111110001111111111110111111111111111011010,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b01010101010101010101010101010101010101010101010101010101010101010101010101010101010101000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INITP_03=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_04=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_05=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_06=256'b01010101010101010101010101010
10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101,INITP_07=256'b0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101>.
WARNING:HDLCompiler:413 - "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\sine.v" Line 53: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <i2s_out>.

Elaborating module <clkgen>.

Elaborating module <CLOCK_50MHz>.

Elaborating module <VIDEO>.

Elaborating module <BIN_TO_BCD>.

Elaborating module <SHIFT_III>.

Elaborating module <SEVEN_SEG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\TOP.v".
    Found 1-bit register for signal <CS_track2>.
    Found 1-bit register for signal <CS_activated>.
    Found 1-bit register for signal <CS_track1>.
    Found 7-bit adder for signal <n0039> created at line 183.
    Found 8-bit adder for signal <DataOut_track1[7]_DataOut_track2[7]_add_2_OUT> created at line 234.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\DEBOUNCE.v".
    Found 3-bit register for signal <aux>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <FSM_CONTROL>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\FSM_CONTROL.v".
        INICIO = 0
        GRABAR = 1
        ESCRIBA = 2
        ESCUCHAR = 3
        SIGUIENTE = 4
        CS_TRACK1 = 5
        CS_TRACK2 = 6
        MIX_TRACKS = 7
        TRANSITION = 9
        ERASE = 10
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM_CONTROL> synthesized.

Synthesizing Unit <WRITE_NOTE>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\WRITE_NOTE.v".
    Found 6-bit register for signal <writeDirection>.
    Found 1-bit register for signal <WE>.
    Found 6-bit register for signal <writeDirectionTemporal>.
    Found 1-bit register for signal <cuenteAux>.
    Found 6-bit adder for signal <writeDirectionTemporal[5]_GND_4_o_add_1_OUT> created at line 54.
    Found 6-bit adder for signal <writeDirection[5]_GND_4_o_add_2_OUT> created at line 55.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <WRITE_NOTE> synthesized.

Synthesizing Unit <CLOCK_DIVISOR>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\CLOCK_DIVISOR.v".
        count_50M = 12500000
    Found 24-bit register for signal <counter_50M>.
    Found 1-bit register for signal <clock_Salida>.
    Found 24-bit adder for signal <counter_50M[23]_GND_5_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLOCK_DIVISOR> synthesized.

Synthesizing Unit <READ_NOTE>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\READ_NOTE.v".
    Found 6-bit register for signal <readDirection>.
    Found 1-bit register for signal <finish>.
    Found 6-bit adder for signal <readDirection[5]_GND_6_o_add_4_OUT> created at line 85.
    Found 6-bit comparator lessequal for signal <n0001> created at line 64
    Found 7-bit comparator lessequal for signal <n0004> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <READ_NOTE> synthesized.

Synthesizing Unit <memory_track2>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\memory_track2.v".
        Width = 8
        Depth = 65
WARNING:Xst:3015 - Contents of array <mem> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 64x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <DataOut>.
    Found 6-bit register for signal <ReadAddressp>.
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <memory_track2> synthesized.

Synthesizing Unit <LIMITE_CANCION>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\LIMITE_CANCION.v".
    Found 6-bit register for signal <limitDirection>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <LIMITE_CANCION> synthesized.

Synthesizing Unit <AUDIO>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\AUDIO.v".
    Found 1-bit register for signal <clk2>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <AUDIO> synthesized.

Synthesizing Unit <i2s_tst>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\i2s_tst.v".
    Found 24-bit adder for signal <l_data_track1[23]_l_data_track2[23]_add_0_OUT> created at line 36.
    Found 24-bit adder for signal <r_data_track1[23]_r_data_track2[23]_add_3_OUT> created at line 37.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <i2s_tst> synthesized.

Synthesizing Unit <audiogen>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\audiogen.v".
        FREQ = 45318599
    Found 32-bit register for signal <phase>.
    Found 24-bit register for signal <l_data>.
    Found 24-bit register for signal <r_data>.
    Found 27-bit register for signal <freq>.
    Found 32-bit adder for signal <phase[31]_GND_11_o_add_14_OUT> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <audiogen> synthesized.

Synthesizing Unit <sine>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\sine.v".
        psz = 12
        osz = 14
    Found 1-bit register for signal <sdid1>.
    Found 14-bit register for signal <sin>.
    Found 1-bit register for signal <sdid0>.
    Found 15-bit adder for signal <n0012> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <sine> synthesized.

Synthesizing Unit <sc_lut>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\sc_lut.v".
        asz = 10
        dsz = 14
    Found 10-bit register for signal <ADDR>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <sc_lut> synthesized.

Synthesizing Unit <i2s_out>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\i2s_out.v".
    Found 1-bit register for signal <p_sclk>.
    Found 48-bit register for signal <sreg>.
    Found 1-bit register for signal <sdout>.
    Found 5-bit register for signal <lrcnt>.
    Found 1-bit register for signal <lrclk>.
    Found 1-bit register for signal <sclk_p0>.
    Found 1-bit register for signal <sclk>.
    Found 3-bit register for signal <scnt>.
    Found 3-bit adder for signal <scnt[2]_GND_15_o_add_1_OUT> created at line 40.
    Found 5-bit adder for signal <lrcnt[4]_GND_15_o_add_14_OUT> created at line 89.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <i2s_out> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\clkgen.v".
    Found 1-bit register for signal <rate>.
    Found 9-bit register for signal <cnt>.
    Found 9-bit subtractor for signal <cnt[8]_GND_16_o_sub_2_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clkgen> synthesized.

Synthesizing Unit <CLOCK_50MHz>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\CLOCK_50MHz.v".
    Found 1-bit register for signal <clock_50Mhz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CLOCK_50MHz> synthesized.

Synthesizing Unit <VIDEO>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\VIDEO.v".
    Summary:
	no macro.
Unit <VIDEO> synthesized.

Synthesizing Unit <BIN_TO_BCD>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\BIN_TO_BCD.v".
    Summary:
	no macro.
Unit <BIN_TO_BCD> synthesized.

Synthesizing Unit <SHIFT_III>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\SHIFT_III.v".
    Found 4-bit adder for signal <in[22]_GND_20_o_add_1_OUT> created at line 39.
    Found 4-bit adder for signal <in[18]_GND_20_o_add_3_OUT> created at line 42.
    Found 4-bit adder for signal <in[14]_GND_20_o_add_5_OUT> created at line 45.
    Found 4-bit comparator greater for signal <GND_20_o_in[22]_LessThan_1_o> created at line 38
    Found 4-bit comparator greater for signal <GND_20_o_in[18]_LessThan_3_o> created at line 41
    Found 4-bit comparator greater for signal <GND_20_o_in[14]_LessThan_5_o> created at line 44
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <SHIFT_III> synthesized.

Synthesizing Unit <SEVEN_SEG>.
    Related source file is "C:\Users\Oscar Montes\Desktop\TEC\Tec 2014 ii\Taller de Diseno\FPGA-Musician--master\X_PROJECT\SEVEN_SEG.v".
    Found 18-bit register for signal <count>.
    Found 18-bit adder for signal <count[17]_GND_21_o_add_0_OUT> created at line 74.
    Found 4x4-bit Read Only RAM for signal <an_temp>
    Found 5-bit 4-to-1 multiplexer for signal <sseg> created at line 81.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <SEVEN_SEG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x4-bit single-port Read Only RAM                     : 1
 64x8-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 42
 15-bit adder                                          : 2
 18-bit adder                                          : 1
 24-bit adder                                          : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 24
 5-bit adder                                           : 1
 6-bit adder                                           : 5
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 54
 1-bit register                                        : 21
 10-bit register                                       : 2
 14-bit register                                       : 2
 18-bit register                                       : 1
 24-bit register                                       : 5
 27-bit register                                       : 2
 3-bit register                                        : 5
 32-bit register                                       : 2
 48-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 9
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 26
 4-bit comparator greater                              : 24
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 138
 1-bit 2-to-1 multiplexer                              : 102
 24-bit 2-to-1 multiplexer                             : 5
 27-bit 2-to-1 multiplexer                             : 18
 3-bit 2-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 10-bit xor2                                           : 2
 15-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_data_0> in Unit <gen_track1> is equivalent to the following 9 FFs/Latches, which will be removed : <r_data_1> <r_data_2> <r_data_3> <r_data_4> <r_data_5> <r_data_6> <r_data_7> <r_data_8> <r_data_9> 
INFO:Xst:2261 - The FF/Latch <r_data_0> in Unit <gen_track2> is equivalent to the following 9 FFs/Latches, which will be removed : <r_data_1> <r_data_2> <r_data_3> <r_data_4> <r_data_5> <r_data_6> <r_data_7> <r_data_8> <r_data_9> 
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <gen_track1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <gen_track2>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CLOCK_DIVISOR>.
The following registers are absorbed into counter <counter_50M>: 1 register on signal <counter_50M>.
Unit <CLOCK_DIVISOR> synthesized (advanced).

Synthesizing (advanced) Unit <SEVEN_SEG>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an_temp>       |          |
    -----------------------------------------------------------------------
Unit <SEVEN_SEG> synthesized (advanced).

Synthesizing (advanced) Unit <WRITE_NOTE>.
The following registers are absorbed into counter <writeDirection>: 1 register on signal <writeDirection>.
The following registers are absorbed into counter <writeDirectionTemporal>: 1 register on signal <writeDirectionTemporal>.
Unit <WRITE_NOTE> synthesized (advanced).

Synthesizing (advanced) Unit <audiogen>.
The following registers are absorbed into accumulator <phase>: 1 register on signal <phase>.
Unit <audiogen> synthesized (advanced).

Synthesizing (advanced) Unit <clkgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkgen> synthesized (advanced).

Synthesizing (advanced) Unit <i2s_out>.
The following registers are absorbed into counter <scnt>: 1 register on signal <scnt>.
The following registers are absorbed into counter <lrcnt>: 1 register on signal <lrcnt>.
Unit <i2s_out> synthesized (advanced).

Synthesizing (advanced) Unit <memory_track2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <WAddress>      |          |
    |     diA            | connected to signal <DataIn>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     addrB          | connected to signal <ReadAddressp>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory_track2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x4-bit single-port distributed Read Only RAM         : 1
 64x8-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 31
 14-bit adder                                          : 2
 24-bit adder                                          : 2
 4-bit adder                                           : 24
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 9
 18-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 4
 9-bit down counter                                    : 1
# Accumulators                                         : 2
 32-bit up accumulator                                 : 2
# Registers                                            : 325
 Flip-Flops                                            : 325
# Comparators                                          : 26
 4-bit comparator greater                              : 24
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 132
 1-bit 2-to-1 multiplexer                              : 100
 24-bit 2-to-1 multiplexer                             : 4
 27-bit 2-to-1 multiplexer                             : 18
 48-bit 2-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 4
 10-bit xor2                                           : 2
 15-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_data_0> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_1> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_2> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_3> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_4> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_5> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_6> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_7> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_8> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_data_9> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 1010  | 0000000010
 0111  | 0000000100
 0110  | 0000001000
 0101  | 0000010000
 0011  | 0000100000
 0001  | 0001000000
 0010  | 0010000000
 0100  | 0100000000
 1001  | 1000000000
---------------------
WARNING:Xst:1710 - FF/Latch <freq_10> (without init value) has a constant value of 0 in block <audiogen>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance RAMB16_inst in unit sc_lut of type RAMB16_S18 has been replaced by RAMB16BWER

Optimizing unit <sc_lut> ...

Optimizing unit <TOP> ...

Optimizing unit <memory_track2> ...

Optimizing unit <WRITE_NOTE> ...

Optimizing unit <i2s_tst> ...

Optimizing unit <audiogen> ...

Optimizing unit <sine> ...

Optimizing unit <i2s_out> ...

Optimizing unit <BIN_TO_BCD> ...

Optimizing unit <SEVEN_SEG> ...

Optimizing unit <READ_NOTE> ...
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_9> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_8> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_7> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_6> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_5> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_4> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_3> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_2> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_1> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio/audio_i2s/ui2s/sreg_0> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <audio/clock_50MHz/clock_50Mhz> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <video/seven_seg/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 9.
FlipFlop audio/audio_i2s/ui2s/uclk/rate has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <audio/audio_i2s/gen_track1/usine/sdid1>.
	Found 2-bit shift register for signal <audio/audio_i2s/gen_track2/usine/sdid1>.
	Found 2-bit shift register for signal <audio/audio_i2s/ui2s/sclk>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 444
 Flip-Flops                                            : 444
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1056
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 54
#      LUT2                        : 178
#      LUT3                        : 54
#      LUT4                        : 116
#      LUT5                        : 60
#      LUT6                        : 165
#      MUXCY                       : 185
#      MUXF7                       : 36
#      VCC                         : 1
#      XORCY                       : 194
# FlipFlops/Latches                : 447
#      FD                          : 64
#      FDC                         : 42
#      FDCE                        : 8
#      FDE                         : 169
#      FDR                         : 56
#      FDRE                        : 106
#      FDS                         : 2
# RAMS                             : 10
#      RAM64M                      : 4
#      RAM64X1D                    : 4
#      RAMB16BWER                  : 2
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 13
#      OBUF                        : 23

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             447  out of  18224     2%  
 Number of Slice LUTs:                  666  out of   9112     7%  
    Number used as Logic:               639  out of   9112     7%  
    Number used as Memory:               27  out of   2176     1%  
       Number used as RAM:               24
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    702
   Number with an unused Flip Flop:     255  out of    702    36%  
   Number with an unused LUT:            36  out of    702     5%  
   Number of fully used LUT-FF pairs:   411  out of    702    58%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 144   |
audio/clock_50MHz/clock_50Mhz      | NONE(audio/clk2)       | 1     |
audio/clk2                         | BUFG                   | 308   |
clock_read/clock_Salida            | NONE(read_note/finish) | 7     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.419ns (Maximum Frequency: 226.308MHz)
   Minimum input arrival time before clock: 5.111ns
   Maximum output required time after clock: 12.575ns
   Maximum combinational path delay: 4.566ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.175ns (frequency: 239.532MHz)
  Total number of paths / destination ports: 1556 / 307
-------------------------------------------------------------------------
Delay:               4.175ns (Levels of Logic = 2)
  Source:            clock_read/counter_50M_18 (FF)
  Destination:       clock_read/clock_Salida (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: clock_read/counter_50M_18 to clock_read/clock_Salida
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.981  clock_read/counter_50M_18 (clock_read/counter_50M_18)
     LUT6:I0->O           25   0.203   1.440  clock_read/GND_5_o_GND_5_o_equal_1_o<23>1 (clock_read/GND_5_o_GND_5_o_equal_1_o<23>)
     LUT4:I0->O            1   0.203   0.579  clock_read/GND_5_o_GND_5_o_equal_1_o<23>5 (clock_read/GND_5_o_GND_5_o_equal_1_o)
     FDCE:CE                   0.322          clock_read/clock_Salida
    ----------------------------------------
    Total                      4.175ns (1.175ns logic, 3.000ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/clock_50MHz/clock_50Mhz'
  Clock period: 1.493ns (frequency: 669.680MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.493ns (Levels of Logic = 0)
  Source:            audio/clk2 (FF)
  Destination:       audio/clk2 (FF)
  Source Clock:      audio/clock_50MHz/clock_50Mhz rising
  Destination Clock: audio/clock_50MHz/clock_50Mhz rising

  Data Path: audio/clk2 to audio/clk2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  audio/clk2 (audio/clk2)
     FDR:R                     0.430          audio/clk2
    ----------------------------------------
    Total                      1.493ns (0.877ns logic, 0.616ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'audio/clk2'
  Clock period: 3.919ns (frequency: 255.149MHz)
  Total number of paths / destination ports: 5476 / 516
-------------------------------------------------------------------------
Delay:               3.919ns (Levels of Logic = 10)
  Source:            audio/audio_i2s/ui2s/uclk/rate (FF)
  Destination:       audio/audio_i2s/ui2s/uclk/cnt_8 (FF)
  Source Clock:      audio/clk2 rising
  Destination Clock: audio/clk2 rising

  Data Path: audio/audio_i2s/ui2s/uclk/rate to audio/audio_i2s/ui2s/uclk/cnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             227   0.447   2.061  audio/audio_i2s/ui2s/uclk/rate (audio/audio_i2s/ui2s/uclk/rate)
     LUT2:I1->O            7   0.205   0.773  audio/audio_i2s/ui2s/reset_load_OR_64_o1 (audio/audio_i2s/ui2s/reset_load_OR_64_o)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<0> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<1> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<2> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<3> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<4> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<5> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<6> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<6>)
     MUXCY:CI->O           0   0.019   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<7> (audio/audio_i2s/ui2s/uclk/Mcount_cnt_cy<7>)
     XORCY:CI->O           1   0.180   0.000  audio/audio_i2s/ui2s/uclk/Mcount_cnt_xor<8> (audio/audio_i2s/ui2s/uclk/Mcount_cnt8)
     FD:D                      0.102          audio/audio_i2s/ui2s/uclk/cnt_8
    ----------------------------------------
    Total                      3.919ns (1.086ns logic, 2.833ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_read/clock_Salida'
  Clock period: 4.419ns (frequency: 226.308MHz)
  Total number of paths / destination ports: 133 / 7
-------------------------------------------------------------------------
Delay:               4.419ns (Levels of Logic = 4)
  Source:            read_note/readDirection_2 (FF)
  Destination:       read_note/readDirection_5 (FF)
  Source Clock:      clock_read/clock_Salida rising
  Destination Clock: clock_read/clock_Salida rising

  Data Path: read_note/readDirection_2 to read_note/readDirection_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.002  read_note/readDirection_2 (read_note/readDirection_2)
     LUT6:I3->O            1   0.205   0.580  read_note/limit[5]_readDirection[5]_LessThan_1_o2 (read_note/limit[5]_readDirection[5]_LessThan_1_o1)
     LUT6:I5->O            3   0.205   0.755  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT116 (read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT116)
     LUT5:I3->O            5   0.203   0.715  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT117 (read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT11)
     LUT6:I5->O            1   0.205   0.000  read_note/Mmux_readDirection[5]_GND_6_o_mux_8_OUT41 (read_note/readDirection[5]_GND_6_o_mux_8_OUT<3>)
     FDCE:D                    0.102          read_note/readDirection_3
    ----------------------------------------
    Total                      4.419ns (1.367ns logic, 3.052ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 169 / 132
-------------------------------------------------------------------------
Offset:              5.062ns (Levels of Logic = 5)
  Source:            sw_tones<2> (PAD)
  Destination:       fsm_control/state_FSM_FFd5 (FF)
  Destination Clock: clock rising

  Data Path: sw_tones<2> to fsm_control/state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  sw_tones_2_IBUF (LEDS_OUT_2_OBUF)
     LUT3:I0->O            1   0.205   0.580  fsm_control/n0006<7>_SW0 (N5)
     LUT6:I5->O            4   0.205   0.788  fsm_control/n0006<7> (fsm_control/n0006)
     LUT6:I4->O            1   0.203   0.580  fsm_control/state_FSM_FFd5-In3_SW0 (N143)
     LUT6:I5->O            1   0.205   0.000  fsm_control/state_FSM_FFd5-In3 (fsm_control/state_FSM_FFd5-In)
     FDR:D                     0.102          fsm_control/state_FSM_FFd5
    ----------------------------------------
    Total                      5.062ns (2.142ns logic, 2.920ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'audio/clk2'
  Total number of paths / destination ports: 237 / 186
-------------------------------------------------------------------------
Offset:              5.111ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       audio/audio_i2s/gen_track2/freq_26 (FF)
  Destination Clock: audio/clk2 rising

  Data Path: reset to audio/audio_i2s/gen_track2/freq_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.158  reset_IBUF (reset_IBUF)
     LUT2:I0->O           26   0.203   1.206  audio/audio_i2s/gen_track2/_n0075_inv1 (audio/audio_i2s/gen_track2/_n0075_inv)
     FDE:CE                    0.322          audio/audio_i2s/gen_track2/freq_0
    ----------------------------------------
    Total                      5.111ns (1.747ns logic, 3.364ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_read/clock_Salida'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.705ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       read_note/finish (FF)
  Destination Clock: clock_read/clock_Salida rising

  Data Path: reset to read_note/finish
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           200   1.222   2.053  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.430          read_note/readDirection_0
    ----------------------------------------
    Total                      3.705ns (1.652ns logic, 2.053ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 29644 / 10
-------------------------------------------------------------------------
Offset:              12.575ns (Levels of Logic = 9)
  Source:            track1/DataOut_6 (FF)
  Destination:       a (PAD)
  Source Clock:      clock rising

  Data Path: track1/DataOut_6 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             58   0.447   1.705  track1/DataOut_6 (track1/DataOut_6)
     LUT2:I0->O            1   0.203   0.000  Madd_DataOut_track1[7]_DataOut_track2[7]_add_2_OUT_lut<6> (Madd_DataOut_track1[7]_DataOut_track2[7]_add_2_OUT_lut<6>)
     XORCY:LI->O           1   0.136   0.808  Madd_DataOut_track1[7]_DataOut_track2[7]_add_2_OUT_xor<6> (DataOut_track1[7]_DataOut_track2[7]_add_2_OUT<6>)
     LUT5:I2->O           10   0.205   1.104  Mmux_DataDisplay71 (DataDisplay<6>)
     LUT5:I1->O            5   0.203   1.059  video/bin_to_bcd/T5/Mmux_out<13>11 (video/bin_to_bcd/w6<13>)
     LUT5:I0->O            4   0.203   0.912  video/bin_to_bcd/T6/Mmux_out<14>11 (video/bin_to_bcd/w7<14>)
     LUT6:I3->O            1   0.205   0.808  video/seven_seg/Mmux_sseg13 (video/seven_seg/Mmux_sseg12)
     LUT5:I2->O            7   0.205   1.021  video/seven_seg/Mmux_sseg14 (video/seven_seg/sseg<0>)
     LUT4:I0->O            1   0.203   0.579  video/seven_seg/Mmux_sseg_temp31 (c_OBUF)
     OBUF:I->O                 2.571          c_OBUF (c)
    ----------------------------------------
    Total                     12.575ns (4.581ns logic, 7.994ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio/clk2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            audio/audio_i2s/ui2s/sdout (FF)
  Destination:       JA<3> (PAD)
  Source Clock:      audio/clk2 rising

  Data Path: audio/audio_i2s/ui2s/sdout to JA<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  audio/audio_i2s/ui2s/sdout (audio/audio_i2s/ui2s/sdout)
     OBUF:I->O                 2.571          JA_3_OBUF (JA<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'audio/clock_50MHz/clock_50Mhz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            audio/clk2 (FF)
  Destination:       JA<0> (PAD)
  Source Clock:      audio/clock_50MHz/clock_50Mhz rising

  Data Path: audio/clk2 to JA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  audio/clk2 (audio/clk2)
     OBUF:I->O                 2.571          JA_0_OBUF (JA<0>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.566ns (Levels of Logic = 2)
  Source:            sw_tones<1> (PAD)
  Destination:       LEDS_OUT<1> (PAD)

  Data Path: sw_tones<1> to LEDS_OUT<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.773  sw_tones_1_IBUF (LEDS_OUT_1_OBUF)
     OBUF:I->O                 2.571          LEDS_OUT_1_OBUF (LEDS_OUT<1>)
    ----------------------------------------
    Total                      4.566ns (3.793ns logic, 0.773ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock audio/clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
audio/clk2     |    3.919|         |         |         |
clock          |    4.184|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock audio/clock_50MHz/clock_50Mhz
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
audio/clock_50MHz/clock_50Mhz|    1.493|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock                  |    4.175|         |         |         |
clock_read/clock_Salida|    2.258|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_read/clock_Salida
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clock                  |    6.851|         |         |         |
clock_read/clock_Salida|    4.419|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.37 secs
 
--> 

Total memory usage is 264824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    7 (   0 filtered)

