/*
 * Copyright 2023-2026 NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT nxp_vref

#include <errno.h>

#include <zephyr/drivers/regulator.h>
#include <zephyr/dt-bindings/regulator/nxp_vref.h>
#include <zephyr/kernel.h>
#include <zephyr/drivers/clock_control.h>
#include <zephyr/pm/device.h>
#include <zephyr/sys/linear_range.h>
#include <zephyr/sys/util.h>
#include <zephyr/logging/log.h>

#include <fsl_device_registers.h>

LOG_MODULE_REGISTER(nxp_vref, CONFIG_REGULATOR_LOG_LEVEL);

#if defined(FSL_FEATURE_VREF_HAS_TRIM2V1) && (FSL_FEATURE_VREF_HAS_TRIM2V1 == 0)
#define NXP_VREF_TRIM_MASK       VREF_UTRIM_VREFTRIM_MASK
#define NXP_VREF_TRIM_SHIFT      VREF_UTRIM_VREFTRIM_SHIFT
#define NXP_VREF_TRIM_IS_FACTORY 1
static const struct linear_range utrim_ranges[] = {
	LINEAR_RANGE_INIT(1200000 - (0x20 * 667), 667U, 0x0U, 0x3FU),
};
#else
#define NXP_VREF_TRIM_MASK       VREF_UTRIM_TRIM2V1_MASK
#define NXP_VREF_TRIM_SHIFT      VREF_UTRIM_TRIM2V1_SHIFT
#define NXP_VREF_TRIM_IS_FACTORY 0
static const struct linear_range utrim_ranges[] = {
#if defined(FSL_FEATURE_VREF_SUPPORT_2V5) && FSL_FEATURE_VREF_SUPPORT_2V5
	LINEAR_RANGE_INIT(1000000, 250000U, 0x0U, 0x2U),
	LINEAR_RANGE_INIT(1800000, 0U, 0x3U, 0x3U),
	LINEAR_RANGE_INIT(2048000, 0U, 0x4U, 0x4U),
	LINEAR_RANGE_INIT(2500000, 0U, 0x5U, 0x5U),
#else
	LINEAR_RANGE_INIT(1000000, 100000U, 0x0U, 0xBU),
#endif
};
#endif

#if defined(FSL_FEATURE_VREF_HAS_LPBGEN) && (FSL_FEATURE_VREF_HAS_LPBGEN == 0)
#define NXP_VREF_BIAS_MASK VREF_CSR_IBIAS_EN_MASK
#else
#define NXP_VREF_BIAS_MASK VREF_CSR_LPBGEN_MASK
#endif

#if defined(FSL_FEATURE_VREF_HAS_LOWPOWER_BUFFER) && (FSL_FEATURE_VREF_HAS_LOWPOWER_BUFFER == 0)
#define NXP_VREF_LP_BUFFER_MASK 0U
#else
#define NXP_VREF_LP_BUFFER_MASK VREF_CSR_LPBG_BUF_EN_MASK
#endif

#define NXP_VREF_ENABLE_MASK (VREF_CSR_HCBGEN_MASK | VREF_CSR_BUF21EN_MASK | \
			     NXP_VREF_BIAS_MASK | NXP_VREF_LP_BUFFER_MASK)
#define NXP_VREF_CONFIG_MASK (VREF_CSR_ICOMPEN_MASK | VREF_CSR_CHOPEN_MASK | VREF_CSR_REGEN_MASK)

struct regulator_nxp_vref_data {
	struct regulator_common_data common;
	uint16_t trim;
	regulator_mode_t mode;
	bool trim_set;
	bool enabled;
};

struct regulator_nxp_vref_config {
	struct regulator_common_config common;
	VREF_Type *base;
	uint16_t buf_start_delay;
	uint16_t bg_start_time;
	bool current_compensation_en;
	bool chop_oscillator_en;
	bool internal_voltage_regulator_en;
	const struct device *clock_dev;
	clock_control_subsys_t clock_subsys;
};

static void regulator_nxp_vref_disable_hw(const struct device *dev)
{
	const struct regulator_nxp_vref_config *config = dev->config;

	config->base->CSR &= ~NXP_VREF_ENABLE_MASK;
}

static void regulator_nxp_vref_apply_mode(const struct device *dev)
{
	const struct regulator_nxp_vref_config *config = dev->config;
	const struct regulator_nxp_vref_data *data = dev->data;
	uint32_t csr = config->base->CSR;

	csr &= ~(VREF_CSR_HI_PWR_LV_MASK | VREF_CSR_BUF21EN_MASK);
	if (data->mode != NXP_VREF_MODE_STANDBY) {
		csr |= VREF_CSR_BUF21EN_MASK;
	}
	if (data->mode == NXP_VREF_MODE_HIGH_POWER) {
		csr |= VREF_CSR_HI_PWR_LV_MASK;
	}
	config->base->CSR = csr;
	k_busy_wait(config->buf_start_delay);
}

static int regulator_nxp_vref_enable_hw(const struct device *dev)
{
	const struct regulator_nxp_vref_config *config = dev->config;
	VREF_Type *base = config->base;

	base->CSR |= NXP_VREF_BIAS_MASK | NXP_VREF_LP_BUFFER_MASK;
	k_busy_wait(config->bg_start_time);
	base->CSR |= VREF_CSR_HCBGEN_MASK;

	if (!WAIT_FOR((base->CSR & VREF_CSR_VREFST_MASK) != 0U,
		      config->buf_start_delay + config->bg_start_time, k_busy_wait(1))) {
		regulator_nxp_vref_disable_hw(dev);
		LOG_ERR("Reference did not stabilize");
		return -ETIMEDOUT;
	}

	regulator_nxp_vref_apply_mode(dev);
	return 0;
}

static int regulator_nxp_vref_enable(const struct device *dev)
{
	struct regulator_nxp_vref_data *data = dev->data;
	int ret = regulator_nxp_vref_enable_hw(dev);

	if (ret == 0) {
		data->enabled = true;
	}
	return ret;
}

static int regulator_nxp_vref_disable(const struct device *dev)
{
	struct regulator_nxp_vref_data *data = dev->data;

	regulator_nxp_vref_disable_hw(dev);
	data->enabled = false;
	return 0;
}

static int regulator_nxp_vref_set_mode(const struct device *dev, regulator_mode_t mode)
{
	struct regulator_nxp_vref_data *data = dev->data;

	if (mode != NXP_VREF_MODE_STANDBY && mode != NXP_VREF_MODE_LOW_POWER &&
	    mode != NXP_VREF_MODE_HIGH_POWER) {
		return -EINVAL;
	}
	data->mode = mode;
	if (data->enabled) {
		regulator_nxp_vref_apply_mode(dev);
	}
	return 0;
}

static int regulator_nxp_vref_get_mode(const struct device *dev, regulator_mode_t *mode)
{
	const struct regulator_nxp_vref_data *data = dev->data;

	*mode = data->mode;
	return 0;
}

static unsigned int regulator_nxp_vref_count_voltages(const struct device *dev)
{
	ARG_UNUSED(dev);
	return linear_range_group_values_count(utrim_ranges, ARRAY_SIZE(utrim_ranges));
}

static int regulator_nxp_vref_list_voltage(const struct device *dev, unsigned int idx,
					 int32_t *volt_uv)
{
	ARG_UNUSED(dev);
	if (idx > UINT16_MAX) {
		return -EINVAL;
	}
	return linear_range_group_get_value(utrim_ranges, ARRAY_SIZE(utrim_ranges), idx, volt_uv);
}

static int regulator_nxp_vref_set_voltage(const struct device *dev, int32_t min_uv, int32_t max_uv)
{
	const struct regulator_nxp_vref_config *config = dev->config;
	struct regulator_nxp_vref_data *data = dev->data;
	int32_t voltage;
	uint16_t idx;
	int ret;

	if (min_uv > max_uv) {
		return -EINVAL;
	}
	ret = linear_range_group_get_win_index(utrim_ranges, ARRAY_SIZE(utrim_ranges),
					      min_uv, max_uv, &idx);
	if (ret < 0 && ret != -ERANGE) {
		return ret;
	}
	ret = linear_range_group_get_value(utrim_ranges, ARRAY_SIZE(utrim_ranges), idx, &voltage);
	if (ret < 0 || voltage < min_uv || voltage > max_uv) {
		return -EINVAL;
	}
	config->base->UTRIM = (config->base->UTRIM & ~NXP_VREF_TRIM_MASK) |
			     (((uint32_t)idx << NXP_VREF_TRIM_SHIFT) & NXP_VREF_TRIM_MASK);
	data->trim = idx;
	data->trim_set = true;
	return 0;
}

static int regulator_nxp_vref_get_voltage(const struct device *dev, int32_t *volt_uv)
{
	const struct regulator_nxp_vref_config *config = dev->config;
	uint16_t idx;
	int ret;

	idx = (config->base->UTRIM & NXP_VREF_TRIM_MASK) >> NXP_VREF_TRIM_SHIFT;
	ret = linear_range_group_get_value(utrim_ranges, ARRAY_SIZE(utrim_ranges), idx, volt_uv);
	return ret;
}

static DEVICE_API(regulator, api) = {
	.enable = regulator_nxp_vref_enable,
	.disable = regulator_nxp_vref_disable,
	.set_mode = regulator_nxp_vref_set_mode,
	.get_mode = regulator_nxp_vref_get_mode,
	.set_voltage = regulator_nxp_vref_set_voltage,
	.get_voltage = regulator_nxp_vref_get_voltage,
	.list_voltage = regulator_nxp_vref_list_voltage,
	.count_voltages = regulator_nxp_vref_count_voltages,
};

static int regulator_nxp_vref_configure_hw(const struct device *dev)
{
	const struct regulator_nxp_vref_config *config = dev->config;
	struct regulator_nxp_vref_data *data = dev->data;
	VREF_Type *const base = config->base;
	int ret;

	if (config->clock_dev) {
		if (!device_is_ready(config->clock_dev)) {
			LOG_ERR("clock device not ready");
			return -ENODEV;
		}

		ret = clock_control_configure(config->clock_dev, config->clock_subsys, NULL);
		if (ret && ret != -ENOSYS) {
			/* Real error occurred */
			LOG_ERR("Failed to configure clock: %d", ret);
			return ret;
		}

		ret = clock_control_on(config->clock_dev, config->clock_subsys);
		if (ret) {
			LOG_ERR("Failed to enable clock: %d", ret);
			return ret;
		}
	}

	regulator_nxp_vref_disable_hw(dev);

	if (config->current_compensation_en) {
		base->CSR |= VREF_CSR_ICOMPEN_MASK;
	}

	if (config->chop_oscillator_en) {
		base->CSR |= VREF_CSR_CHOPEN_MASK;
	}

	if (config->internal_voltage_regulator_en) {
		base->CSR |= VREF_CSR_REGEN_MASK;
	}

	if (data->trim_set) {
		/*
		 * A trim asked for through set_voltage() is the consumer's choice
		 * of output voltage, and nothing else puts it back once the block
		 * has been reset, so restore it rather than the reset value.
		 */
		base->UTRIM = (base->UTRIM & ~NXP_VREF_TRIM_MASK) |
			      (((uint32_t)data->trim << NXP_VREF_TRIM_SHIFT) & NXP_VREF_TRIM_MASK);
	} else if (!NXP_VREF_TRIM_IS_FACTORY) {
		/*
		 * Start from the bottom of the trim range. On the VREFTRIM-only
		 * variant the trim register holds a factory value loaded at
		 * reset instead, so it is left intact.
		 */
		base->UTRIM &= ~NXP_VREF_TRIM_MASK;
	}

	return 0;
}

static int regulator_nxp_vref_pm_action(const struct device *dev, enum pm_device_action action)
{
	switch (action) {
	case PM_DEVICE_ACTION_TURN_ON:
		/*
		 * enable() only starts the bandgap and the buffer. Everything
		 * else the reference needs -- the clock, the compensation and
		 * chopping settings, the internal regulator, the trim -- is
		 * written once and then only lost to a reset of the block, so
		 * put it back here before any consumer asks for the output.
		 */
		return regulator_nxp_vref_configure_hw(dev);

	case PM_DEVICE_ACTION_RESUME:
	case PM_DEVICE_ACTION_SUSPEND:
	case PM_DEVICE_ACTION_TURN_OFF:
		/*
		 * Whether the output is on is owned by the consumers through the
		 * regulator reference count, not by the SoC power state: a
		 * consumer that keeps converting in a low-power state needs its
		 * reference to keep running.
		 */
		return 0;

	default:
		return -ENOTSUP;
	}
}

static int regulator_nxp_vref_init(const struct device *dev)
{
	struct regulator_nxp_vref_data *data = dev->data;
	int ret;

	regulator_common_data_init(dev);
	data->mode = NXP_VREF_MODE_STANDBY;

	ret = pm_device_driver_init(dev, regulator_nxp_vref_pm_action);
	if (ret < 0) {
		return ret;
	}

	return regulator_common_init(dev, false);
}

#define REGULATOR_NXP_VREF_DEFINE(inst)                                                            \
	static struct regulator_nxp_vref_data data_##inst;                                         \
                                                                                                   \
	static const struct regulator_nxp_vref_config config_##inst = {                            \
		.common = REGULATOR_DT_INST_COMMON_CONFIG_INIT(inst),                              \
		.base = (VREF_Type *)DT_INST_REG_ADDR(inst),                                       \
		.buf_start_delay = DT_INST_PROP(inst, nxp_buffer_startup_delay_us),                \
		.bg_start_time = DT_INST_PROP(inst, nxp_bandgap_startup_time_us),                  \
		.current_compensation_en = DT_INST_PROP(inst, nxp_current_compensation_en),        \
		.chop_oscillator_en = DT_INST_PROP(inst, nxp_chop_oscillator_en),                  \
		.internal_voltage_regulator_en =                                                   \
			DT_INST_PROP(inst, nxp_internal_voltage_regulator_en),                     \
		.clock_dev = COND_CODE_1(DT_INST_NODE_HAS_PROP(inst, clocks), \
				(DEVICE_DT_GET(DT_INST_CLOCKS_CTLR(inst))), \
				(NULL)),                        \
			 .clock_subsys = COND_CODE_1(DT_INST_NODE_HAS_PROP(inst, clocks), \
			((clock_control_subsys_t)DT_INST_CLOCKS_CELL(inst, name)), \
			((clock_control_subsys_t)0)),                                    \
	};                                                                                         \
                                                                                                   \
	PM_DEVICE_DT_INST_DEFINE(inst, regulator_nxp_vref_pm_action);                              \
                                                                                                   \
	DEVICE_DT_INST_DEFINE(inst, regulator_nxp_vref_init,                                       \
			      PM_DEVICE_DT_INST_GET(inst), &data_##inst, &config_##inst,           \
			      POST_KERNEL, CONFIG_REGULATOR_NXP_VREF_INIT_PRIORITY, &api);

DT_INST_FOREACH_STATUS_OKAY(REGULATOR_NXP_VREF_DEFINE)
