Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 00:14:26 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/stencil_2d_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck24-ubva530-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                                  Instance                                 |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                                                              |                                                                         (top) |        576 |        576 |       0 |    0 | 357 |      0 |      0 |    0 |         27 |
|   bd_0_i                                                                  |                                                                          bd_0 |        576 |        576 |       0 |    0 | 357 |      0 |      0 |    0 |         27 |
|     hls_inst                                                              |                                                               bd_0_hls_inst_0 |        576 |        576 |       0 |    0 | 357 |      0 |      0 |    0 |         27 |
|       (hls_inst)                                                          |                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       U0                                                                  |                                                    bd_0_hls_inst_0_stencil_2d |        576 |        576 |       0 |    0 | 357 |      0 |      0 |    0 |         27 |
|         (U0)                                                              |                                                    bd_0_hls_inst_0_stencil_2d |          7 |          7 |       0 |    0 |   9 |      0 |      0 |    0 |          0 |
|         grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136     | bd_0_hls_inst_0_stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 |        569 |        569 |       0 |    0 | 348 |      0 |      0 |    0 |         27 |
|           (grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136) | bd_0_hls_inst_0_stencil_2d_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 |        218 |        218 |       0 |    0 | 346 |      0 |      0 |    0 |          8 |
|           flow_control_loop_pipe_sequential_init_U                        |             bd_0_hls_inst_0_stencil_2d_flow_control_loop_pipe_sequential_init |        120 |        120 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|           mul_32s_32s_32_1_1_U1                                           |                                 bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U2                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_0 |         31 |         31 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U3                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_1 |         30 |         30 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U4                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_2 |         29 |         29 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U5                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_3 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U6                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_4 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U7                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_5 |         32 |         32 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U8                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_6 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |    0 |          2 |
|           mul_32s_32s_32_1_1_U9                                           |                               bd_0_hls_inst_0_stencil_2d_mul_32s_32s_32_1_1_7 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |    0 |          3 |
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+


