{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649276107273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649276107273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  6 17:15:07 2022 " "Processing started: Wed Apr  6 17:15:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649276107273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276107273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276107273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649276107680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649276107680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio_digital.sv 1 1 " "Found 1 design units, including 1 entities, in source file relogio_digital.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relogio_digital " "Found entity 1: relogio_digital" {  } { { "relogio_digital.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enable_1hz " "Found entity 1: enable_1hz" {  } { { "enable_1hz.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/enable_1hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/bcd_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_s " "Found entity 1: maq_s" {  } { { "maq_s.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/maq_s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_m " "Found entity 1: maq_m" {  } { { "maq_m.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/maq_m.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_h.sv 1 1 " "Found 1 design units, including 1 entities, in source file maq_h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maq_h " "Found entity 1: maq_h" {  } { { "maq_h.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/maq_h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649276115790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276115790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio_digital " "Elaborating entity \"relogio_digital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649276115847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_1hz enable_1hz:meuhabilitador " "Elaborating entity \"enable_1hz\" for hierarchy \"enable_1hz:meuhabilitador\"" {  } { { "relogio_digital.sv" "meuhabilitador" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276115849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_s maq_s:SEGUNDOS " "Elaborating entity \"maq_s\" for hierarchy \"maq_s:SEGUNDOS\"" {  } { { "relogio_digital.sv" "SEGUNDOS" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276115850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_m maq_m:MINUTOS " "Elaborating entity \"maq_m\" for hierarchy \"maq_m:MINUTOS\"" {  } { { "relogio_digital.sv" "MINUTOS" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276115851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_h maq_h:HORAS " "Elaborating entity \"maq_h\" for hierarchy \"maq_h:HORAS\"" {  } { { "relogio_digital.sv" "HORAS" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276115859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg bcd_7seg:SEGUNDOS_LSD " "Elaborating entity \"bcd_7seg\" for hierarchy \"bcd_7seg:SEGUNDOS_LSD\"" {  } { { "relogio_digital.sv" "SEGUNDOS_LSD" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276115860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649276116450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h_msd\[5\] VCC " "Pin \"h_msd\[5\]\" is stuck at VCC" {  } { { "relogio_digital.sv" "" { Text "/home/henrique/Projetos_quartus/relogio_digital/relogio_digital.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649276116505 "|relogio_digital|h_msd[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649276116505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649276116625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649276117029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649276117029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649276117086 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649276117086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649276117086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649276117086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649276117097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  6 17:15:17 2022 " "Processing ended: Wed Apr  6 17:15:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649276117097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649276117097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649276117097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649276117097 ""}
