<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<title>Verilog 学习之路（三）——牛客刷题篇 - 编程小白</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程小白" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程小白</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">Verilog 学习之路（三）——牛客刷题篇</h1>
			
		</header>
		<div class="content post__content clearfix">
			


        
                <div id="content_views" class="markdown_views prism-atom-one-dark">
                    
                        
                    
                    <h3>
<a id="1httpswwwnowcodercompracticed65c2204fae944d2a6d9a3b32aa37b39tpId302tqId5000628ruexamintelligentqrutaverilogadvancedquestionrankingsourceUrl2Fexam2Fintelligent3FquestionJobId3D326tagId3D21003_1"></a>1.<a href="https://www.nowcoder.com/practice/d65c2204fae944d2a6d9a3b32aa37b39?tpId=302&amp;tqId=5000628&amp;ru=/exam/intelligent&amp;qru=/ta/verilog-advanced/question-ranking&amp;sourceUrl=%2Fexam%2Fintelligent%3FquestionJobId%3D3%26tagId%3D21003">输入序列连续的序列检测</a>
</h3> 
<ul>
<li>题面<br> [外链图片转存失败,源站可能有防盗链机制,建议将图片保存下来直接上传(img-kJH9kHFH-1690301233803)(https://s2.loli.net/2023/07/26/HJPXR2mhbaVCG6d.png)]</li>
<li>思路</li>
</ul> 
<blockquote> 
 <p>对于序列检测题目，常规的解法有两种：状态机法和序列缓存对比法。<br> 状态机法的过程类似于：在初始状态中，先判断第一位是否符合，若符合则进入下一个状态，判断第二位是否符合；若第一位不符合则保持在初始状态，直到第一位匹配。如前两位匹配，则判断第三位是否符合，若第一位匹配，最新输入的数值和目标序列的第二位不匹配，则根据最新一位是否匹配第一位，进入第一位匹配状态或者初始状态。依次类推。<br> 序列缓存对比法，则是将八个时刻的数据缓存，作为一个数组，每个时刻的输入位于数组的末尾，数组其它元素左移，把最早输入的数据移出。然后将数组和目标序列对比，如果数组和目标序列相等，则说明出现目标序列。<br> 序列缓存对比法在实现上比较简单。首先声明一个数组，缓存八个时刻的a输入的数值。移位可以通过位截取操作和位拼接操作实现：a_tem[6:0]表示截取a_tem的低7位，{a_tem[6:0],a}表示把a_tem[6:0]和新输入的数值a拼接，a位于低位。</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output reg match
	);
	reg [7:0] a_tem;
	always @(posedge clk or negedge rst_n) begin
		if (!rst_n) begin
			match &lt;=1'b0;
		end
		else if (a_tem == 8'b0111_0001) begin
			match &lt;= 1'b1;
		end
		else begin
			match &lt;= 1'b0;
		end
	end

	always @(posedge clk or negedge rst_n) begin
		if (!rst_n) begin
			a_tem &lt;= 8'b0;
		end
		else begin
			a_tem &lt;= {a_tem[6:0],a};
		end
	end
  
endmodule
</code></pre> 
<h3>
<a id="2httpswwwnowcodercompracticecba67d06d6834a5d9b93e1087b56c8d8tpId302tqId5000629ru2Fpractice2Fd65c2204fae944d2a6d9a3b32aa37b39qru2Fta2Fverilogadvanced2FquestionrankingsourceUrl2Fexam2Fintelligent3FquestionJobId3D326tagId3D21003_43"></a>2.<a href="https://www.nowcoder.com/practice/cba67d06d6834a5d9b93e1087b56c8d8?tpId=302&amp;tqId=5000629&amp;ru=%2Fpractice%2Fd65c2204fae944d2a6d9a3b32aa37b39&amp;qru=%2Fta%2Fverilog-advanced%2Fquestion-ranking&amp;sourceUrl=%2Fexam%2Fintelligent%3FquestionJobId%3D3%26tagId%3D21003">含有无关项的序列检测</a>
</h3> 
<ul>
<li>题面<br> <img src="https://images2.imgbox.com/9a/31/kBtUOdUs_o.png" alt="在这里插入图片描述">
</li>
<li>思路</li>
</ul> 
<blockquote> 
 <p>序列缓存对比法，则是将九个时刻的数据缓存，作为一个数组，每个时刻的输入位于数组的末尾，数组其它元素左移，把最早输入的数据移出。然后截取数组的前三位和目标序列011对比，截取数组的后三位和目标序列110对比，如果两段数组都和目标序列相等，则说明出现目标序列。<br> 序列缓存对比法在实现上比较简单，本题采用该方法实现。首先声明一个数组，缓存九个时刻的a输入的数值。移位可以通过位截取操作和位拼接操作实现：a_tem[7:0]表示截取a_tem的低7位，{a_tem[7:0],a}表示把a_tem[7:0]和新输入的数值a拼接，a位于低位。</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code>`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output match
	);
    reg [8:0] a_tem;
    reg match_f;
    reg match_b;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            match_f &lt;=1'b0;
        end
        else if (a_tem[8:6] == 3'b011) begin
            match_f &lt;= 1'b1;
        end
        else begin
            match_f &lt;= 1'b0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            match_b &lt;= 1'b0;
        end
        else if (a_tem[2:0] == 3'b110) begin
            match_b &lt;= 1'b1;
        end
        else begin
            match_b &lt;= 1'b0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_tem &lt;= 9'b0;
        end 
        else begin
            a_tem &lt;= {a_tem[7:0],a};
        end
    end

    assign match = match_b &amp;&amp; match_f;
endmodule
</code></pre> 
<ul><li>解法2</li></ul> 
<pre><code>`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output reg match
	);
    reg [8:0] sequence;

	always @(posedge clk or negedge rst_n) begin
		if (~rst_n) begin
			sequence &lt;= 9'b0;
		end
		else begin
			sequence &lt;= {sequence[7:0],a};
		end
	end

	always @(posedge clk or negedge rst_n) begin
		if (~rst_n) begin
			match &lt;= 0;
		end
		else if (sequence[8:6] == 3'b011 &amp;&amp; sequence[2:0] == 3'b110) begin
			match &lt;= 1;
		end
		else begin
			match &lt;= 0;
		end
	end

endmodule
</code></pre> 
<ul><li>解法3</li></ul> 
<pre><code>`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output reg match
	);
    reg [8:0] val;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            val &lt;= 9'b0;
        end else begin
            val &lt;= {val[7:0],a};
        end
    end
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            match &lt;= 1'b0;
        end else begin
            casex (val)
                9'b011xxx110 : match &lt;= 1'b1;
                default : match &lt;= 1'b0;
            endcase
        end
    end
  
endmodule

</code></pre> 
<h3>
<a id="3_httpswwwnowcodercompractice9f91a38c74164f8dbdc5f953edcc49cctpId302tqId5000630ruexamojqrutaverilogadvancedquestionrankingsourceUrl2Fexam2Foj3Fpage3D126tab3DVerilog25E725AF258726topicId3D302_168"></a>3. <a href="https://www.nowcoder.com/practice/9f91a38c74164f8dbdc5f953edcc49cc?tpId=302&amp;tqId=5000630&amp;ru=/exam/oj&amp;qru=/ta/verilog-advanced/question-ranking&amp;sourceUrl=%2Fexam%2Foj%3Fpage%3D1%26tab%3DVerilog%25E7%25AF%2587%26topicId%3D302">不重叠序列检测</a>
</h3> 
<ul>
<li>题意<br> <img src="https://images2.imgbox.com/27/09/xjJ5Vrwt_o.png" alt="在这里插入图片描述"><br> 题目描写错误，应该是001110，而题目是011100，差评。</li>
<li>思路</li>
</ul> 
<blockquote> 
 <p>使用数选器选择出来对应的位，再做同或与最后做与运算，资源用的也很少。</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input data,
	output reg match,
	output reg not_match
	);
    
    reg [2:0] cnt;
    reg cmp;
    reg  detect_cmp;
    parameter detect = 6'b011100;
    
    always@(posedge clk or negedge rst_n)begin
        if(! rst_n) 
            cnt  &lt;=  3'd0;
        else if(cnt == 3'd5)
            cnt  &lt;=  3'd0;
        else 
            cnt  &lt;=  cnt  + 3'd1;
    end
    always@(*)begin
        case(cnt)
        3'd0: cmp = 1'd0;
        3'd1: cmp = 1'd1;
        3'd2: cmp = 1'd1;
        3'd3: cmp = 1'd1;
        3'd4: cmp = 1'd0;
        3'd5: cmp = 1'd0;
        default: cmp = 1'd0;
        endcase
    end
    
    always@(posedge clk or negedge rst_n) begin
        if(! rst_n)
                detect_cmp &lt;= 1'd1;
                else if(cnt == 3'd5)
                        detect_cmp  &lt;=  1'd1;
        else
            detect_cmp &lt;= detect_cmp &amp;&amp; (~( cmp^ data));
    end
                
    always@(posedge clk or negedge rst_n) begin
        if(! rst_n)
                match &lt;= 1'd0;
        else if((detect_cmp )&amp;&amp;(cnt == 3'd5))
                match &lt;= 1'd1;
        else
                match &lt;= 1'd0;
    end
                
     always@(posedge clk or negedge rst_n) begin
        if(! rst_n)
                not_match &lt;= 1'd0;
         else if((!detect_cmp)&amp;&amp;(cnt == 3'd5))
                not_match &lt;= 1'd1;
        else
                not_match &lt;= 1'd0;
    end
endmodule
</code></pre> 
<h3>
<a id="4__242"></a>4. 简易秒表</h3> 
<ul><li>题意</li></ul> 
<p><img src="https://images2.imgbox.com/da/a8/F4m3MRWG_o.png" alt="image-20230725181116009"></p> 
<ul><li>思路</li></ul> 
<blockquote> 
 <p>首先确定second的取值逻辑：当minute=60时停止计数，即保持second为0；当second=60时，下一个周期second置为1。其余情况second 等于前一时刻的值加一。 然后明确minute的取值逻辑：当second=60，minute等于前一时刻的值加一。其余情况，minute保持不变。</p> 
 <blockquote></blockquote> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns

module count_module(
	input clk,
	input rst_n,

    output reg [5:0]second,
    output reg [5:0]minute
	);
	
	always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            minute &lt;= 6'd0;
        end 
        else if (second == 6'd60) begin
            minute &lt;= minute + 1;
        end
        else begin
            minute &lt;= minute;
        end
    end
	
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            second &lt;= 6'd0;
        end 
        else if (second == 6'd60) begin
            second &lt;= 6'd1;
        end
        else if (minute == 60) begin
            second &lt;=0;
        end 
        else 
            second &lt;= second + 1'd1;
    end
endmodule
</code></pre> 
<h3>
<a id="5__295"></a>5. 可置位计数器</h3> 
<ul>
<li>题意<br> <img src="https://images2.imgbox.com/be/e8/bDnPOD0h_o.png" alt="在这里插入图片描述">
</li>
<li>思路</li>
</ul> 
<blockquote> 
 <p>​ 首先明确number的取值逻辑，声明number变量为4位无符号数，数值每个时钟加一，则每次数值达到15，下一个时钟因为位宽的限制，自动变为1，可以实现十六进制计数。当set信号为1时，将set_num的值赋给number。</p> 
 <p>然后确定zero的取值逻辑，在默认情况下为0，当number=0时，zero值为1。</p> 
 <p>因为判断number<mark>4’d0需要一个时钟，zero信号为1，总是滞后number</mark>0一个时钟周期。所以可以考虑将number延迟一个时钟再输出。使用num变量代替上述的number，再通过以下语句实现number延迟一个时钟输出。【因为number是寄存器类型，无法通过组合逻辑进行阻塞赋值同时匹配。 如果直接使用number进行zero的判断来说，zero肯定是比number过“0”时刻慢一拍的； 所以不妨使用num_reg，进行延迟； 因为zero肯定是比num_reg慢一拍的，所以再通过num_reg延迟一拍给number，则number与zero同步输出匹配；】</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns

module count_module(
	input clk,
	input rst_n,
	input set,
	input [3:0] set_num,
	output reg [3:0]number,
	output reg zero
	);
    reg [3:0] num;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            zero = 1'd0;
        end 
        else if (num == 4'd0) begin
            zero &lt;= 1'b1;
        end 
        else begin
            zero &lt;= 1'b0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            num &lt;= 4'b0;
        end
        else if (set) begin
            num &lt;= set_num;
        end
        else begin
            num &lt;= num + 1'd1;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            number &lt;= 1'd0;
        end
        else begin
            number &lt;= num;
        end
    end
endmodule
</code></pre> 
<h3>
<a id="6_httpswwwnowcodercompractice9d50eb2addaf4a37b7cd5a5ee7b297f6tpId302tqId5000635ru2Fpractice2Fb96def986e29475e8100c213178b73a8qru2Fta2Fverilogadvanced2FquestionrankingsourceUrl2Fexam2Foj3Fpage3D126tab3DVerilog25E725AF258726topicId3D302_356"></a>6. <a href="https://www.nowcoder.com/practice/9d50eb2addaf4a37b7cd5a5ee7b297f6?tpId=302&amp;tqId=5000635&amp;ru=%2Fpractice%2Fb96def986e29475e8100c213178b73a8&amp;qru=%2Fta%2Fverilog-advanced%2Fquestion-ranking&amp;sourceUrl=%2Fexam%2Foj%3Fpage%3D1%26tab%3DVerilog%25E7%25AF%2587%26topicId%3D302">加减计数器</a>
</h3> 
<ul>
<li> <p>题意<br> <img src="https://images2.imgbox.com/61/e5/XaulFfU1_o.png" alt="[外链图片转存失败,源站可能有防盗链机制,建议将图片保存下来直接上传(img-njD5fjwg-1690301397147)(https://s2.loli.net/2023/07/26/sOD1nVqmpaLbWyC.png)]"></p> </li>
<li> <p>思路</p> </li>
</ul> 
<blockquote> 
 <p>​ 首先确定zero的取值逻辑，在默认情况下为0，当number=0时，zero值为1。 always @(posedge clk or negedge rst_n)</p> 
 <p>​ 然后将mode的值作为if-else的判断条件，当mode为1时，number每个时钟周期加一，当mode为0时，number每个时钟周期减一。</p> 
 <p>​ 按照以上代码，因为判断number<mark>4’d0需要一个时钟，zero信号为1，总是滞后number</mark>0一个时钟周期。所以可以考虑将number延迟一个时钟再输出。使用num变量代替上述的number，再通过以下语句实现number延迟一个时钟输出。</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns

module count_module(
	input clk,
	input rst_n,
	input mode,
	output reg [3:0]number,
	output reg zero
	);
    reg [3:0] num;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            zero &lt;= 1'd0;
        end
        else if (num == 4'd0) begin
            zero &lt;= 1'b1;
        end
        else begin
            zero &lt;= 1'b0;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            num &lt;= 4'b0;
        end 
        else if (mode) begin
            if (num == 9) 
				num &lt;= 0;
            else 
				num &lt;= num + 1'd1;
        end 
		else if (!mode) begin
            if (num == 0) num &lt;= 9;
            else num &lt;= num - 1'd1;
        end
        else 
			num &lt;= num ;
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            number &lt;= 4'd0;
        end 
        else begin
            number &lt;= num;
        end
    end
endmodule
</code></pre> 
<h3>
<a id="7RAMhttpswwwnowcodercompractice2c17c36120d0425289cfac0855c28796tpId302tqId5000627ru2Fpractice2F9d50eb2addaf4a37b7cd5a5ee7b297f6qru2Fta2Fverilogadvanced2FquestionrankingsourceUrl2Fexam2Foj3Fpage3D126tab3DVerilog25E725AF258726topicId3D302_423"></a>7.<a href="https://www.nowcoder.com/practice/2c17c36120d0425289cfac0855c28796?tpId=302&amp;tqId=5000627&amp;ru=%2Fpractice%2F9d50eb2addaf4a37b7cd5a5ee7b297f6&amp;qru=%2Fta%2Fverilog-advanced%2Fquestion-ranking&amp;sourceUrl=%2Fexam%2Foj%3Fpage%3D1%26tab%3DVerilog%25E7%25AF%2587%26topicId%3D302">RAM的简单实现</a>
</h3> 
<ul><li>题意</li></ul> 
<p><img src="https://images2.imgbox.com/e8/17/h1M2ZQIA_o.png" alt="image-20230725182928583"></p> 
<ul><li>思路</li></ul> 
<blockquote> 
 <p>要实现RAM，首先要声明数据的存储空间，例如：[3:0] rom [7:0]；变量名称ram之前的[3:0]表示每个数据具有多少位，指位宽；变量名称ram之后的[7:0]表示需要多少个数据，指深度，注意这里深度为8，应该是使用[7:0]，而不是[2:0];</p> 
 <p>​ 声明存储变量之后，需要对ram进行初始化，写入数据，当write_en有效，向write_addr写入write_data，当read_en有效，根据输入的read_addr输出read_data。需要注意的是，题目要求实现真双端口RAM，即可以同时写入和读出，所以需要使用两个always语句块实现写入和读出逻辑，不可以在同一个always块中使用if-else if-else if结果。</p> 
</blockquote> 
<ul><li>代码</li></ul> 
<pre><code class="prism language-verilog">`timescale 1ns/1ns
module ram_mod(
	input clk,
	input rst_n,
	
	input write_en,
	input [7:0]write_addr,
	input [3:0]write_data,
	
	input read_en,
	input [7:0]read_addr,
	output reg [3:0]read_data
);
    reg [3:0] myRAM [7:0];
    reg [8:0] i;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            for (i = 0;i &lt; 256;i = i+1)
                myRAM[i] = 0;
        end
        else begin
            myRAM[write_addr] &lt;= write_en ? write_data:myRAM[write_addr];
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (~rst_n) begin
            read_data &lt;= 0;
        end
        else 
            read_data &lt;= read_en?myRAM[read_addr]:read_data;
    end
endmodule
</code></pre>
                </div>
                
                

		</div>
	</article>
</main>




			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程小白.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<script src="https://www.w3counter.com/tracker.js?id=150625"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>
	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>