
*** Running vivado
    with args -log fpadd_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpadd_system.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source fpadd_system.tcl -notrace
Command: synth_design -top fpadd_system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7677
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2383.277 ; gain = 0.000 ; free physical = 25231 ; free virtual = 35971
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpadd_system' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_system.v:6]
INFO: [Synth 8-6157] synthesizing module 'fpadd_pipelined' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'fp_normalizer' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_normalizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fp_normalizer' (1#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_normalizer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_pipelined' (2#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_pipelined.v:17]
INFO: [Synth 8-6157] synthesizing module 'anodeDriver' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/anodeDriver.v:5]
INFO: [Synth 8-6155] done synthesizing module 'anodeDriver' (3#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/anodeDriver.v:5]
INFO: [Synth 8-6157] synthesizing module 'sevenSegDispDriver' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/sevenSegDispDriver.v:33]
INFO: [Synth 8-6157] synthesizing module 'LEDdecoder' [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/sevenSegDispDriver.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LEDdecoder' (4#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/sevenSegDispDriver.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sevenSegDispDriver' (5#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/sevenSegDispDriver.v:33]
INFO: [Synth 8-251] Output xxxxxxxx
 [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_system.v:33]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_system' (6#1) [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fpadd_system.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2383.277 ; gain = 0.000 ; free physical = 25906 ; free virtual = 36650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2383.277 ; gain = 0.000 ; free physical = 25942 ; free virtual = 36686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2383.277 ; gain = 0.000 ; free physical = 25942 ; free virtual = 36686
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.277 ; gain = 0.000 ; free physical = 25936 ; free virtual = 36680
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_add.xdc]
Finished Parsing XDC File [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_add.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/verilog_input/fp_add.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpadd_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpadd_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.121 ; gain = 0.000 ; free physical = 25757 ; free virtual = 36502
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2428.121 ; gain = 0.000 ; free physical = 25757 ; free virtual = 36502
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25920 ; free virtual = 36665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25920 ; free virtual = 36665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25920 ; free virtual = 36665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25898 ; free virtual = 36645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	  26 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25876 ; free virtual = 36629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25749 ; free virtual = 36502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25737 ; free virtual = 36489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25736 ; free virtual = 36488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     7|
|4     |LUT2   |    16|
|5     |LUT3   |     8|
|6     |LUT4   |    53|
|7     |LUT5   |    26|
|8     |LUT6   |    73|
|9     |FDCE   |    50|
|10    |FDPE   |     5|
|11    |IBUF   |     2|
|12    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.121 ; gain = 44.844 ; free physical = 25760 ; free virtual = 36512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2428.121 ; gain = 0.000 ; free physical = 25807 ; free virtual = 36559
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2428.129 ; gain = 44.844 ; free physical = 25807 ; free virtual = 36559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2428.129 ; gain = 0.000 ; free physical = 25908 ; free virtual = 36660
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.129 ; gain = 0.000 ; free physical = 25857 ; free virtual = 36610
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2428.129 ; gain = 47.133 ; free physical = 25899 ; free virtual = 36652
INFO: [Common 17-1381] The checkpoint '/home/inf2020/ggantsios/ECE 340-EmbeddedSystems/ECE340_lab1/step3/project_1/project_1.runs/synth_1/fpadd_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpadd_system_utilization_synth.rpt -pb fpadd_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 16:01:02 2024...
