{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679082271467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679082271467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 00:44:31 2023 " "Processing started: Sat Mar 18 00:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679082271467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1679082271467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC -c DE1_SOC " "Command: quartus_sta DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1679082271467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1679082271638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1679082272388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1679082272388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082272435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082272435 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC.sdc " "Reading SDC File: 'DE1_SOC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SOC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272951 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 17 AUD_XCK port " "Ignored filter at DE1_SOC.sdc(17): AUD_XCK could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272951 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 18 AUD_BCLK port " "Ignored filter at DE1_SOC.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272951 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC.sdc(18): Time value \"1.536 MH\" is not valid" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC.sdc(18): Option -period: Invalid clock period" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 26 VGA_CLK port " "Ignored filter at DE1_SOC.sdc(26): VGA_CLK could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SOC.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"108.0 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"108.0 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272951 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE1_SOC.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at DE1_SOC.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272951 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 30 altera_reserved_tdi port " "Ignored filter at DE1_SOC.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 30 altera_reserved_tck clock " "Ignored filter at DE1_SOC.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(30): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 31 altera_reserved_tms port " "Ignored filter at DE1_SOC.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(31): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 32 altera_reserved_tdo port " "Ignored filter at DE1_SOC.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(32): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 61 TD_DATA* port " "Ignored filter at DE1_SOC.sdc(61): TD_DATA* could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 61 tv_27m clock " "Ignored filter at DE1_SOC.sdc(61): tv_27m could not be matched with a clock" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(61): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(62): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 63 TD_HS port " "Ignored filter at DE1_SOC.sdc(63): TD_HS could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(63): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(64): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 65 TD_VS port " "Ignored filter at DE1_SOC.sdc(65): TD_VS could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(65): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SOC.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SOC.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SOC.sdc(66): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 95 VGA_R* port " "Ignored filter at DE1_SOC.sdc(95): VGA_R* could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 95 clk_vga clock " "Ignored filter at DE1_SOC.sdc(95): clk_vga could not be matched with a clock" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(95): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(96): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 97 VGA_G* port " "Ignored filter at DE1_SOC.sdc(97): VGA_G* could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(97): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 98 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(98): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 99 VGA_B* port " "Ignored filter at DE1_SOC.sdc(99): VGA_B* could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(99): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(100): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 101 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(101): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC.sdc 102 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SOC.sdc(102): Argument -clock is not an object ID" {  } { { "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" "" { Text "D:/DSD Quartus/4bit_Microprocessor_FPGA/DE1_SOC/DE1_SOC.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_Divider:Clock_Div\|clk_out " "Node: clock_Divider:Clock_Div\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] clock_Divider:Clock_Div\|clk_out " "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] is being clocked by clock_Divider:Clock_Div\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679082272966 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679082272966 "|DE1_SOC|clock_Divider:Clock_Div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679082272966 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1679082272966 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679082272982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.431 " "Worst-case setup slack is 14.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.431               0.000 CLOCK_50  " "   14.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082272982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 CLOCK_50  " "    0.460               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082272982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082272998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082272998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.833 " "Worst-case minimum pulse width slack is 8.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.833               0.000 CLOCK_50  " "    8.833               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082272998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082272998 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679082272998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679082273045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679082274123 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_Divider:Clock_Div\|clk_out " "Node: clock_Divider:Clock_Div\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] clock_Divider:Clock_Div\|clk_out " "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] is being clocked by clock_Divider:Clock_Div\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679082274185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679082274185 "|DE1_SOC|clock_Divider:Clock_Div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679082274185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.563 " "Worst-case setup slack is 14.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.563               0.000 CLOCK_50  " "   14.563               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082274185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 CLOCK_50  " "    0.447               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082274201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082274201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082274201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.806 " "Worst-case minimum pulse width slack is 8.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.806               0.000 CLOCK_50  " "    8.806               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082274201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082274201 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1679082274201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1679082274357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1679082275294 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_Divider:Clock_Div\|clk_out " "Node: clock_Divider:Clock_Div\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] clock_Divider:Clock_Div\|clk_out " "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] is being clocked by clock_Divider:Clock_Div\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679082275373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679082275373 "|DE1_SOC|clock_Divider:Clock_Div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679082275373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.242 " "Worst-case setup slack is 16.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.242               0.000 CLOCK_50  " "   16.242               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 CLOCK_50  " "    0.250               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082275373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082275388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.739 " "Worst-case minimum pulse width slack is 8.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.739               0.000 CLOCK_50  " "    8.739               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275388 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1679082275388 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_Divider:Clock_Div\|clk_out " "Node: clock_Divider:Clock_Div\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] clock_Divider:Clock_Div\|clk_out " "Register Number_Cruncher:CPU\|Register_4bit:Reg_O\|out\[1\] is being clocked by clock_Divider:Clock_Div\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1679082275544 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1679082275544 "|DE1_SOC|clock_Divider:Clock_Div|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.654 " "Worst-case setup slack is 16.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.654               0.000 CLOCK_50  " "   16.654               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 CLOCK_50  " "    0.236               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.706 " "Worst-case minimum pulse width slack is 8.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.706               0.000 CLOCK_50  " "    8.706               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1679082275544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1679082275544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679082277935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1679082277935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 64 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679082278013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 00:44:38 2023 " "Processing ended: Sat Mar 18 00:44:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679082278013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679082278013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679082278013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1679082278013 ""}
