[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operators|Operators>io_mul",
    "sources":[
      "~Operators|Operators>io_in0",
      "~Operators|Operators>io_in1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operators|Operators>io_add",
    "sources":[
      "~Operators|Operators>io_in0",
      "~Operators|Operators>io_in1"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Operators|Operators>io_and",
    "sources":[
      "~Operators|Operators>io_in0",
      "~Operators|Operators>io_in1"
    ]
  }
]