

================================================================
== Vivado HLS Report for 'top_net'
================================================================
* Date:           Mon May 13 18:06:50 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  486577|  486577|  486577|  486577|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   18|   18|         2|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond_i)
	19  / (exitcond_i)
18 --> 
	17  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%result_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result)"   --->   Operation 25 'read' 'result_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 26 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%result3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_read, i32 2, i32 31)"   --->   Operation 27 'partselect' 'result3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 28 'partselect' 'in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%c1_output = alloca [4704 x float], align 16" [c_cnn/top.cpp:13]   --->   Operation 29 'alloca' 'c1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p1_output = alloca [1176 x float], align 16" [c_cnn/top.cpp:14]   --->   Operation 30 'alloca' 'p1_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c2_output = alloca [1600 x float], align 16" [c_cnn/top.cpp:15]   --->   Operation 31 'alloca' 'c2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p2_output = alloca [400 x float], align 16" [c_cnn/top.cpp:16]   --->   Operation 32 'alloca' 'p2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%c3_output = alloca [120 x float], align 16" [c_cnn/top.cpp:17]   --->   Operation 33 'alloca' 'c3_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%c4_output = alloca [84 x float], align 16" [c_cnn/top.cpp:18]   --->   Operation 34 'alloca' 'c4_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c5_output = alloca [10 x float], align 16"   --->   Operation 35 'alloca' 'c5_output' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @conv.1(i32* %gmem, i30 %in1, [4704 x float]* %c1_output)"   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @conv.1(i32* %gmem, i30 %in1, [4704 x float]* %c1_output)"   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2D.1([4704 x float]* %c1_output, [1176 x float]* %p1_output) nounwind" [c_cnn/top.cpp:78]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2D.1([4704 x float]* %c1_output, [1176 x float]* %p1_output) nounwind" [c_cnn/top.cpp:78]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @conv.2([1176 x float]* %p1_output, [1600 x float]* %c2_output) nounwind"   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @conv.2([1176 x float]* %p1_output, [1600 x float]* %c2_output) nounwind"   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2D([1600 x float]* %c2_output, [400 x float]* %p2_output) nounwind" [c_cnn/top.cpp:81]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2D([1600 x float]* %c2_output, [400 x float]* %p2_output) nounwind" [c_cnn/top.cpp:81]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @conv.3([400 x float]* %p2_output, [120 x float]* %c3_output) nounwind"   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @conv.3([400 x float]* %p2_output, [120 x float]* %c3_output) nounwind"   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @conv.4([120 x float]* %c3_output, [84 x float]* %c4_output) nounwind"   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @conv.4([120 x float]* %c3_output, [84 x float]* %c4_output) nounwind"   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @conv.5([84 x float]* %c4_output, [10 x float]* %c5_output) nounwind"   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @conv.5([84 x float]* %c4_output, [10 x float]* %c5_output) nounwind"   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%c5_output_addr = getelementptr [10 x float]* %c5_output, i64 0, i64 0" [c_cnn/pool_core.cpp:81->c_cnn/top.cpp:87]   --->   Operation 50 'getelementptr' 'c5_output_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [2/2] (2.32ns)   --->   "%max_value = load float* %c5_output_addr, align 16" [c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87]   --->   Operation 51 'load' 'max_value' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = zext i30 %result3 to i64"   --->   Operation 52 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %tmp"   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !64"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @top_net_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str120, [1 x i8]* @p_str120, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str120) nounwind" [c_cnn/top.cpp:7]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [5 x i8]* @p_str322, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [1 x i8]* @bundle, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [1 x i8]* @bundle4, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120) nounwind" [c_cnn/top.cpp:9]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/2] (2.32ns)   --->   "%max_value = load float* %c5_output_addr, align 16" [c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87]   --->   Operation 60 'load' 'max_value' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 43.7>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%max_index_i = phi i32 [ 0, %0 ], [ %max_index_1, %._crit_edge.i ]"   --->   Operation 62 'phi' 'max_index_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%max_value1_i = phi float [ %max_value, %0 ], [ %max_value_2, %._crit_edge.i ]"   --->   Operation 63 'phi' 'max_value1_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%max_index = phi i4 [ 1, %0 ], [ %i, %._crit_edge.i ]"   --->   Operation 64 'phi' 'max_index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%max_index_cast1 = zext i4 %max_index to i32" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 65 'zext' 'max_index_cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.30ns)   --->   "%exitcond_i = icmp eq i4 %max_index, -6" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 66 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %find_index.exit, label %._crit_edge.i" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_i = zext i4 %max_index to i64" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 69 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%c5_output_addr_1 = getelementptr [10 x float]* %c5_output, i64 0, i64 %tmp_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 70 'getelementptr' 'c5_output_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 71 [2/2] (2.32ns)   --->   "%max_value_1 = load float* %c5_output_addr_1, align 4" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 71 'load' 'max_value_1' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 72 [1/1] (1.73ns)   --->   "%i = add i4 %max_index, 1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 72 'add' 'i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 73 [1/1] (43.7ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [c_cnn/top.cpp:87]   --->   Operation 73 'writereq' 'gmem_addr_req' <Predicate = (exitcond_i)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 9.80>
ST_18 : Operation 74 [1/2] (2.32ns)   --->   "%max_value_1 = load float* %c5_output_addr_1, align 4" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 74 'load' 'max_value_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 75 [1/1] (6.78ns)   --->   "%tmp_i_5 = fcmp ogt float %max_value_1, %max_value1_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 75 'fcmp' 'tmp_i_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 76 [1/1] (0.69ns)   --->   "%max_index_1 = select i1 %tmp_i_5, i32 %max_index_cast1, i32 %max_index_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 76 'select' 'max_index_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.69ns)   --->   "%max_value_2 = select i1 %tmp_i_5, float %max_value_1, float %max_value1_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 77 'select' 'max_value_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 17> <Delay = 43.7>
ST_19 : Operation 79 [1/1] (43.7ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %max_index_i, i4 -1)" [c_cnn/top.cpp:87]   --->   Operation 79 'write' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 43.7>
ST_20 : Operation 80 [5/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 80 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 43.7>
ST_21 : Operation 81 [4/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 81 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 43.7>
ST_22 : Operation 82 [3/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 82 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 43.7>
ST_23 : Operation 83 [2/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 83 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 43.7>
ST_24 : Operation 84 [1/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 84 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [c_cnn/top.cpp:89]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'result' [14]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('c5_output_addr', c_cnn/pool_core.cpp:81->c_cnn/top.cpp:87) [40]  (0 ns)
	'load' operation ('max_value', c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87) on array 'c5_output' [41]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_value', c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87) on array 'c5_output' [41]  (2.32 ns)

 <State 17>: 43.8ns
The critical path consists of the following:
	bus request on port 'gmem' (c_cnn/top.cpp:87) [61]  (43.8 ns)

 <State 18>: 9.81ns
The critical path consists of the following:
	'load' operation ('max_value', c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87) on array 'c5_output' [54]  (2.32 ns)
	'fcmp' operation ('tmp_i_5', c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87) [55]  (6.79 ns)
	'select' operation ('max_index', c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87) [56]  (0.698 ns)

 <State 19>: 43.8ns
The critical path consists of the following:
	bus write on port 'gmem' (c_cnn/top.cpp:87) [62]  (43.8 ns)

 <State 20>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (c_cnn/top.cpp:87) [63]  (43.8 ns)

 <State 21>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (c_cnn/top.cpp:87) [63]  (43.8 ns)

 <State 22>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (c_cnn/top.cpp:87) [63]  (43.8 ns)

 <State 23>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (c_cnn/top.cpp:87) [63]  (43.8 ns)

 <State 24>: 43.8ns
The critical path consists of the following:
	bus access on port 'gmem' (c_cnn/top.cpp:87) [63]  (43.8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
