INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'DSP_INPUT_C' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'DSP_INPUT_C'...
WARNING:sim - A core named 'DSP_INPUT_C' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'DSP_INPUT_C'...
Delivering associated files for 'DSP_INPUT_C'...
Generating implementation netlist for 'DSP_INPUT_C'...
INFO:sim - Pre-processing HDL files for 'DSP_INPUT_C'...
Running synthesis for 'DSP_INPUT_C'
Running ngcbuild...
Writing VHO instantiation template for 'DSP_INPUT_C'...
Writing VHDL behavioral simulation model for 'DSP_INPUT_C'...
Delivered 3 files into directory E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DSP_INPUT_C'...
Generating metadata file...
Generating ISE project...
XCO file found: DSP_INPUT_C.xco
XMDF file found: DSP_INPUT_C_xmdf.tcl
Adding E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.asy -view all
-origin_type imported
Adding E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.ngc -view all
-origin_type created
Checking file "E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.ngc" for project device
match ...
File "E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.ngc" device information
matches project device.
Adding E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.sym -view all
-origin_type imported
Adding E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "E:/valencia/ETSE_GDSP-master - Copy -
   Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/valencia/ETSE_GDSP-master - Copy -
Copy/IPCores/BRAM_and_DSP/ipcore_dir/tmp/_cg/DSP_INPUT_C.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DSP_INPUT_C"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DSP_INPUT_C'.
