// Seed: 1306856670
module module_0 (
    output wor module_0,
    output uwire id_1,
    output uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output wand id_7
);
endmodule
module module_1 #(
    parameter id_19 = 32'd69,
    parameter id_3  = 32'd17
) (
    input tri0 id_0,
    input tri1 id_1,
    output wire id_2,
    input wor _id_3,
    output wand id_4,
    output wor id_5,
    output wor id_6,
    output tri1 id_7,
    output wand id_8,
    output tri0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    input uwire id_14,
    output tri0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    input supply0 _id_19,
    input uwire id_20,
    output supply1 id_21
);
  logic [-1 : id_3] id_23 = 1 - id_1;
  wire [!  id_19 : id_19] id_24;
  wire id_25;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_2,
      id_6,
      id_4,
      id_0,
      id_14,
      id_2
  );
endmodule
