[{"DBLP title": "A Sparse Matrix Personality for the Convey HC-1.", "DBLP authors": ["Krishna K. Nagar", "Jason D. Bakos"], "year": 2011, "MAG papers": [{"PaperId": 2113921339, "PaperTitle": "a sparse matrix personality for the convey hc 1", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 58, "Affiliations": {"university of south carolina": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling Dynamically Reconfigurable Systems for Simulation-Based Functional Verification.", "DBLP authors": ["Lingkan Gong", "Oliver Diessel"], "year": 2011, "MAG papers": [{"PaperId": 2104491791, "PaperTitle": "modeling dynamically reconfigurable systems for simulation based functional verification", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of new south wales": 2.0}}], "source": "ES"}, {"DBLP title": "Mixed Precision Processing in Reconfigurable Systems.", "DBLP authors": ["Gary Chun Tak Chow", "K. W. Kwok", "Wayne Luk", "Philip Heng Wai Leong"], "year": 2011, "MAG papers": [{"PaperId": 2142880425, "PaperTitle": "mixed precision processing in reconfigurable systems", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"imperial college london": 3.0, "university of sydney": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Communication in a Coarse Grained Reconfigurable Array.", "DBLP authors": ["Robin Panda", "Scott Hauck"], "year": 2011, "MAG papers": [{"PaperId": 2144073284, "PaperTitle": "dynamic communication in a coarse grained reconfigurable array", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of washington": 2.0}}], "source": "ES"}, {"DBLP title": "Run-Time Resource Allocation for Simultaneous Multi-tasking in Multi-core Reconfigurable Processors.", "DBLP authors": ["Waheed Ahmed", "Muhammad Shafique", "Lars Bauer", "Manuel Hammerich", "J\u00f6rg Henkel", "J\u00fcrgen Becker"], "year": 2011, "MAG papers": [{"PaperId": 2140264463, "PaperTitle": "run time resource allocation for simultaneous multi tasking in multi core reconfigurable processors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"karlsruhe institute of technology": 6.0}}], "source": "ES"}, {"DBLP title": "An Autonomous Vector/Scalar Floating Point Coprocessor for FPGAs.", "DBLP authors": ["Jainik Kathiara", "Miriam Leeser"], "year": 2011, "MAG papers": [{"PaperId": 2134500937, "PaperTitle": "an autonomous vector scalar floating point coprocessor for fpgas", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"analog devices": 1.0, "northeastern university": 1.0}}], "source": "ES"}, {"DBLP title": "Hecto-Scale Frame Rate Face Detection System for SVGA Source on FPGA Board.", "DBLP authors": ["Zheng Ding", "Feng Zhao", "Tinghui Wang", "Wei Shu", "Min-You Wu"], "year": 2011, "MAG papers": [{"PaperId": 2150850276, "PaperTitle": "hecto scale frame rate face detection system for svga source on fpga board", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"shanghai jiao tong university": 2.0, "university of new mexico": 1.0}}], "source": "ES"}, {"DBLP title": "An FPGA Implementation of Information Theoretic Visual-Saliency System and Its Optimization.", "DBLP authors": ["Sungmin Bae", "Yong Cheol Peter Cho", "Sungho Park", "Kevin M. Irick", "Yongseok Jin", "Vijaykrishnan Narayanan"], "year": 2011, "MAG papers": [{"PaperId": 2157749802, "PaperTitle": "an fpga implementation of information theoretic visual saliency system and its optimization", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"pennsylvania state university": 6.0}}], "source": "ES"}, {"DBLP title": "Scalable, High Performance Fourier Domain Optical Coherence Tomography: Why FPGAs and Not GPGPUs.", "DBLP authors": ["Jian Li", "Marinko Sarunic", "Lesley Shannon"], "year": 2011, "MAG papers": [{"PaperId": 2144947977, "PaperTitle": "scalable high performance fourier domain optical coherence tomography why fpgas and not gpgpus", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"simon fraser university": 3.0}}], "source": "ES"}, {"DBLP title": "Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU.", "DBLP authors": ["Matina Lakka", "Grigorios Chrysos", "Ioannis Papaefstathiou", "Apostolos Dollas"], "year": 2011, "MAG papers": [{"PaperId": 2147240532, "PaperTitle": "architecture design and experimental evaluation of a lightfield descriptor depth buffer algorithm on reconfigurable logic and on a gpu", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of crete": 4.0}}], "source": "ES"}, {"DBLP title": "Implementation and Performance Analysis of SEAL Encryption on FPGA, GPU and Multi-core Processors.", "DBLP authors": ["Kostas Theoharoulis", "Charalambos Antoniadis", "Nikolaos Bellas", "Christos D. Antonopoulos"], "year": 2011, "MAG papers": [{"PaperId": 2117708359, "PaperTitle": "implementation and performance analysis of seal encryption on fpga gpu and multi core processors", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of thessaly": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA Communication Framework.", "DBLP authors": ["Peter Lieber", "Brad L. Hutchings"], "year": 2011, "MAG papers": [{"PaperId": 2101387906, "PaperTitle": "fpga communication framework", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"brigham young university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Calculation of Pairwise Nonbonded Forces.", "DBLP authors": ["Matt Chiu", "Md. Ashfaquzzaman Khan", "Martin C. Herbordt"], "year": 2011, "MAG papers": [{"PaperId": 2101822052, "PaperTitle": "efficient calculation of pairwise nonbonded forces", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"boston university": 3.0}}], "source": "ES"}, {"DBLP title": "High Performance IP Lookup on FPGA with Combined Length-Infix Pipelined Search.", "DBLP authors": ["Yi-Hua Edward Yang", "Oguzhan Erdem", "Viktor K. Prasanna"], "year": 2011, "MAG papers": [{"PaperId": 2108254684, "PaperTitle": "high performance ip lookup on fpga with combined length infix pipelined search", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "A Scalable Multi-FPGA Platform for Complex Networking Applications.", "DBLP authors": ["Sascha M\u00fchlbach", "Andreas Koch"], "year": 2011, "MAG papers": [{"PaperId": 2165779247, "PaperTitle": "a scalable multi fpga platform for complex networking applications", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An FPGA-Based Optical IOH Architecture for Embedded System.", "DBLP authors": ["Liu Ling", "Jincan Zhuang", "Qianying Zhu", "Shunyu Zhu", "Zhiyuan Zhang", "Xinxin Zhang", "Lu Cao", "Zhihong Yu", "Xiangbin Wu", "Dong Liu"], "year": 2011, "MAG papers": [{"PaperId": 2164987681, "PaperTitle": "an fpga based optical ioh architecture for embedded system", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 10.0}}], "source": "ES"}, {"DBLP title": "On Comparing Financial Option Price Solvers on FPGA.", "DBLP authors": ["Qiwei Jin", "Wayne Luk", "David B. Thomas"], "year": 2011, "MAG papers": [{"PaperId": 2149239582, "PaperTitle": "on comparing financial option price solvers on fpga", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Latency FPGA Based Financial Data Feed Handler.", "DBLP authors": ["Robin Pottathuparambil", "Jack Coyne", "Jeffrey Allred", "William Lynch", "Vincent Natoli"], "year": 2011, "MAG papers": [{"PaperId": 2134852211, "PaperTitle": "low latency fpga based financial data feed handler", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of north carolina at charlotte": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of an FPGA-Based Real-Time Face Recognition System.", "DBLP authors": ["Janarbek Matai", "Ali Irturk", "Ryan Kastner"], "year": 2011, "MAG papers": [{"PaperId": 2167573476, "PaperTitle": "design and implementation of an fpga based real time face recognition system", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 59, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Solid-State Drive Prototyping Platform.", "DBLP authors": ["Yu Cai", "Erich F. Haratsch", "Mark P. McCartney", "Ken Mai"], "year": 2011, "MAG papers": [{"PaperId": 2144091039, "PaperTitle": "fpga based solid state drive prototyping platform", "Year": 2011, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"carnegie mellon university": 3.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating Statistical LOR Estimation for a High-Resolution PET Scanner Using FPGA Devices and a High Level Synthesis Tool.", "DBLP authors": ["Zhong-Ho Chen", "Alvin Wen-Yu Su", "Ming-Ting Sun", "Scott Hauck"], "year": 2011, "MAG papers": [{"PaperId": 2141685902, "PaperTitle": "accelerating statistical lor estimation for a high resolution pet scanner using fpga devices and a high level synthesis tool", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of washington": 2.0, "national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "SYSCORE: A Coarse Grained Reconfigurable Array Architecture for Low Energy Biosignal Processing.", "DBLP authors": ["Kunjan Patel", "S\u00e9amas McGettrick", "Chris J. Bleakley"], "year": 2011, "MAG papers": [{"PaperId": 2160328313, "PaperTitle": "syscore a coarse grained reconfigurable array architecture for low energy biosignal processing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university college dublin": 3.0}}], "source": "ES"}, {"DBLP title": "High-Throughput, Lossless Data Compresion on FPGAs.", "DBLP authors": ["Bharat Sukhwani", "B\u00fclent Abali", "Bernard Brezzo", "Sameh W. Asaad"], "year": 2011, "MAG papers": [{"PaperId": 2113194790, "PaperTitle": "high throughput lossless data compresion on fpgas", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"ibm": 4.0}}], "source": "ES"}, {"DBLP title": "HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping.", "DBLP authors": ["Christopher Lavin", "Marc Padilla", "Jaren Lamprecht", "Philip Lundrigan", "Brent E. Nelson", "Brad L. Hutchings"], "year": 2011, "MAG papers": [{"PaperId": 2151758817, "PaperTitle": "hmflow accelerating fpga compilation with hard macros for rapid prototyping", "Year": 2011, "CitationCount": 78, "EstimatedCitation": 101, "Affiliations": {"brigham young university": 6.0}}], "source": "ES"}, {"DBLP title": "Automatic HDL-Based Generation of Homogeneous Hard Macros for FPGAs.", "DBLP authors": ["Sebastian Korf", "Dario Cozzi", "Markus Koester", "Jens Hagemeyer", "Mario Porrmann", "Ulrich R\u00fcckert", "Marco D. Santambrogio"], "year": 2011, "MAG papers": [{"PaperId": 2099132653, "PaperTitle": "automatic hdl based generation of homogeneous hard macros for fpgas", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"bielefeld university": 1.0, "university of paderborn": 5.0}}], "source": "ES"}, {"DBLP title": "Using Functional Programming to Generate an LDPC Forward Error Corrector.", "DBLP authors": ["Andy Gill", "Tristan Bull", "Daniel DePardo", "Andrew Farmer", "Ed Komp", "Erik Perrins"], "year": 2011, "MAG papers": [{"PaperId": 2103705529, "PaperTitle": "using functional programming to generate an ldpc forward error corrector", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of kansas": 6.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Data Processing for Clouds.", "DBLP authors": ["Anil Madhavapeddy", "Satnam Singh"], "year": 2011, "MAG papers": [{"PaperId": 2167998114, "PaperTitle": "reconfigurable data processing for clouds", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of cambridge": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "TMbox: A Flexible and Reconfigurable 16-Core Hybrid Transactional Memory System.", "DBLP authors": ["Nehir S\u00f6nmez", "Oriol Arcas", "Otto Pflucker", "Osman S. Unsal", "Adri\u00e1n Cristal", "Ibrahim Hur", "Satnam Singh", "Mateo Valero"], "year": 2011, "MAG papers": [{"PaperId": 2109270119, "PaperTitle": "tmbox a flexible and reconfigurable 16 core hybrid transactional memory system", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"microsoft": 3.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "The PowerPC 405 Memory Sentinel and Injection System.", "DBLP authors": ["Mark Bucciero", "John Paul Walters", "Roger Moussalli", "Shanyuan Gao", "Matthew French"], "year": 2011, "MAG papers": [{"PaperId": 2147546224, "PaperTitle": "the powerpc 405 memory sentinel and injection system", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 5.0}}], "source": "ES"}, {"DBLP title": "Checkpoint/Restart and Beyond: Resilient High Performance Computing with FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Bin Huang", "Ron Sass", "Matthew French"], "year": 2011, "MAG papers": [{"PaperId": 2143839489, "PaperTitle": "checkpoint restart and beyond resilient high performance computing with fpgas", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of north carolina at charlotte": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "FUSE: Front-End User Framework for O/S Abstraction of Hardware Accelerators.", "DBLP authors": ["Aws Ismail", "Lesley Shannon"], "year": 2011, "MAG papers": [{"PaperId": 2151471392, "PaperTitle": "fuse front end user framework for o s abstraction of hardware accelerators", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 104, "Affiliations": {"simon fraser university": 2.0}}], "source": "ES"}, {"DBLP title": "Multilevel Granularity Parallelism Synthesis on FPGAs.", "DBLP authors": ["Alexandros Papakonstantinou", "Yun Liang", "John A. Stratton", "Karthik Gururaj", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong"], "year": 2011, "MAG papers": [{"PaperId": 2108019747, "PaperTitle": "multilevel granularity parallelism synthesis on fpgas", "Year": 2011, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of illinois at urbana champaign": 4.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis of Platform Architectures from OpenCL Programs.", "DBLP authors": ["Muhsen Owaida", "Nikolaos Bellas", "Konstantis Daloukas", "Christos D. Antonopoulos"], "year": 2011, "MAG papers": [{"PaperId": 2171429297, "PaperTitle": "synthesis of platform architectures from opencl programs", "Year": 2011, "CitationCount": 81, "EstimatedCitation": 128, "Affiliations": {"university of thessaly": 4.0}}], "source": "ES"}, {"DBLP title": "Programming Real-Time Autofocus on a Massively Parallel Reconfigurable Architecture Using Occam-pi.", "DBLP authors": ["Zain-ul-Abdin", "Anders Ahlander", "Bertil Svensson"], "year": 2011, "MAG papers": [{"PaperId": 2105226637, "PaperTitle": "programming real time autofocus on a massively parallel reconfigurable architecture using occam pi", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"saab ab": 1.0, "halmstad university": 2.0}}], "source": "ES"}, {"DBLP title": "Towards Synthesis-Free JIT Compilation to Commodity FPGAs.", "DBLP authors": ["Davor Capalija", "Tarek S. Abdelrahman"], "year": 2011, "MAG papers": [{"PaperId": 2096081777, "PaperTitle": "towards synthesis free jit compilation to commodity fpgas", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Automated Placement for Parallelized FPGA FFTs.", "DBLP authors": ["Suraj Gowda", "Aaron Parsons", "Robert Jarnot", "Dan Werthimer"], "year": 2011, "MAG papers": [{"PaperId": 2106858379, "PaperTitle": "automated placement for parallelized fpga ffts", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california berkeley": 3.0, "jet propulsion laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems.", "DBLP authors": ["Manish Arora", "Jack Sampson", "Nathan Goulding-Hotta", "Jonathan Babb", "Ganesh Venkatesh", "Michael Bedford Taylor", "Steven Swanson"], "year": 2011, "MAG papers": [{"PaperId": 2136758067, "PaperTitle": "reducing the energy cost of irregular code bases in soft processor systems", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 6.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Extending Force-Directed Scheduling with Explicit Parallel and Timed Constructs for High-Level Synthesis.", "DBLP authors": ["Rohit Sinha", "Hiren D. Patel"], "year": 2011, "MAG papers": [{"PaperId": 2166830851, "PaperTitle": "extending force directed scheduling with explicit parallel and timed constructs for high level synthesis", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of waterloo": 2.0}}], "source": "ES"}, {"DBLP title": "String Matching in Hardware Using the FM-Index.", "DBLP authors": ["Edward Fernandez", "Walid A. Najjar", "Stefano Lonardi"], "year": 2011, "MAG papers": [{"PaperId": 2126626169, "PaperTitle": "string matching in hardware using the fm index", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 65, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating Phylogeny-Aware Short DNA Read Alignment with FPGAs.", "DBLP authors": ["Nikolaos Alachiotis", "Simon A. Berger", "Alexandros Stamatakis"], "year": 2011, "MAG papers": [{"PaperId": 2155030252, "PaperTitle": "accelerating phylogeny aware short dna read alignment with fpgas", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"exelixis": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable Streaming-Array of Simple Soft-Processors for Stencil Computations with Constant Memory-Bandwidth.", "DBLP authors": ["Kentaro Sano", "Yoshiaki Hatsuda", "Satoru Yamamoto"], "year": 2011, "MAG papers": [{"PaperId": 2132758316, "PaperTitle": "scalable streaming array of simple soft processors for stencil computations with constant memory bandwidth", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Memory-Efficient IPv4/v6 Lookup on FPGAs Using Distance-Bounded Path Compression.", "DBLP authors": ["Hoang Le", "Weirong Jiang", "Viktor K. Prasanna"], "year": 2011, "MAG papers": [{"PaperId": 2161835356, "PaperTitle": "memory efficient ipv4 v6 lookup on fpgas using distance bounded path compression", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of southern california": 2.0, "juniper networks": 1.0}}], "source": "ES"}]