Classic Timing Analyzer report for Proj_Hardware
Sat May 18 07:12:34 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.071 ns                         ; reset                   ; UnidadeControle:CtrlUnit|IorD[2]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.800 ns                        ; mux_srcB:ALUSrcB|out[0] ; Zero                              ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.519 ns                        ; reset                   ; UnidadeControle:CtrlUnit|ALUorMem ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 38.36 MHz ( period = 26.066 ns ) ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:PC|Saida[6] ; mega_mux:MemToRegMux|out[6]       ; clock      ; clock    ; 740          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                                   ;            ;          ; 740          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.36 MHz ( period = 26.066 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.233 ns                ;
; N/A                                     ; 38.64 MHz ( period = 25.880 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 38.75 MHz ( period = 25.808 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.118 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.790 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.101 ns                ;
; N/A                                     ; 38.96 MHz ( period = 25.670 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 39.03 MHz ( period = 25.622 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.618 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.379 ns                ;
; N/A                                     ; 39.05 MHz ( period = 25.606 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.016 ns                ;
; N/A                                     ; 39.05 MHz ( period = 25.606 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.016 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.604 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.022 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.598 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.598 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.014 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.588 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.012 ns                ;
; N/A                                     ; 39.08 MHz ( period = 25.586 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.012 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.580 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.580 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.008 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.979 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.979 ns                ;
; N/A                                     ; 39.17 MHz ( period = 25.528 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.971 ns                ;
; N/A                                     ; 39.20 MHz ( period = 25.508 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.975 ns                ;
; N/A                                     ; 39.20 MHz ( period = 25.508 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 39.23 MHz ( period = 25.488 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.950 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.464 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.934 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.464 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.943 ns                ;
; N/A                                     ; 39.28 MHz ( period = 25.458 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 39.30 MHz ( period = 25.444 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.935 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.420 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.923 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.420 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.923 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.291 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.921 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.402 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.402 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.402 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.919 ns                ;
; N/A                                     ; 39.38 MHz ( period = 25.394 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.288 ns                ;
; N/A                                     ; 39.41 MHz ( period = 25.376 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.911 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.370 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.370 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.368 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.907 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.886 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.344 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 39.49 MHz ( period = 25.322 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.882 ns                ;
; N/A                                     ; 39.49 MHz ( period = 25.322 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 39.50 MHz ( period = 25.318 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.247 ns                ;
; N/A                                     ; 39.52 MHz ( period = 25.302 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.278 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.841 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.278 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.850 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.276 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.860 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.274 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.815 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.272 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 39.59 MHz ( period = 25.258 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.842 ns                ;
; N/A                                     ; 39.67 MHz ( period = 25.210 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 39.67 MHz ( period = 25.210 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 39.67 MHz ( period = 25.206 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.821 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.202 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.202 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.192 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.184 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.190 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.818 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.190 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.190 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 39.71 MHz ( period = 25.182 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.814 ns                ;
; N/A                                     ; 39.71 MHz ( period = 25.182 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.814 ns                ;
; N/A                                     ; 39.75 MHz ( period = 25.160 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.774 ns                ;
; N/A                                     ; 39.75 MHz ( period = 25.158 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.795 ns                ;
; N/A                                     ; 39.75 MHz ( period = 25.158 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 39.75 MHz ( period = 25.158 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 39.76 MHz ( period = 25.154 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 39.76 MHz ( period = 25.154 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.152 ns                ;
; N/A                                     ; 39.76 MHz ( period = 25.150 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.160 ns                ;
; N/A                                     ; 39.76 MHz ( period = 25.150 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.160 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.140 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.157 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.140 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.157 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.140 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.157 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.138 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 39.78 MHz ( period = 25.138 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.158 ns                ;
; N/A                                     ; 39.79 MHz ( period = 25.132 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 9.144 ns                ;
; N/A                                     ; 39.82 MHz ( period = 25.112 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.148 ns                ;
; N/A                                     ; 39.82 MHz ( period = 25.112 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.142 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.102 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.125 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.102 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.125 ns                ;
; N/A                                     ; 39.85 MHz ( period = 25.092 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.123 ns                ;
; N/A                                     ; 39.86 MHz ( period = 25.090 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.767 ns                ;
; N/A                                     ; 39.87 MHz ( period = 25.080 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 9.117 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.107 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.116 ns                ;
; N/A                                     ; 39.90 MHz ( period = 25.062 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.104 ns                ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.121 ns                ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.115 ns                ;
; N/A                                     ; 39.92 MHz ( period = 25.048 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 39.94 MHz ( period = 25.040 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.020 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.728 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.089 ns                ;
; N/A                                     ; 39.98 MHz ( period = 25.010 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.077 ns                ;
; N/A                                     ; 40.00 MHz ( period = 24.998 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.697 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.996 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 9.081 ns                ;
; N/A                                     ; 40.03 MHz ( period = 24.980 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.974 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.974 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 40.04 MHz ( period = 24.972 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.080 ns                ;
; N/A                                     ; 40.07 MHz ( period = 24.956 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 40.07 MHz ( period = 24.956 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.948 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.928 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.926 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 40.12 MHz ( period = 24.926 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 40.13 MHz ( period = 24.920 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 40.16 MHz ( period = 24.902 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.659 ns                ;
; N/A                                     ; 40.17 MHz ( period = 24.896 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.034 ns                ;
; N/A                                     ; 40.19 MHz ( period = 24.884 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.656 ns                ;
; N/A                                     ; 40.19 MHz ( period = 24.880 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.033 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.860 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.642 ns                ;
; N/A                                     ; 40.28 MHz ( period = 24.828 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.006 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.814 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 40.30 MHz ( period = 24.814 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.598 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.810 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.994 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.806 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.596 ns                ;
; N/A                                     ; 40.31 MHz ( period = 24.806 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.596 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.796 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 40.37 MHz ( period = 24.770 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.600 ns                ;
; N/A                                     ; 40.39 MHz ( period = 24.758 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.967 ns                ;
; N/A                                     ; 40.39 MHz ( period = 24.758 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 40.39 MHz ( period = 24.758 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.561 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.740 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.588 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.736 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 40.46 MHz ( period = 24.716 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.557 ns                ;
; N/A                                     ; 40.46 MHz ( period = 24.716 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 40.47 MHz ( period = 24.708 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.573 ns                ;
; N/A                                     ; 40.49 MHz ( period = 24.700 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.557 ns                ;
; N/A                                     ; 40.49 MHz ( period = 24.700 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.557 ns                ;
; N/A                                     ; 40.49 MHz ( period = 24.696 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.555 ns                ;
; N/A                                     ; 40.50 MHz ( period = 24.692 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.555 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.682 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.682 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.682 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.680 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 40.52 MHz ( period = 24.680 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.553 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.672 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 40.53 MHz ( period = 24.672 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.525 ns                ;
; N/A                                     ; 40.54 MHz ( period = 24.666 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.513 ns                ;
; N/A                                     ; 40.55 MHz ( period = 24.658 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 40.56 MHz ( period = 24.652 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.517 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.644 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.520 ns                ;
; N/A                                     ; 40.58 MHz ( period = 24.644 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.520 ns                ;
; N/A                                     ; 40.61 MHz ( period = 24.622 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 8.512 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.602 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 40.65 MHz ( period = 24.602 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 40.68 MHz ( period = 24.584 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.493 ns                ;
; N/A                                     ; 40.68 MHz ( period = 24.582 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.491 ns                ;
; N/A                                     ; 40.69 MHz ( period = 24.576 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 40.69 MHz ( period = 24.576 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.560 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.866 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.560 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.866 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.558 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.475 ns                ;
; N/A                                     ; 40.72 MHz ( period = 24.558 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.484 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.470 ns                ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.472 ns                ;
; N/A                                     ; 40.75 MHz ( period = 24.538 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 8.476 ns                ;
; N/A                                     ; 40.77 MHz ( period = 24.530 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.854 ns                ;
; N/A                                     ; 40.77 MHz ( period = 24.530 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.854 ns                ;
; N/A                                     ; 40.78 MHz ( period = 24.522 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.508 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.508 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 40.84 MHz ( period = 24.484 ns )                    ; mux_srcB:ALUSrcB|out[5] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.827 ns                ;
; N/A                                     ; 40.86 MHz ( period = 24.472 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 40.87 MHz ( period = 24.470 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.452 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.462 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.448 ns                ;
; N/A                                     ; 40.88 MHz ( period = 24.462 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.448 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; mux_srcB:ALUSrcB|out[2] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.407 ns                ;
; N/A                                     ; 40.91 MHz ( period = 24.444 ns )                    ; mux_srcB:ALUSrcB|out[6] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 40.92 MHz ( period = 24.438 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.429 ns                ;
; N/A                                     ; 40.96 MHz ( period = 24.414 ns )                    ; mux_srcB:ALUSrcB|out[5] ; UnidadeControle:CtrlUnit|state[6] ; clock      ; clock    ; None                        ; None                      ; 8.403 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 0.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[14]                     ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[17]                     ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[31]                     ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[25]                     ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[11]                     ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[6]                             ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[14]                     ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[15]                     ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 0.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[11]                     ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 0.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[29]                     ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mux_IorD:IorDMux|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[3]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mega_mux:MemToRegMux|out[12] ; clock      ; clock    ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[23]                     ; mux_srcB:ALUSrcB|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[11]                     ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[20]                     ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[17]                     ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[27]                     ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[3]                            ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[8]                      ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[13]                     ; mega_mux:MemToRegMux|out[13] ; clock      ; clock    ; None                       ; None                       ; 1.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[15]                     ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mux_IorD:IorDMux|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[4]                      ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mega_mux:MemToRegMux|out[2]  ; clock      ; clock    ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[19]                     ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[30]                     ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[9]                      ; mux_srcB:ALUSrcB|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[24]                     ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[26]                     ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mega_mux:MemToRegMux|out[5]  ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[6]                      ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_srcB:ALUSrcB|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[23]                           ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[25]                     ; mux_srcB:ALUSrcB|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mux_IorD:IorDMux|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[4]                      ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[7]                      ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[6]                            ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[8]                      ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_IorD:IorDMux|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[8]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[26]                     ; mux_srcB:ALUSrcB|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[0]                    ; mux_IorD:IorDMux|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[12]                     ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|IorD[1]                    ; mux_IorD:IorDMux|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 2.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mux_srcB:ALUSrcB|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[2]                      ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[23]                     ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[12] ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr25_21[2]                          ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[4]                           ; mux_IorD:IorDMux|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[22]                     ; mega_mux:MemToRegMux|out[22] ; clock      ; clock    ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[1]                ; mega_mux:MemToRegMux|out[6]  ; clock      ; clock    ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[29]                           ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 2.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[9]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mux_srcB:ALUSrcB|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mega_mux:MemToRegMux|out[3]  ; clock      ; clock    ; None                       ; None                       ; 2.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 6.071 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A   ; None         ; 6.046 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A   ; None         ; 5.952 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A   ; None         ; 5.635 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A   ; None         ; 5.287 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A   ; None         ; 4.959 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A   ; None         ; 4.876 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A   ; None         ; 4.876 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A   ; None         ; 4.623 ns   ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A   ; None         ; 4.621 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A   ; None         ; 4.493 ns   ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A   ; None         ; 4.028 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A   ; None         ; 3.944 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A   ; None         ; 3.944 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A   ; None         ; 3.785 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A   ; None         ; 3.767 ns   ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A   ; None         ; 3.760 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A   ; None         ; 3.760 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A   ; None         ; 3.627 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A   ; None         ; 3.612 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A   ; None         ; 3.508 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A   ; None         ; 3.332 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A   ; None         ; 3.195 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A   ; None         ; 3.068 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A   ; None         ; 2.945 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A   ; None         ; 2.831 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A   ; None         ; 2.791 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A   ; None         ; 2.772 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A   ; None         ; 2.735 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A   ; None         ; 2.520 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A   ; None         ; 2.492 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A   ; None         ; 2.490 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 2.490 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 2.248 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A   ; None         ; 2.205 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A   ; None         ; 2.201 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 2.077 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A   ; None         ; 1.941 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 1.941 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 1.882 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A   ; None         ; 1.839 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 1.812 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A   ; None         ; 1.774 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 1.482 ns   ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A   ; None         ; 1.157 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A   ; None         ; 0.758 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                     ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+
; N/A                                     ; None                                                ; 16.800 ns  ; mux_srcB:ALUSrcB|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.707 ns  ; mux_srcB:ALUSrcB|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.704 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.611 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.602 ns  ; mux_srcA:ALUSrcA|out[1]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.598 ns  ; mux_srcB:ALUSrcB|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.576 ns  ; mux_srcA:ALUSrcA|out[0]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.506 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.505 ns  ; mux_srcB:ALUSrcB|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.480 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.404 ns  ; mux_srcB:ALUSrcB|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.400 ns  ; mux_srcA:ALUSrcA|out[1]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.374 ns  ; mux_srcA:ALUSrcA|out[0]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.347 ns  ; mux_srcB:ALUSrcB|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.308 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.251 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.237 ns  ; mux_srcB:ALUSrcB|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.202 ns  ; mux_srcB:ALUSrcB|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.187 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.145 ns  ; mux_srcB:ALUSrcB|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.144 ns  ; mux_srcB:ALUSrcB|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.143 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.094 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.050 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 16.039 ns  ; mux_srcA:ALUSrcA|out[1]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.013 ns  ; mux_srcA:ALUSrcA|out[0]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 16.004 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.996 ns  ; mux_srcB:ALUSrcB|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.989 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.989 ns  ; mux_srcB:ALUSrcB|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.963 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.945 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.919 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.911 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.908 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.908 ns  ; mux_srcB:ALUSrcB|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.905 ns  ; mux_srcB:ALUSrcB|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.900 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.899 ns  ; mux_srcB:ALUSrcB|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.893 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.869 ns  ; mux_srcA:ALUSrcA|out[3]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.858 ns  ; mux_srcA:ALUSrcA|out[2]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.841 ns  ; mux_srcB:ALUSrcB|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.829 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.815 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.812 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.809 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.803 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.794 ns  ; mux_srcB:ALUSrcB|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.794 ns  ; mux_srcB:ALUSrcB|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.791 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.787 ns  ; mux_srcB:ALUSrcB|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.784 ns  ; mux_srcB:ALUSrcB|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.781 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.780 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.778 ns  ; mux_srcA:ALUSrcA|out[5]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.773 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.762 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.747 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.736 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.734 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.710 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.706 ns  ; mux_srcB:ALUSrcB|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.703 ns  ; mux_srcB:ALUSrcB|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.698 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.697 ns  ; mux_srcB:ALUSrcB|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.690 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.688 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.684 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.682 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.671 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.667 ns  ; mux_srcA:ALUSrcA|out[3]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.660 ns  ; mux_srcB:ALUSrcB|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.656 ns  ; mux_srcA:ALUSrcA|out[2]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.631 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.612 ns  ; mux_srcA:ALUSrcA|out[6]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.608 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.605 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.592 ns  ; mux_srcB:ALUSrcB|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.578 ns  ; mux_srcB:ALUSrcB|out[1]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.577 ns  ; mux_srcA:ALUSrcA|out[7]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.576 ns  ; mux_srcA:ALUSrcA|out[5]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.564 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.557 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.551 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.516 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.512 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.491 ns  ; mux_srcA:ALUSrcA|out[9]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.481 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.473 ns  ; mux_srcA:ALUSrcA|out[1]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.471 ns  ; mux_srcA:ALUSrcA|out[4]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.458 ns  ; mux_srcB:ALUSrcB|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.455 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.447 ns  ; mux_srcA:ALUSrcA|out[0]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.433 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.433 ns  ; mux_srcB:ALUSrcB|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.426 ns  ; mux_srcB:ALUSrcB|out[6]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; mux_srcA:ALUSrcA|out[6]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; mux_srcB:ALUSrcB|out[11] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.395 ns  ; mux_srcA:ALUSrcA|out[9]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.383 ns  ; mux_srcA:ALUSrcA|out[10] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.376 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; mux_srcA:ALUSrcA|out[7]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.375 ns  ; mux_srcA:ALUSrcA|out[4]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.345 ns  ; mux_srcB:ALUSrcB|out[8]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; mux_srcB:ALUSrcB|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.339 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.336 ns  ; mux_srcB:ALUSrcB|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.332 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.328 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.306 ns  ; mux_srcB:ALUSrcB|out[11] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.306 ns  ; mux_srcA:ALUSrcA|out[3]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; mux_srcB:ALUSrcB|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; mux_srcA:ALUSrcA|out[2]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.292 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.289 ns  ; mux_srcA:ALUSrcA|out[9]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.287 ns  ; mux_srcA:ALUSrcA|out[10] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.286 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.275 ns  ; mux_srcB:ALUSrcB|out[5]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; mux_srcA:ALUSrcA|out[4]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.263 ns  ; mux_srcB:ALUSrcB|out[18] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.251 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.248 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.245 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.242 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.231 ns  ; mux_srcB:ALUSrcB|out[10] ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.218 ns  ; mux_srcB:ALUSrcB|out[3]  ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.215 ns  ; mux_srcA:ALUSrcA|out[5]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.201 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.200 ns  ; mux_srcB:ALUSrcB|out[11] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.200 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.193 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; mux_srcA:ALUSrcA|out[10] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; mux_srcB:ALUSrcB|out[18] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.166 ns  ; mux_srcB:ALUSrcB|out[15] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.165 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.137 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.137 ns  ; mux_srcA:ALUSrcA|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; mux_srcA:ALUSrcA|out[8]  ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.121 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.112 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.108 ns  ; mux_srcB:ALUSrcB|out[14] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; mux_srcB:ALUSrcB|out[12] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.103 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; mux_srcB:ALUSrcB|out[9]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.073 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.062 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; mux_srcB:ALUSrcB|out[18] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.049 ns  ; mux_srcA:ALUSrcA|out[6]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.047 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.041 ns  ; mux_srcA:ALUSrcA|out[12] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; mux_srcA:ALUSrcA|out[8]  ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.025 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.020 ns  ; mux_srcB:ALUSrcB|out[13] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.018 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.018 ns  ; mux_srcA:ALUSrcA|out[13] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; mux_srcB:ALUSrcB|out[15] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.016 ns  ; mux_srcA:ALUSrcA|out[17] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; mux_srcA:ALUSrcA|out[7]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.013 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; mux_srcB:ALUSrcB|out[14] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.008 ns  ; mux_srcB:ALUSrcB|out[12] ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.007 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.003 ns  ; mux_srcB:ALUSrcB|out[9]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 14.998 ns  ; mux_srcB:ALUSrcB|out[10] ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 14.982 ns  ; mux_srcA:ALUSrcA|out[5]  ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 14.977 ns  ; mux_srcA:ALUSrcA|out[3]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 14.977 ns  ; mux_srcB:ALUSrcB|out[2]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 14.970 ns  ; mux_srcB:ALUSrcB|out[6]  ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 14.966 ns  ; mux_srcA:ALUSrcA|out[2]  ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 14.964 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 14.958 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 14.955 ns  ; mux_srcA:ALUSrcA|out[6]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 14.937 ns  ; mux_srcB:ALUSrcB|out[8]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.935 ns  ; mux_srcA:ALUSrcA|out[12] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.934 ns  ; mux_srcB:ALUSrcB|out[7]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.929 ns  ; mux_srcA:ALUSrcA|out[8]  ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.928 ns  ; mux_srcB:ALUSrcB|out[4]  ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.928 ns  ; mux_srcA:ALUSrcA|out[9]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 14.920 ns  ; mux_srcA:ALUSrcA|out[7]  ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 14.914 ns  ; mux_srcB:ALUSrcB|out[13] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.911 ns  ; mux_srcB:ALUSrcB|out[0]  ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 14.910 ns  ; mux_srcB:ALUSrcB|out[15] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.908 ns  ; mux_srcA:ALUSrcA|out[4]  ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 14.906 ns  ; mux_srcB:ALUSrcB|out[14] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; mux_srcB:ALUSrcB|out[12] ; LessThan   ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                          ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -0.519 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A           ; None        ; -0.918 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A           ; None        ; -1.243 ns ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A           ; None        ; -1.535 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -1.573 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A           ; None        ; -1.600 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -1.643 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A           ; None        ; -1.702 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -1.702 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -1.838 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A           ; None        ; -1.962 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -1.966 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A           ; None        ; -2.009 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A           ; None        ; -2.251 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -2.251 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -2.253 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A           ; None        ; -2.281 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A           ; None        ; -2.496 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A           ; None        ; -2.533 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A           ; None        ; -2.552 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A           ; None        ; -2.592 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A           ; None        ; -2.706 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A           ; None        ; -2.829 ns ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A           ; None        ; -2.956 ns ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A           ; None        ; -3.093 ns ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A           ; None        ; -3.269 ns ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A           ; None        ; -3.373 ns ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A           ; None        ; -3.388 ns ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A           ; None        ; -3.521 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A           ; None        ; -3.521 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A           ; None        ; -3.528 ns ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A           ; None        ; -3.546 ns ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A           ; None        ; -3.705 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A           ; None        ; -3.705 ns ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A           ; None        ; -3.789 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A           ; None        ; -4.254 ns ; reset ; UnidadeControle:CtrlUnit|AWrite        ; clock    ;
; N/A           ; None        ; -4.382 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A           ; None        ; -4.384 ns ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A           ; None        ; -4.637 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A           ; None        ; -4.637 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A           ; None        ; -4.720 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A           ; None        ; -5.048 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A           ; None        ; -5.396 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A           ; None        ; -5.713 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A           ; None        ; -5.807 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A           ; None        ; -5.832 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 07:12:33 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[0]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[1]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[2]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[3]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[4]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[5]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[6]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected gated clock "mux_IorD:IorDMux|Mux8~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[2]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
Info: Clock "clock" has Internal fmax of 38.36 MHz between source register "mux_srcB:ALUSrcB|out[0]" and destination register "Registrador:PC|Saida[6]" (period= 26.066 ns)
    Info: + Longest register to register delay is 9.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.250 ns) + CELL(0.154 ns) = 0.404 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[1]~23'
        Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.652 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[1]~0'
        Info: 4: + IC(0.508 ns) + CELL(0.053 ns) = 1.213 ns; Loc. = LCCOMB_X26_Y16_N10; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~19'
        Info: 5: + IC(0.200 ns) + CELL(0.053 ns) = 1.466 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[3]~1'
        Info: 6: + IC(0.221 ns) + CELL(0.053 ns) = 1.740 ns; Loc. = LCCOMB_X26_Y16_N2; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[5]~2'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 2.166 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~3'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.440 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~4'
        Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 2.712 ns; Loc. = LCCOMB_X26_Y16_N30; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~5'
        Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~6'
        Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 3.244 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~7'
        Info: 12: + IC(0.489 ns) + CELL(0.053 ns) = 3.786 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~8'
        Info: 13: + IC(0.228 ns) + CELL(0.053 ns) = 4.067 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~9'
        Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 4.328 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~10'
        Info: 15: + IC(0.801 ns) + CELL(0.053 ns) = 5.182 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ALU|Mux9~1'
        Info: 16: + IC(0.308 ns) + CELL(0.053 ns) = 5.543 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~5'
        Info: 17: + IC(0.216 ns) + CELL(0.053 ns) = 5.812 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 18: + IC(0.622 ns) + CELL(0.272 ns) = 6.706 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 19: + IC(0.555 ns) + CELL(0.053 ns) = 7.314 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8'
        Info: 20: + IC(0.242 ns) + CELL(0.053 ns) = 7.609 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 14; COMB Node = 'PCWCtrl~0DUPLICATE'
        Info: 21: + IC(0.878 ns) + CELL(0.746 ns) = 9.233 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
        Info: Total cell delay = 2.073 ns ( 22.45 % )
        Info: Total interconnect delay = 7.160 ns ( 77.55 % )
    Info: - Smallest clock skew is -3.710 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1415; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
        Info: - Longest clock path from clock "clock" to source register is 6.175 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.129 ns) + CELL(0.712 ns) = 2.695 ns; Loc. = LCFF_X17_Y10_N27; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(0.948 ns) + CELL(0.228 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.361 ns) + CELL(0.000 ns) = 5.232 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.175 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
            Info: Total cell delay = 1.847 ns ( 29.91 % )
            Info: Total interconnect delay = 4.328 ns ( 70.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:PC|Saida[6]" and destination pin or register "mega_mux:MemToRegMux|out[6]" for clock "clock" (Hold time is 2.85 ns)
    Info: + Largest clock skew is 3.861 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.326 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.039 ns) + CELL(0.712 ns) = 2.605 ns; Loc. = LCFF_X9_Y10_N31; Fanout = 19; REG Node = 'UnidadeControle:CtrlUnit|MemToReg[3]'
            Info: 3: + IC(0.767 ns) + CELL(0.225 ns) = 3.597 ns; Loc. = LCCOMB_X18_Y10_N20; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux32~0'
            Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.394 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'mega_mux:MemToRegMux|Mux32~0clkctrl'
            Info: 5: + IC(0.879 ns) + CELL(0.053 ns) = 6.326 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[6]'
            Info: Total cell delay = 1.844 ns ( 29.15 % )
            Info: Total interconnect delay = 4.482 ns ( 70.85 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.465 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1415; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
            Info: Total cell delay = 1.472 ns ( 59.72 % )
            Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N25; Fanout = 4; REG Node = 'Registrador:PC|Saida[6]'
        Info: 2: + IC(0.225 ns) + CELL(0.225 ns) = 0.450 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux6~1'
        Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 0.917 ns; Loc. = LCCOMB_X18_Y10_N30; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[6]'
        Info: Total cell delay = 0.453 ns ( 49.40 % )
        Info: Total interconnect delay = 0.464 ns ( 50.60 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "UnidadeControle:CtrlUnit|IorD[2]" (data pin = "reset", clock pin = "clock") is 6.071 ns
    Info: + Longest pin to register delay is 8.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 25; PIN Node = 'reset'
        Info: 2: + IC(4.664 ns) + CELL(0.225 ns) = 5.763 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|IorD[1]~0'
        Info: 3: + IC(0.816 ns) + CELL(0.154 ns) = 6.733 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 3; COMB Node = 'UnidadeControle:CtrlUnit|IorD[1]~2'
        Info: 4: + IC(1.029 ns) + CELL(0.746 ns) = 8.508 ns; Loc. = LCFF_X11_Y10_N17; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit|IorD[2]'
        Info: Total cell delay = 1.999 ns ( 23.50 % )
        Info: Total interconnect delay = 6.509 ns ( 76.50 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.527 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.055 ns) + CELL(0.618 ns) = 2.527 ns; Loc. = LCFF_X11_Y10_N17; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit|IorD[2]'
        Info: Total cell delay = 1.472 ns ( 58.25 % )
        Info: Total interconnect delay = 1.055 ns ( 41.75 % )
Info: tco from clock "clock" to destination pin "Zero" through register "mux_srcB:ALUSrcB|out[0]" is 16.800 ns
    Info: + Longest clock path from clock "clock" to source register is 6.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.129 ns) + CELL(0.712 ns) = 2.695 ns; Loc. = LCFF_X17_Y10_N27; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(0.948 ns) + CELL(0.228 ns) = 3.871 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.361 ns) + CELL(0.000 ns) = 5.232 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.175 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: Total cell delay = 1.847 ns ( 29.91 % )
        Info: Total interconnect delay = 4.328 ns ( 70.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.250 ns) + CELL(0.154 ns) = 0.404 ns; Loc. = LCCOMB_X29_Y16_N14; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[1]~23'
        Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.652 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[1]~0'
        Info: 4: + IC(0.508 ns) + CELL(0.053 ns) = 1.213 ns; Loc. = LCCOMB_X26_Y16_N10; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[3]~19'
        Info: 5: + IC(0.200 ns) + CELL(0.053 ns) = 1.466 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[3]~1'
        Info: 6: + IC(0.221 ns) + CELL(0.053 ns) = 1.740 ns; Loc. = LCCOMB_X26_Y16_N2; Fanout = 4; COMB Node = 'Ula32:ALU|carry_temp[5]~2'
        Info: 7: + IC(0.373 ns) + CELL(0.053 ns) = 2.166 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~3'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 2.440 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~4'
        Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 2.712 ns; Loc. = LCCOMB_X26_Y16_N30; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~5'
        Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 2.976 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~6'
        Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 3.244 ns; Loc. = LCCOMB_X26_Y16_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~7'
        Info: 12: + IC(0.489 ns) + CELL(0.053 ns) = 3.786 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~8'
        Info: 13: + IC(0.228 ns) + CELL(0.053 ns) = 4.067 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~9'
        Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 4.328 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~10'
        Info: 15: + IC(0.801 ns) + CELL(0.053 ns) = 5.182 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 3; COMB Node = 'Ula32:ALU|Mux9~1'
        Info: 16: + IC(0.308 ns) + CELL(0.053 ns) = 5.543 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 1; COMB Node = 'Ula32:ALU|Equal0~5'
        Info: 17: + IC(0.216 ns) + CELL(0.053 ns) = 5.812 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~6'
        Info: 18: + IC(0.622 ns) + CELL(0.272 ns) = 6.706 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'Ula32:ALU|Equal0~7'
        Info: 19: + IC(0.555 ns) + CELL(0.053 ns) = 7.314 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 4; COMB Node = 'Ula32:ALU|Equal0~8'
        Info: 20: + IC(1.349 ns) + CELL(1.962 ns) = 10.625 ns; Loc. = PIN_AB9; Fanout = 0; PIN Node = 'Zero'
        Info: Total cell delay = 3.236 ns ( 30.46 % )
        Info: Total interconnect delay = 7.389 ns ( 69.54 % )
Info: th for register "UnidadeControle:CtrlUnit|ALUorMem" (data pin = "reset", clock pin = "clock") is -0.519 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1415; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X17_Y11_N9; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUorMem'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.135 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 25; PIN Node = 'reset'
        Info: 2: + IC(1.515 ns) + CELL(0.746 ns) = 3.135 ns; Loc. = LCFF_X17_Y11_N9; Fanout = 34; REG Node = 'UnidadeControle:CtrlUnit|ALUorMem'
        Info: Total cell delay = 1.620 ns ( 51.67 % )
        Info: Total interconnect delay = 1.515 ns ( 48.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Sat May 18 07:12:34 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


