{"vcs1":{"timestamp_begin":1678049703.211964265, "rt":0.40, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1678049703.670247306, "rt":0.38, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1678049704.100136265, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678049702.927189184}
{"VCS_COMP_START_TIME": 1678049702.927189184}
{"VCS_COMP_END_TIME": 1678049704.367490421}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338612}}
{"stitch_vcselab": {"peak_mem": 239024}}
