# MIPS32-Verilog-Project
Verilog HDL Project 

5 stage Pipelined MIPS32 processor 

Referenced From the NPTEL course "Hardware modeling Using Verilog" 

by Dr.Indranil Sen from IITKGP.
