// SPDX-License-Identifier: GPL-2.0
/*
 * RZ/V2H CPG driver
 *
 * Copyright (C) 2022 Renesas Electronics Corp.
 */

#include <linux/clk-provider.h>
#include <linux/device.h>
#include <linux/init.h>
#include <linux/kernel.h>

#include <dt-bindings/clock/r9a09g057-cpg.h>

#include "rzg2l-cpg.h"

enum clk_pll {
	PLLCM33,
	PLLCLN,
	PLLDTY,
	PLLCA55,
	PLLVDO,
	PLLETH,
	PLLDSI,
	PLLDDR0,
	PLLDDR1,
	PLLGPU,
	PLLDRP,
};

/* n is index of pll clock */
#define RZV2H_CPG_SAMPLL_CLK1(n)      (0x04 + (0x20 * n))
#define RZV2H_CPG_SAMPLL_CLK2(n)      (0x08 + (0x20 * n))

#define RZ_V2H_PLL_CONF(n)  (RZV2H_CPG_SAMPLL_CLK1(n) << 22 | \
			     RZV2H_CPG_SAMPLL_CLK2(n) << 12)

enum clk_ids {
	/* Core Clock Outputs exported to DT */
	LAST_DT_CORE_CLK = R9A09G057_MAINCLK,

	/* External Input Clocks */
	CLK_EXTAL,
	CLK_ET0_TXC_TX_CLK,
	CLK_ET0_RXC_RX_CLK,
	CLK_ET1_TXC_TX_CLK,
	CLK_ET1_RXC_RX_CLK,

	/* Internal Core Clocks */
	CLK_MAIN_DIV2,
	CLK_MAIN_DIV4,
	CLK_MAIN_DIV8,
	CLK_MAIN_DIV16,
	CLK_MAIN_DIV512,
	CLK_PLLCM33,
	CLK_PLLCM33_DIV2,
	CLK_PLLCM33_DIV3,
	CLK_PLLCM33_DIV4,
	CLK_PLLCM33_DIV5,
	CLK_PLLCM33_DIV16,
	CLK_PLLCM33_DIV32,
	CLK_PLLCLN,
	CLK_PLLCLN_DIV2,
	CLK_PLLCLN_DIV4,
	CLK_PLLCLN_DIV8,
	CLK_PLLCLN_DIV16,
	CLK_PLLCLN_DIV20,
	CLK_PLLCLN_DIV32,
	CLK_PLLCLN_DIV64,
	CLK_PLLCLN_DIV256,
	CLK_PLLCLN_DIV1024,
	CLK_PLLDTY,
	CLK_PLLDTY_ACPU,
	CLK_PLLDTY_ACPU_DIV2,
	CLK_PLLDTY_ACPU_DIV4,
	CLK_PLLDTY_ACPU_DIV8,
	CLK_PLLDTY_DIV4,
	CLK_PLLDTY_DIV8,
	CLK_PLLDTY_DIV16,
	CLK_PLLETH,
	CLK_PLLETH_DIV4,
	CLK_PLLETH_DIV4_DIV2,
	CLK_PLLETH_GBE0,
	CLK_PLLETH_GBE1,
	CLK_SMUX2_GBE0_TXCLK,
	CLK_SMUX2_GBE0_RXCLK,
	CLK_SMUX2_GBE1_TXCLK,
	CLK_SMUX2_GBE1_RXCLK,

	/* Module Clocks */
	MOD_CLK_BASE,
};

static const struct clk_div_table dtable_2_64[] = {
	{0, 2},
	{1, 4},
	{2, 8},
	{3, 16},
	{4, 64},
	{0, 0},
};

static const struct clk_div_table dtable_2_100[] = {
	{0, 2},
	{1, 10},
	{2, 100},
};

/* Mux clock tables */
static const char * const smux2_gbe0_txclk[] = { ".plleth_gbe0", "et0_txc_tx_clk" };
static const char * const smux2_gbe0_rxclk[] = { ".plleth_gbe0", "et0_rxc_rx_clk" };
static const char * const smux2_gbe1_txclk[] = { ".plleth_gbe1", "et1_txc_tx_clk" };
static const char * const smux2_gbe1_rxclk[] = { ".plleth_gbe1", "et1_rxc_rx_clk" };

static const struct cpg_core_clk r9a09g057_core_clks[] __initconst = {
	/* External Clock Inputs */
	DEF_INPUT("extal", CLK_EXTAL),
	DEF_INPUT("et0_txc_tx_clk", CLK_ET0_TXC_TX_CLK),
	DEF_INPUT("et0_rxc_rx_clk", CLK_ET0_RXC_RX_CLK),
	DEF_INPUT("et1_txc_tx_clk", CLK_ET1_TXC_TX_CLK),
	DEF_INPUT("et1_rxc_rx_clk", CLK_ET1_RXC_RX_CLK),

	/* Internal Core Clocks */
	DEF_FIXED(".main", R9A09G057_MAINCLK, CLK_EXTAL, 1, 1),
	DEF_FIXED(".main_fdiv2", CLK_MAIN_DIV2, CLK_EXTAL, 1, 2),
	DEF_FIXED(".main_fdiv4", CLK_MAIN_DIV4, CLK_EXTAL, 1, 4),
	DEF_FIXED(".main_fdiv8", CLK_MAIN_DIV8, CLK_EXTAL, 1, 8),
	DEF_FIXED(".main_fdiv16", CLK_MAIN_DIV16, CLK_EXTAL, 1, 16),
	DEF_FIXED(".main_fdiv512", CLK_MAIN_DIV512, CLK_EXTAL, 1, 512),
	DEF_SAMPLL(".pllcm33", CLK_PLLCM33, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLCM33)),
	DEF_FIXED(".pllcm33_div2", CLK_PLLCM33_DIV2, CLK_PLLCM33, 1, 2),
	DEF_FIXED(".pllcm33_div3", CLK_PLLCM33_DIV3, CLK_PLLCM33, 1, 3),
	DEF_FIXED(".pllcm33_div4", CLK_PLLCM33_DIV4, CLK_PLLCM33, 1, 4),
	DEF_FIXED(".pllcm33_div5", CLK_PLLCM33_DIV5, CLK_PLLCM33, 1, 5),
	DEF_FIXED(".pllcm33_div16", CLK_PLLCM33_DIV16, CLK_PLLCM33, 1, 16),
	DEF_FIXED(".pllcm33_div32", CLK_PLLCM33_DIV32, CLK_PLLCM33, 1, 32),
	DEF_SAMPLL(".pllcln", CLK_PLLCLN, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLCLN)),
	DEF_FIXED(".pllcln_div2", CLK_PLLCLN_DIV2, CLK_PLLCLN, 1, 2),
	DEF_FIXED(".pllcln_div4", CLK_PLLCLN_DIV4, CLK_PLLCLN, 1, 4),
	DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8),
	DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16),
	DEF_FIXED(".pllcln_div20", CLK_PLLCLN_DIV20, CLK_PLLCLN, 1, 20),
	DEF_FIXED(".pllcln_div32", CLK_PLLCLN_DIV32, CLK_PLLCLN, 1, 32),
	DEF_FIXED(".pllcln_div64", CLK_PLLCLN_DIV64, CLK_PLLCLN, 1, 64),
	DEF_FIXED(".pllcln_div256", CLK_PLLCLN_DIV256, CLK_PLLCLN, 1, 256),
	DEF_FIXED(".pllcln_div1024", CLK_PLLCLN_DIV1024, CLK_PLLCLN, 1, 1024),
	DEF_SAMPLL(".plldty", CLK_PLLDTY, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLDTY)),
	DEF_DIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY,
		CDDIV0_DIVCTL2, dtable_2_64, CLK_DIVIDER_HIWORD_MASK),
	DEF_FIXED(".plldty_acpu_div2", CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU, 1, 2),
	DEF_FIXED(".plldty_acpu_div4", CLK_PLLDTY_ACPU_DIV4, CLK_PLLDTY_ACPU, 1, 4),
	DEF_FIXED(".plldty_acpu_div8", CLK_PLLDTY_ACPU_DIV8, CLK_PLLDTY_ACPU, 1, 8),
	DEF_FIXED(".plldty_div4", CLK_PLLDTY_DIV4, CLK_PLLDTY, 1, 4),
	DEF_FIXED(".plldty_div8", CLK_PLLDTY_DIV8, CLK_PLLDTY, 1, 8),
	DEF_FIXED(".plldty_div16", CLK_PLLDTY_DIV16, CLK_PLLDTY, 1, 16),
	DEF_SAMPLL(".plleth", CLK_PLLETH, CLK_EXTAL, RZ_V2H_PLL_CONF(PLLETH)),
	DEF_FIXED(".plleth_div4", CLK_PLLETH_DIV4, CLK_PLLETH, 1, 4),
	DEF_FIXED(".plleth_div4_div2", CLK_PLLETH_DIV4_DIV2, CLK_PLLETH_DIV4, 1, 2),
	DEF_DIV(".plleth_gbe0", CLK_PLLETH_GBE0, CLK_PLLETH_DIV4,
		CSDIV0_DIVCTL0, dtable_2_100, CLK_DIVIDER_HIWORD_MASK),
	DEF_DIV(".plleth_gbe1", CLK_PLLETH_GBE1, CLK_PLLETH_DIV4,
		CSDIV0_DIVCTL1, dtable_2_100, CLK_DIVIDER_HIWORD_MASK),
	DEF_MUX(".smux2_gbe0_txclk", CLK_SMUX2_GBE0_TXCLK, SSEL0_SELCTL2,
		smux2_gbe0_txclk, ARRAY_SIZE(smux2_gbe0_txclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe0_rxclk", CLK_SMUX2_GBE0_RXCLK, SSEL0_SELCTL3,
		smux2_gbe0_rxclk, ARRAY_SIZE(smux2_gbe0_rxclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe1_txclk", CLK_SMUX2_GBE1_TXCLK, SSEL1_SELCTL0,
		smux2_gbe1_txclk, ARRAY_SIZE(smux2_gbe0_txclk), 0, CLK_MUX_HIWORD_MASK),
	DEF_MUX(".smux2_gbe1_rxclk", CLK_SMUX2_GBE1_RXCLK, SSEL1_SELCTL1,
		smux2_gbe1_rxclk, ARRAY_SIZE(smux2_gbe0_rxclk), 0, CLK_MUX_HIWORD_MASK),
};

static struct rzg2l_mod_clk r9a09g057_mod_clks[] = {
	DEF_MOD("gic",			R9A09G057_GIC_GICCLK, CLK_PLLDTY_ACPU_DIV4,
					0x604, 3, 0),
	DEF_MOD("rsci0_pclk",		R9A09G057_RSCI0_PCLK, CLK_PLLCM33_DIV16,
					0x614, 13, 0),
	DEF_MOD("rsci0_tclk",		R9A09G057_RSCI0_TCLK, CLK_PLLCM33_DIV16,
					0x614, 14, 0),
	DEF_MOD("rsci0_ps_ps3_n",	R9A09G057_RSCI0_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x614, 15, 0),
	DEF_MOD("rsci0_ps_ps2_n",	R9A09G057_RSCI0_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 0, 0),
	DEF_MOD("rsci0_ps_ps1_n",	R9A09G057_RSCI0_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 1, 0),
	DEF_MOD("rsci1_pclk",		R9A09G057_RSCI1_PCLK, CLK_PLLCM33_DIV16,
					0x618, 2, 0),
	DEF_MOD("rsci1_tclk",		R9A09G057_RSCI1_TCLK, CLK_PLLCM33_DIV16,
					0x618, 3, 0),
	DEF_MOD("rsci1_ps_ps3_n",	R9A09G057_RSCI1_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 4, 0),
	DEF_MOD("rsci1_ps_ps2_n",	R9A09G057_RSCI1_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 5, 0),
	DEF_MOD("rsci1_ps_ps1_n",	R9A09G057_RSCI1_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 6, 0),
	DEF_MOD("rsci2_pclk",		R9A09G057_RSCI2_PCLK, CLK_PLLCM33_DIV16,
					0x618, 7, 0),
	DEF_MOD("rsci2_tclk",		R9A09G057_RSCI2_TCLK, CLK_PLLCM33_DIV16,
					0x618, 8, 0),
	DEF_MOD("rsci2_ps_ps3_n",	R9A09G057_RSCI2_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 9, 0),
	DEF_MOD("rsci2_ps_ps2_n",	R9A09G057_RSCI2_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 10, 0),
	DEF_MOD("rsci2_ps_ps1_n",	R9A09G057_RSCI2_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x618, 11, 0),
	DEF_MOD("rsci3_pclk",		R9A09G057_RSCI3_PCLK, CLK_PLLCM33_DIV16,
					0x618, 12, 0),
	DEF_MOD("rsci3_tclk",		R9A09G057_RSCI3_TCLK, CLK_PLLCM33_DIV16,
					0x618, 13, 0),
	DEF_MOD("rsci3_ps_ps3_n",	R9A09G057_RSCI3_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x618, 14, 0),
	DEF_MOD("rsci3_ps_ps2_n",	R9A09G057_RSCI3_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x618, 15, 0),
	DEF_MOD("rsci3_ps_ps1_n",	R9A09G057_RSCI3_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 0, 0),
	DEF_MOD("rsci4_pclk",		R9A09G057_RSCI4_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 1, 0),
	DEF_MOD("rsci4_tclk",		R9A09G057_RSCI4_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 2, 0),
	DEF_MOD("rsci4_ps_ps3_n",	R9A09G057_RSCI4_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 3, 0),
	DEF_MOD("rsci4_ps_ps2_n",	R9A09G057_RSCI4_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 4, 0),
	DEF_MOD("rsci4_ps_ps1_n",	R9A09G057_RSCI4_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 5, 0),
	DEF_MOD("rsci5_pclk",		R9A09G057_RSCI5_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 6, 0),
	DEF_MOD("rsci5_tclk",		R9A09G057_RSCI5_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 7, 0),
	DEF_MOD("rsci5_ps_ps3_n",	R9A09G057_RSCI5_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 8, 0),
	DEF_MOD("rsci5_ps_ps2_n",	R9A09G057_RSCI5_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 9, 0),
	DEF_MOD("rsci5_ps_ps1_n",	R9A09G057_RSCI5_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 10, 0),
	DEF_MOD("rsci6_pclk",		R9A09G057_RSCI6_PCLK, CLK_PLLCM33_DIV16,
					0x61C, 11, 0),
	DEF_MOD("rsci6_tclk",		R9A09G057_RSCI6_TCLK, CLK_PLLCM33_DIV16,
					0x61C, 12, 0),
	DEF_MOD("rsci6_ps_ps3_n",	R9A09G057_RSCI6_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x61C, 13, 0),
	DEF_MOD("rsci6_ps_ps2_n",	R9A09G057_RSCI6_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x61C, 14, 0),
	DEF_MOD("rsci6_ps_ps1_n",	R9A09G057_RSCI6_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x61C, 15, 0),
	DEF_MOD("rsci7_pclk",		R9A09G057_RSCI7_PCLK, CLK_PLLCM33_DIV16,
					0x620, 0, 0),
	DEF_MOD("rsci7_tclk",		R9A09G057_RSCI7_TCLK, CLK_PLLCM33_DIV16,
					0x620, 1, 0),
	DEF_MOD("rsci7_ps_ps3_n",	R9A09G057_RSCI7_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 2, 0),
	DEF_MOD("rsci7_ps_ps2_n",	R9A09G057_RSCI7_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 3, 0),
	DEF_MOD("rsci7_ps_ps1_n",	R9A09G057_RSCI7_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 4, 0),
	DEF_MOD("rsci8_pclk",		R9A09G057_RSCI8_PCLK, CLK_PLLCM33_DIV16,
					0x620, 5, 0),
	DEF_MOD("rsci8_tclk",		R9A09G057_RSCI8_TCLK, CLK_PLLCM33_DIV16,
					0x620, 6, 0),
	DEF_MOD("rsci8_ps_ps3_n",	R9A09G057_RSCI8_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 7, 0),
	DEF_MOD("rsci8_ps_ps2_n",	R9A09G057_RSCI8_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 8, 0),
	DEF_MOD("rsci8_ps_ps1_n",	R9A09G057_RSCI8_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 9, 0),
	DEF_MOD("rsci9_pclk",		R9A09G057_RSCI9_PCLK, CLK_PLLCM33_DIV16,
					0x620, 10, 0),
	DEF_MOD("rsci9_tclk",		R9A09G057_RSCI9_TCLK, CLK_PLLCM33_DIV16,
					0x620, 11, 0),
	DEF_MOD("rsci9_ps_ps3_n",	R9A09G057_RSCI9_PS_PS3_N, CLK_PLLCLN_DIV1024,
					0x620, 12, 0),
	DEF_MOD("rsci9_ps_ps2_n",	R9A09G057_RSCI9_PS_PS2_N, CLK_PLLCLN_DIV256,
					0x620, 13, 0),
	DEF_MOD("rsci9_ps_ps1_n",	R9A09G057_RSCI9_PS_PS1_N, CLK_PLLCLN_DIV64,
					0x620, 14, 0),
	DEF_MOD("scif",			R9A09G057_SCIF_CLK_PCK, CLK_PLLCM33_DIV16,
					0x620, 15, 0),
	DEF_MOD("sdhi0_imclk",		R9A09G057_SDHI0_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 3, 0),
	DEF_MOD("sdhi0_imclk2",		R9A09G057_SDHI0_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 4, 0),
	DEF_MOD("sdhi0_clk_hs",		R9A09G057_SDHI0_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 5, 0),
	DEF_MOD("sdhi0_aclk",		R9A09G057_SDHI0_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 6, 0),
	DEF_MOD("sdhi1_imclk",		R9A09G057_SDHI1_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 7, 0),
	DEF_MOD("sdhi1_imclk2",		R9A09G057_SDHI1_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 8, 0),
	DEF_MOD("sdhi1_clk_hs",		R9A09G057_SDHI1_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 9, 0),
	DEF_MOD("sdhi1_aclk",		R9A09G057_SDHI1_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 10, 0),
	DEF_MOD("sdhi2_imclk",		R9A09G057_SDHI2_IMCLK, CLK_PLLCLN_DIV8,
					0x628, 11, 0),
	DEF_MOD("sdhi2_imclk2",		R9A09G057_SDHI2_IMCLK2, CLK_PLLCLN_DIV8,
					0x628, 12, 0),
	DEF_MOD("sdhi2_clk_hs",		R9A09G057_SDHI2_CLK_HS, CLK_PLLCLN_DIV2,
					0x628, 13, 0),
	DEF_MOD("sdhi2_aclk",		R9A09G057_SDHI2_ACLK, CLK_PLLDTY_ACPU_DIV4,
					0x628, 14, 0),
	DEF_MOD("gbeth0_clk_tx_i",	R9A09G057_GBETH0_CLK_TX_I, CLK_SMUX2_GBE0_TXCLK,
					0x62C, 8, 0),
	DEF_MOD("gbeth0_clk_rx_i",	R9A09G057_GBETH0_CLK_RX_I, CLK_SMUX2_GBE0_RXCLK,
					0x62C, 9, 0),
	DEF_MOD("gbeth0_clk_tx_180_i",	R9A09G057_GBETH0_CLK_TX_180_I, CLK_SMUX2_GBE0_TXCLK,
					0x62C, 10, 0),
	DEF_MOD("gbeth0_clk_rx_180_i",	R9A09G057_GBETH0_CLK_RX_180_I, CLK_SMUX2_GBE0_RXCLK,
					0x62C, 11, 0),
	DEF_MOD("gbeth0_aclk_csr_i",	R9A09G057_GBETH0_ACLK_CSR_I, CLK_PLLDTY_DIV8,
					0x62C, 12, 0),
	DEF_MOD("gbeth0_aclk_i",	R9A09G057_GBETH0_ACLK_I, CLK_PLLDTY_DIV8,
					0x62C, 13, 0),
	DEF_MOD("gbeth1_clk_tx_i",	R9A09G057_GBETH1_CLK_TX_I, CLK_SMUX2_GBE1_TXCLK,
					0x62C, 14, 0),
	DEF_MOD("gbeth1_clk_rx_i",	R9A09G057_GBETH1_CLK_RX_I, CLK_SMUX2_GBE1_RXCLK,
					0x62C, 15, 0),
	DEF_MOD("gbeth1_clk_tx_180_i",	R9A09G057_GBETH1_CLK_TX_180_I, CLK_SMUX2_GBE1_TXCLK,
					0x630, 0, 0),
	DEF_MOD("gbeth1_clk_rx_180_i",	R9A09G057_GBETH1_CLK_RX_180_I, CLK_SMUX2_GBE1_RXCLK,
					0x630, 1, 0),
	DEF_MOD("gbeth1_aclk_csr_i",	R9A09G057_GBETH1_ACLK_CSR_I, CLK_PLLDTY_DIV8,
					0x630, 2, 0),
	DEF_MOD("gbeth1_aclk_i",	R9A09G057_GBETH1_ACLK_I, CLK_PLLDTY_DIV8,
					0x630, 3, 0),
};

static struct rzg2l_reset r9a09g057_resets[] = {
	DEF_RST(R9A09G057_GIC_GICRESET_N,	0x90C, 8),
	DEF_RST(R9A09G057_GIC_DBG_GICRESET_N,	0x90C, 9),
	DEF_RST(R9A09G057_RSCI0_PRESETN,	0x920, 1),
	DEF_RST(R9A09G057_RSCI0_TRESETN,	0x920, 2),
	DEF_RST(R9A09G057_RSCI1_PRESETN,	0x920, 3),
	DEF_RST(R9A09G057_RSCI1_TRESETN,	0x920, 4),
	DEF_RST(R9A09G057_RSCI2_PRESETN,	0x920, 5),
	DEF_RST(R9A09G057_RSCI2_TRESETN,	0x920, 6),
	DEF_RST(R9A09G057_RSCI3_PRESETN,	0x920, 7),
	DEF_RST(R9A09G057_RSCI3_TRESETN,	0x920, 8),
	DEF_RST(R9A09G057_RSCI4_PRESETN,	0x920, 9),
	DEF_RST(R9A09G057_RSCI4_TRESETN,	0x920, 10),
	DEF_RST(R9A09G057_RSCI5_PRESETN,	0x920, 11),
	DEF_RST(R9A09G057_RSCI5_TRESETN,	0x920, 12),
	DEF_RST(R9A09G057_RSCI6_PRESETN,	0x920, 13),
	DEF_RST(R9A09G057_RSCI6_TRESETN,	0x920, 14),
	DEF_RST(R9A09G057_RSCI7_PRESETN,	0x920, 15),
	DEF_RST(R9A09G057_RSCI7_TRESETN,	0x924, 0),
	DEF_RST(R9A09G057_RSCI8_PRESETN,	0x924, 1),
	DEF_RST(R9A09G057_RSCI8_TRESETN,	0x924, 2),
	DEF_RST(R9A09G057_RSCI9_PRESETN,	0x924, 3),
	DEF_RST(R9A09G057_RSCI9_TRESETN,	0x924, 4),
	DEF_RST(R9A09G057_SCIF_RST_SYSTEM_N,	0x924, 5),
	DEF_RST(R9A09G057_IOTOP_RESETN,		0x928, 5),
	DEF_RST(R9A09G057_IOTOP_ERROR_RESETN,	0x928, 6),
	DEF_RST(R9A09G057_SDHI0_IXRST,		0x928, 7),
	DEF_RST(R9A09G057_SDHI1_IXRST,		0x928, 8),
	DEF_RST(R9A09G057_SDHI2_IXRST,		0x928, 9),
	DEF_RST(R9A09G057_GBETH0_ARESETN_I,	0x92C, 0),
	DEF_RST(R9A09G057_GBETH1_ARESETN_I,	0x92C, 1),
};

static const unsigned int r9a09g057_crit_mod_clks[] __initconst = {
	MOD_CLK_BASE + R9A09G057_GIC_GICCLK,
};

const struct rzg2l_cpg_info r9a09g057_cpg_info = {
	/* Core Clocks */
	.core_clks = r9a09g057_core_clks,
	.num_core_clks = ARRAY_SIZE(r9a09g057_core_clks),
	.last_dt_core_clk = LAST_DT_CORE_CLK,
	.num_total_core_clks = MOD_CLK_BASE,

	/* Critical Module Clocks */
	.crit_mod_clks = r9a09g057_crit_mod_clks,
	.num_crit_mod_clks = ARRAY_SIZE(r9a09g057_crit_mod_clks),

	/* Module Clocks */
	.mod_clks = r9a09g057_mod_clks,
	.num_mod_clks = ARRAY_SIZE(r9a09g057_mod_clks),
	.num_hw_mod_clks = R9A09G057_DRPAI_MCLK + 1,

	/* Resets */
	.resets = r9a09g057_resets,
	.num_resets = R9A09G057_DRPAI_ARESETN + 1, /* Last reset ID + 1 */
};
