/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Sep 14 16:45:37 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AON_L2_H__
#define BCHP_AON_L2_H__

/***************************************************************************
 *AON_L2 - AON L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_AON_L2_CPU_STATUS                   0x00410600 /* [RO][32] CPU interrupt Status Register */
#define BCHP_AON_L2_CPU_SET                      0x00410604 /* [WO][32] CPU interrupt Set Register */
#define BCHP_AON_L2_CPU_CLEAR                    0x00410608 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_AON_L2_CPU_MASK_STATUS              0x0041060c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_AON_L2_CPU_MASK_SET                 0x00410610 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_AON_L2_CPU_MASK_CLEAR               0x00410614 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_AON_L2_PCI_STATUS                   0x00410618 /* [RO][32] PCI interrupt Status Register */
#define BCHP_AON_L2_PCI_SET                      0x0041061c /* [WO][32] PCI interrupt Set Register */
#define BCHP_AON_L2_PCI_CLEAR                    0x00410620 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_AON_L2_PCI_MASK_STATUS              0x00410624 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_AON_L2_PCI_MASK_SET                 0x00410628 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_AON_L2_PCI_MASK_CLEAR               0x0041062c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* AON_L2 :: CPU_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_31_MASK                  0x80000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_31_SHIFT                 31
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_31_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_30_MASK                  0x40000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_30_SHIFT                 30
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_30_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_29_MASK                  0x20000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_29_SHIFT                 29
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_29_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_28_MASK                  0x10000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_28_SHIFT                 28
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_28_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_27_MASK                  0x08000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_27_SHIFT                 27
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_27_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_26_MASK                  0x04000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_26_SHIFT                 26
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_26_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_25_MASK                  0x02000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_25_SHIFT                 25
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_25_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_24_MASK                  0x01000000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_24_SHIFT                 24
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_24_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_23_MASK                  0x00800000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_23_SHIFT                 23
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_23_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_22_MASK                  0x00400000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_22_SHIFT                 22
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_22_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_21_MASK                  0x00200000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_21_SHIFT                 21
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_21_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_20_MASK                  0x00100000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_20_SHIFT                 20
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_20_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_19_MASK                  0x00080000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_19_SHIFT                 19
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_19_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_18_MASK                  0x00040000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_18_SHIFT                 18
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_18_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_17_MASK                  0x00020000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_17_SHIFT                 17
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_17_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_16_MASK                  0x00010000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_16_SHIFT                 16
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_16_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_15_MASK                  0x00008000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_15_SHIFT                 15
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_15_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_14_MASK                  0x00004000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_14_SHIFT                 14
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_14_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_13_MASK                  0x00002000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_13_SHIFT                 13
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_13_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_12_MASK                  0x00001000
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_12_SHIFT                 12
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_12_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_11_MASK                  0x00000800
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_11_SHIFT                 11
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_11_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_10_MASK                  0x00000400
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_10_SHIFT                 10
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_10_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_09_MASK                  0x00000200
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_09_SHIFT                 9
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_09_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_08_MASK                  0x00000100
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_08_SHIFT                 8
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_08_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_07_MASK                  0x00000080
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_07_SHIFT                 7
#define BCHP_AON_L2_CPU_STATUS_SPARE_INTR_07_DEFAULT               0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_RX_MASK                0x00000040
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_RX_SHIFT               6
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_RX_MASK               0x00000020
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_RX_SHIFT              5
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_RX_DEFAULT            0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_RX_MASK               0x00000010
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_RX_SHIFT              4
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_RX_DEFAULT            0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_TX_MASK                0x00000008
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_TX_SHIFT               3
#define BCHP_AON_L2_CPU_STATUS_CEC_LOW_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_TX_MASK               0x00000004
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_TX_SHIFT              2
#define BCHP_AON_L2_CPU_STATUS_CEC_RCVD_INTR_TX_DEFAULT            0x00000000

/* AON_L2 :: CPU_STATUS :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_TX_MASK               0x00000002
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_TX_SHIFT              1
#define BCHP_AON_L2_CPU_STATUS_CEC_SENT_INTR_TX_DEFAULT            0x00000000

/* AON_L2 :: CPU_STATUS :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_STATUS_FRONT_PANEL_RESET_INTR_MASK         0x00000001
#define BCHP_AON_L2_CPU_STATUS_FRONT_PANEL_RESET_INTR_SHIFT        0
#define BCHP_AON_L2_CPU_STATUS_FRONT_PANEL_RESET_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* AON_L2 :: CPU_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_31_MASK                     0x80000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_31_SHIFT                    31
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_31_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_30_MASK                     0x40000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_30_SHIFT                    30
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_30_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_29_MASK                     0x20000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_29_SHIFT                    29
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_29_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_28_MASK                     0x10000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_28_SHIFT                    28
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_28_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_27_MASK                     0x08000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_27_SHIFT                    27
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_27_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_26_MASK                     0x04000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_26_SHIFT                    26
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_26_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_25_MASK                     0x02000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_25_SHIFT                    25
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_25_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_24_MASK                     0x01000000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_24_SHIFT                    24
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_24_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_23_MASK                     0x00800000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_23_SHIFT                    23
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_23_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_22_MASK                     0x00400000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_22_SHIFT                    22
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_22_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_21_MASK                     0x00200000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_21_SHIFT                    21
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_21_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_20_MASK                     0x00100000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_20_SHIFT                    20
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_20_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_19_MASK                     0x00080000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_19_SHIFT                    19
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_19_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_18_MASK                     0x00040000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_18_SHIFT                    18
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_18_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_17_MASK                     0x00020000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_17_SHIFT                    17
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_17_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_16_MASK                     0x00010000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_16_SHIFT                    16
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_16_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_15_MASK                     0x00008000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_15_SHIFT                    15
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_15_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_14_MASK                     0x00004000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_14_SHIFT                    14
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_14_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_13_MASK                     0x00002000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_13_SHIFT                    13
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_13_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_12_MASK                     0x00001000
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_12_SHIFT                    12
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_12_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_11_MASK                     0x00000800
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_11_SHIFT                    11
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_11_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_10_MASK                     0x00000400
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_10_SHIFT                    10
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_10_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_09_MASK                     0x00000200
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_09_SHIFT                    9
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_09_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_08_MASK                     0x00000100
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_08_SHIFT                    8
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_08_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_07_MASK                     0x00000080
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_07_SHIFT                    7
#define BCHP_AON_L2_CPU_SET_SPARE_INTR_07_DEFAULT                  0x00000000

/* AON_L2 :: CPU_SET :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_RX_MASK                   0x00000040
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_RX_SHIFT                  6
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_RX_DEFAULT                0x00000000

/* AON_L2 :: CPU_SET :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_RX_MASK                  0x00000020
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_RX_SHIFT                 5
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_RX_DEFAULT               0x00000000

/* AON_L2 :: CPU_SET :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_RX_MASK                  0x00000010
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_RX_SHIFT                 4
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_RX_DEFAULT               0x00000000

/* AON_L2 :: CPU_SET :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_TX_MASK                   0x00000008
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_TX_SHIFT                  3
#define BCHP_AON_L2_CPU_SET_CEC_LOW_INTR_TX_DEFAULT                0x00000000

/* AON_L2 :: CPU_SET :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_TX_MASK                  0x00000004
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_TX_SHIFT                 2
#define BCHP_AON_L2_CPU_SET_CEC_RCVD_INTR_TX_DEFAULT               0x00000000

/* AON_L2 :: CPU_SET :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_TX_MASK                  0x00000002
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_TX_SHIFT                 1
#define BCHP_AON_L2_CPU_SET_CEC_SENT_INTR_TX_DEFAULT               0x00000000

/* AON_L2 :: CPU_SET :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_SET_FRONT_PANEL_RESET_INTR_MASK            0x00000001
#define BCHP_AON_L2_CPU_SET_FRONT_PANEL_RESET_INTR_SHIFT           0
#define BCHP_AON_L2_CPU_SET_FRONT_PANEL_RESET_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_31_MASK                   0x80000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_31_SHIFT                  31
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_31_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_30_MASK                   0x40000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_30_SHIFT                  30
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_30_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_29_MASK                   0x20000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_29_SHIFT                  29
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_29_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_28_MASK                   0x10000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_28_SHIFT                  28
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_28_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_27_MASK                   0x08000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_27_SHIFT                  27
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_27_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_26_MASK                   0x04000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_26_SHIFT                  26
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_26_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_25_MASK                   0x02000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_25_SHIFT                  25
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_25_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_24_MASK                   0x01000000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_24_SHIFT                  24
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_24_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_23_MASK                   0x00800000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_23_SHIFT                  23
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_23_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_22_MASK                   0x00400000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_22_SHIFT                  22
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_22_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_21_MASK                   0x00200000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_21_SHIFT                  21
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_21_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_20_MASK                   0x00100000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_20_SHIFT                  20
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_20_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_19_MASK                   0x00080000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_19_SHIFT                  19
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_19_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_18_MASK                   0x00040000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_18_SHIFT                  18
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_18_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_17_MASK                   0x00020000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_17_SHIFT                  17
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_17_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_16_MASK                   0x00010000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_16_SHIFT                  16
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_16_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_15_MASK                   0x00008000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_15_SHIFT                  15
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_15_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_14_MASK                   0x00004000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_14_SHIFT                  14
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_14_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_13_MASK                   0x00002000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_13_SHIFT                  13
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_13_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_12_MASK                   0x00001000
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_12_SHIFT                  12
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_12_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_11_MASK                   0x00000800
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_11_SHIFT                  11
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_11_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_10_MASK                   0x00000400
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_10_SHIFT                  10
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_10_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_09_MASK                   0x00000200
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_09_SHIFT                  9
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_09_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_08_MASK                   0x00000100
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_08_SHIFT                  8
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_08_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_07_MASK                   0x00000080
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_07_SHIFT                  7
#define BCHP_AON_L2_CPU_CLEAR_SPARE_INTR_07_DEFAULT                0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_RX_MASK                 0x00000040
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_RX_SHIFT                6
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_RX_DEFAULT              0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_RX_MASK                0x00000020
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_RX_SHIFT               5
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_RX_MASK                0x00000010
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_RX_SHIFT               4
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_TX_MASK                 0x00000008
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_TX_SHIFT                3
#define BCHP_AON_L2_CPU_CLEAR_CEC_LOW_INTR_TX_DEFAULT              0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_TX_MASK                0x00000004
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_TX_SHIFT               2
#define BCHP_AON_L2_CPU_CLEAR_CEC_RCVD_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: CPU_CLEAR :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_TX_MASK                0x00000002
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_TX_SHIFT               1
#define BCHP_AON_L2_CPU_CLEAR_CEC_SENT_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: CPU_CLEAR :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_CLEAR_FRONT_PANEL_RESET_INTR_MASK          0x00000001
#define BCHP_AON_L2_CPU_CLEAR_FRONT_PANEL_RESET_INTR_SHIFT         0
#define BCHP_AON_L2_CPU_CLEAR_FRONT_PANEL_RESET_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_31_MASK             0x80000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_31_SHIFT            31
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_31_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_30_MASK             0x40000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_30_SHIFT            30
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_30_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_29_MASK             0x20000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_29_SHIFT            29
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_29_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_28_MASK             0x10000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_28_SHIFT            28
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_28_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_27_MASK             0x08000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_27_SHIFT            27
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_27_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_26_MASK             0x04000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_26_SHIFT            26
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_26_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_25_MASK             0x02000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_25_SHIFT            25
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_25_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_24_MASK             0x01000000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_24_SHIFT            24
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_24_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_23_MASK             0x00800000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_23_SHIFT            23
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_23_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_22_MASK             0x00400000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_22_SHIFT            22
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_22_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_21_MASK             0x00200000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_21_SHIFT            21
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_21_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_20_MASK             0x00100000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_20_SHIFT            20
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_20_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_19_MASK             0x00080000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_19_SHIFT            19
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_19_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_18_MASK             0x00040000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_18_SHIFT            18
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_18_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_17_MASK             0x00020000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_17_SHIFT            17
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_17_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_16_MASK             0x00010000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_16_SHIFT            16
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_16_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_15_MASK             0x00008000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_15_SHIFT            15
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_15_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_14_MASK             0x00004000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_14_SHIFT            14
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_14_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_13_MASK             0x00002000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_13_SHIFT            13
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_13_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_12_MASK             0x00001000
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_12_SHIFT            12
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_12_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_11_MASK             0x00000800
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_11_SHIFT            11
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_11_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_10_MASK             0x00000400
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_10_SHIFT            10
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_10_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_09_MASK             0x00000200
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_09_SHIFT            9
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_09_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_08_MASK             0x00000100
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_08_SHIFT            8
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_08_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_07_MASK             0x00000080
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_07_SHIFT            7
#define BCHP_AON_L2_CPU_MASK_STATUS_SPARE_INTR_07_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_RX_MASK           0x00000040
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_RX_SHIFT          6
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_RX_MASK          0x00000020
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_RX_SHIFT         5
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_RX_DEFAULT       0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_RX_MASK          0x00000010
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_RX_SHIFT         4
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_RX_DEFAULT       0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_TX_MASK           0x00000008
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_TX_SHIFT          3
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_LOW_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_TX_MASK          0x00000004
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_TX_SHIFT         2
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_RCVD_INTR_TX_DEFAULT       0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_TX_MASK          0x00000002
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_TX_SHIFT         1
#define BCHP_AON_L2_CPU_MASK_STATUS_CEC_SENT_INTR_TX_DEFAULT       0x00000001

/* AON_L2 :: CPU_MASK_STATUS :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_MASK_STATUS_FRONT_PANEL_RESET_INTR_MASK    0x00000001
#define BCHP_AON_L2_CPU_MASK_STATUS_FRONT_PANEL_RESET_INTR_SHIFT   0
#define BCHP_AON_L2_CPU_MASK_STATUS_FRONT_PANEL_RESET_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_31_MASK                0x80000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_31_SHIFT               31
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_31_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_30_MASK                0x40000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_30_SHIFT               30
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_30_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_29_MASK                0x20000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_29_SHIFT               29
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_29_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_28_MASK                0x10000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_28_SHIFT               28
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_28_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_27_MASK                0x08000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_27_SHIFT               27
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_27_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_26_MASK                0x04000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_26_SHIFT               26
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_26_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_25_MASK                0x02000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_25_SHIFT               25
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_25_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_24_MASK                0x01000000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_24_SHIFT               24
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_24_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_23_MASK                0x00800000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_23_SHIFT               23
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_23_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_22_MASK                0x00400000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_22_SHIFT               22
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_22_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_21_MASK                0x00200000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_21_SHIFT               21
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_21_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_20_MASK                0x00100000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_20_SHIFT               20
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_20_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_19_MASK                0x00080000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_19_SHIFT               19
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_19_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_18_MASK                0x00040000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_18_SHIFT               18
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_18_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_17_MASK                0x00020000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_17_SHIFT               17
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_17_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_16_MASK                0x00010000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_16_SHIFT               16
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_16_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_15_MASK                0x00008000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_15_SHIFT               15
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_15_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_14_MASK                0x00004000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_14_SHIFT               14
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_14_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_13_MASK                0x00002000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_13_SHIFT               13
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_13_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_12_MASK                0x00001000
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_12_SHIFT               12
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_12_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_11_MASK                0x00000800
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_11_SHIFT               11
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_11_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_10_MASK                0x00000400
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_10_SHIFT               10
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_10_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_09_MASK                0x00000200
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_09_SHIFT               9
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_09_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_08_MASK                0x00000100
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_08_SHIFT               8
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_08_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_07_MASK                0x00000080
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_07_SHIFT               7
#define BCHP_AON_L2_CPU_MASK_SET_SPARE_INTR_07_DEFAULT             0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_RX_MASK              0x00000040
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_RX_SHIFT             6
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_RX_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_RX_MASK             0x00000020
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_RX_SHIFT            5
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_RX_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_RX_MASK             0x00000010
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_RX_SHIFT            4
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_RX_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_TX_MASK              0x00000008
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_TX_SHIFT             3
#define BCHP_AON_L2_CPU_MASK_SET_CEC_LOW_INTR_TX_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_TX_MASK             0x00000004
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_TX_SHIFT            2
#define BCHP_AON_L2_CPU_MASK_SET_CEC_RCVD_INTR_TX_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_SET :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_TX_MASK             0x00000002
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_TX_SHIFT            1
#define BCHP_AON_L2_CPU_MASK_SET_CEC_SENT_INTR_TX_DEFAULT          0x00000001

/* AON_L2 :: CPU_MASK_SET :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_MASK_SET_FRONT_PANEL_RESET_INTR_MASK       0x00000001
#define BCHP_AON_L2_CPU_MASK_SET_FRONT_PANEL_RESET_INTR_SHIFT      0
#define BCHP_AON_L2_CPU_MASK_SET_FRONT_PANEL_RESET_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_31_MASK              0x80000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_31_SHIFT             31
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_31_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_30_MASK              0x40000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_30_SHIFT             30
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_30_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_29_MASK              0x20000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_29_SHIFT             29
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_29_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_28_MASK              0x10000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_28_SHIFT             28
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_28_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_27_MASK              0x08000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_27_SHIFT             27
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_27_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_26_MASK              0x04000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_26_SHIFT             26
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_26_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_25_MASK              0x02000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_25_SHIFT             25
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_25_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_24_MASK              0x01000000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_24_SHIFT             24
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_24_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_23_MASK              0x00800000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_23_SHIFT             23
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_23_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_22_MASK              0x00400000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_22_SHIFT             22
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_22_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_21_MASK              0x00200000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_21_SHIFT             21
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_21_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_20_MASK              0x00100000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_20_SHIFT             20
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_20_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_19_MASK              0x00080000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_19_SHIFT             19
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_19_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_18_MASK              0x00040000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_18_SHIFT             18
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_18_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_17_MASK              0x00020000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_17_SHIFT             17
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_17_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_16_MASK              0x00010000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_16_SHIFT             16
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_16_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_15_MASK              0x00008000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_15_SHIFT             15
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_15_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_14_MASK              0x00004000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_14_SHIFT             14
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_14_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_13_MASK              0x00002000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_13_SHIFT             13
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_13_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_12_MASK              0x00001000
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_12_SHIFT             12
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_12_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_11_MASK              0x00000800
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_11_SHIFT             11
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_11_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_10_MASK              0x00000400
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_10_SHIFT             10
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_10_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_09_MASK              0x00000200
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_09_SHIFT             9
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_09_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_08_MASK              0x00000100
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_08_SHIFT             8
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_08_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_07_MASK              0x00000080
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_07_SHIFT             7
#define BCHP_AON_L2_CPU_MASK_CLEAR_SPARE_INTR_07_DEFAULT           0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_RX_MASK            0x00000040
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_RX_SHIFT           6
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_RX_DEFAULT         0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_RX_MASK           0x00000020
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_RX_SHIFT          5
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_RX_MASK           0x00000010
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_RX_SHIFT          4
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_TX_MASK            0x00000008
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_TX_SHIFT           3
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_LOW_INTR_TX_DEFAULT         0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_TX_MASK           0x00000004
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_TX_SHIFT          2
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_RCVD_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_TX_MASK           0x00000002
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_TX_SHIFT          1
#define BCHP_AON_L2_CPU_MASK_CLEAR_CEC_SENT_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: CPU_MASK_CLEAR :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_CPU_MASK_CLEAR_FRONT_PANEL_RESET_INTR_MASK     0x00000001
#define BCHP_AON_L2_CPU_MASK_CLEAR_FRONT_PANEL_RESET_INTR_SHIFT    0
#define BCHP_AON_L2_CPU_MASK_CLEAR_FRONT_PANEL_RESET_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* AON_L2 :: PCI_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_31_MASK                  0x80000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_31_SHIFT                 31
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_31_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_30_MASK                  0x40000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_30_SHIFT                 30
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_30_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_29_MASK                  0x20000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_29_SHIFT                 29
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_29_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_28_MASK                  0x10000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_28_SHIFT                 28
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_28_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_27_MASK                  0x08000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_27_SHIFT                 27
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_27_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_26_MASK                  0x04000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_26_SHIFT                 26
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_26_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_25_MASK                  0x02000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_25_SHIFT                 25
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_25_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_24_MASK                  0x01000000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_24_SHIFT                 24
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_24_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_23_MASK                  0x00800000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_23_SHIFT                 23
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_23_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_22_MASK                  0x00400000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_22_SHIFT                 22
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_22_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_21_MASK                  0x00200000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_21_SHIFT                 21
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_21_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_20_MASK                  0x00100000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_20_SHIFT                 20
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_20_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_19_MASK                  0x00080000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_19_SHIFT                 19
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_19_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_18_MASK                  0x00040000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_18_SHIFT                 18
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_18_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_17_MASK                  0x00020000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_17_SHIFT                 17
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_17_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_16_MASK                  0x00010000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_16_SHIFT                 16
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_16_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_15_MASK                  0x00008000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_15_SHIFT                 15
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_15_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_14_MASK                  0x00004000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_14_SHIFT                 14
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_14_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_13_MASK                  0x00002000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_13_SHIFT                 13
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_13_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_12_MASK                  0x00001000
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_12_SHIFT                 12
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_12_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_11_MASK                  0x00000800
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_11_SHIFT                 11
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_11_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_10_MASK                  0x00000400
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_10_SHIFT                 10
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_10_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_09_MASK                  0x00000200
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_09_SHIFT                 9
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_09_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_08_MASK                  0x00000100
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_08_SHIFT                 8
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_08_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_07_MASK                  0x00000080
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_07_SHIFT                 7
#define BCHP_AON_L2_PCI_STATUS_SPARE_INTR_07_DEFAULT               0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_RX_MASK                0x00000040
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_RX_SHIFT               6
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_RX_MASK               0x00000020
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_RX_SHIFT              5
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_RX_DEFAULT            0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_RX_MASK               0x00000010
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_RX_SHIFT              4
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_RX_DEFAULT            0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_TX_MASK                0x00000008
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_TX_SHIFT               3
#define BCHP_AON_L2_PCI_STATUS_CEC_LOW_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_TX_MASK               0x00000004
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_TX_SHIFT              2
#define BCHP_AON_L2_PCI_STATUS_CEC_RCVD_INTR_TX_DEFAULT            0x00000000

/* AON_L2 :: PCI_STATUS :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_TX_MASK               0x00000002
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_TX_SHIFT              1
#define BCHP_AON_L2_PCI_STATUS_CEC_SENT_INTR_TX_DEFAULT            0x00000000

/* AON_L2 :: PCI_STATUS :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_STATUS_FRONT_PANEL_RESET_INTR_MASK         0x00000001
#define BCHP_AON_L2_PCI_STATUS_FRONT_PANEL_RESET_INTR_SHIFT        0
#define BCHP_AON_L2_PCI_STATUS_FRONT_PANEL_RESET_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* AON_L2 :: PCI_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_31_MASK                     0x80000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_31_SHIFT                    31
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_31_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_30_MASK                     0x40000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_30_SHIFT                    30
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_30_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_29_MASK                     0x20000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_29_SHIFT                    29
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_29_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_28_MASK                     0x10000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_28_SHIFT                    28
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_28_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_27_MASK                     0x08000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_27_SHIFT                    27
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_27_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_26_MASK                     0x04000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_26_SHIFT                    26
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_26_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_25_MASK                     0x02000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_25_SHIFT                    25
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_25_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_24_MASK                     0x01000000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_24_SHIFT                    24
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_24_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_23_MASK                     0x00800000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_23_SHIFT                    23
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_23_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_22_MASK                     0x00400000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_22_SHIFT                    22
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_22_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_21_MASK                     0x00200000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_21_SHIFT                    21
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_21_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_20_MASK                     0x00100000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_20_SHIFT                    20
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_20_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_19_MASK                     0x00080000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_19_SHIFT                    19
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_19_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_18_MASK                     0x00040000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_18_SHIFT                    18
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_18_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_17_MASK                     0x00020000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_17_SHIFT                    17
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_17_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_16_MASK                     0x00010000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_16_SHIFT                    16
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_16_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_15_MASK                     0x00008000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_15_SHIFT                    15
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_15_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_14_MASK                     0x00004000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_14_SHIFT                    14
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_14_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_13_MASK                     0x00002000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_13_SHIFT                    13
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_13_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_12_MASK                     0x00001000
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_12_SHIFT                    12
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_12_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_11_MASK                     0x00000800
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_11_SHIFT                    11
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_11_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_10_MASK                     0x00000400
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_10_SHIFT                    10
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_10_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_09_MASK                     0x00000200
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_09_SHIFT                    9
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_09_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_08_MASK                     0x00000100
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_08_SHIFT                    8
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_08_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_07_MASK                     0x00000080
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_07_SHIFT                    7
#define BCHP_AON_L2_PCI_SET_SPARE_INTR_07_DEFAULT                  0x00000000

/* AON_L2 :: PCI_SET :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_RX_MASK                   0x00000040
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_RX_SHIFT                  6
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_RX_DEFAULT                0x00000000

/* AON_L2 :: PCI_SET :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_RX_MASK                  0x00000020
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_RX_SHIFT                 5
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_RX_DEFAULT               0x00000000

/* AON_L2 :: PCI_SET :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_RX_MASK                  0x00000010
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_RX_SHIFT                 4
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_RX_DEFAULT               0x00000000

/* AON_L2 :: PCI_SET :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_TX_MASK                   0x00000008
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_TX_SHIFT                  3
#define BCHP_AON_L2_PCI_SET_CEC_LOW_INTR_TX_DEFAULT                0x00000000

/* AON_L2 :: PCI_SET :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_TX_MASK                  0x00000004
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_TX_SHIFT                 2
#define BCHP_AON_L2_PCI_SET_CEC_RCVD_INTR_TX_DEFAULT               0x00000000

/* AON_L2 :: PCI_SET :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_TX_MASK                  0x00000002
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_TX_SHIFT                 1
#define BCHP_AON_L2_PCI_SET_CEC_SENT_INTR_TX_DEFAULT               0x00000000

/* AON_L2 :: PCI_SET :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_SET_FRONT_PANEL_RESET_INTR_MASK            0x00000001
#define BCHP_AON_L2_PCI_SET_FRONT_PANEL_RESET_INTR_SHIFT           0
#define BCHP_AON_L2_PCI_SET_FRONT_PANEL_RESET_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_31_MASK                   0x80000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_31_SHIFT                  31
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_31_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_30_MASK                   0x40000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_30_SHIFT                  30
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_30_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_29_MASK                   0x20000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_29_SHIFT                  29
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_29_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_28_MASK                   0x10000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_28_SHIFT                  28
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_28_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_27_MASK                   0x08000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_27_SHIFT                  27
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_27_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_26_MASK                   0x04000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_26_SHIFT                  26
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_26_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_25_MASK                   0x02000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_25_SHIFT                  25
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_25_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_24_MASK                   0x01000000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_24_SHIFT                  24
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_24_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_23_MASK                   0x00800000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_23_SHIFT                  23
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_23_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_22_MASK                   0x00400000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_22_SHIFT                  22
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_22_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_21_MASK                   0x00200000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_21_SHIFT                  21
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_21_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_20_MASK                   0x00100000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_20_SHIFT                  20
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_20_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_19_MASK                   0x00080000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_19_SHIFT                  19
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_19_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_18_MASK                   0x00040000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_18_SHIFT                  18
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_18_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_17_MASK                   0x00020000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_17_SHIFT                  17
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_17_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_16_MASK                   0x00010000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_16_SHIFT                  16
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_16_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_15_MASK                   0x00008000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_15_SHIFT                  15
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_15_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_14_MASK                   0x00004000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_14_SHIFT                  14
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_14_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_13_MASK                   0x00002000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_13_SHIFT                  13
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_13_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_12_MASK                   0x00001000
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_12_SHIFT                  12
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_12_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_11_MASK                   0x00000800
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_11_SHIFT                  11
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_11_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_10_MASK                   0x00000400
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_10_SHIFT                  10
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_10_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_09_MASK                   0x00000200
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_09_SHIFT                  9
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_09_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_08_MASK                   0x00000100
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_08_SHIFT                  8
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_08_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_07_MASK                   0x00000080
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_07_SHIFT                  7
#define BCHP_AON_L2_PCI_CLEAR_SPARE_INTR_07_DEFAULT                0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_RX_MASK                 0x00000040
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_RX_SHIFT                6
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_RX_DEFAULT              0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_RX_MASK                0x00000020
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_RX_SHIFT               5
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_RX_MASK                0x00000010
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_RX_SHIFT               4
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_RX_DEFAULT             0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_TX_MASK                 0x00000008
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_TX_SHIFT                3
#define BCHP_AON_L2_PCI_CLEAR_CEC_LOW_INTR_TX_DEFAULT              0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_TX_MASK                0x00000004
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_TX_SHIFT               2
#define BCHP_AON_L2_PCI_CLEAR_CEC_RCVD_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: PCI_CLEAR :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_TX_MASK                0x00000002
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_TX_SHIFT               1
#define BCHP_AON_L2_PCI_CLEAR_CEC_SENT_INTR_TX_DEFAULT             0x00000000

/* AON_L2 :: PCI_CLEAR :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_CLEAR_FRONT_PANEL_RESET_INTR_MASK          0x00000001
#define BCHP_AON_L2_PCI_CLEAR_FRONT_PANEL_RESET_INTR_SHIFT         0
#define BCHP_AON_L2_PCI_CLEAR_FRONT_PANEL_RESET_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_31_MASK             0x80000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_31_SHIFT            31
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_31_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_30_MASK             0x40000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_30_SHIFT            30
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_30_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_29_MASK             0x20000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_29_SHIFT            29
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_29_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_28_MASK             0x10000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_28_SHIFT            28
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_28_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_27_MASK             0x08000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_27_SHIFT            27
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_27_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_26_MASK             0x04000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_26_SHIFT            26
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_26_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_25_MASK             0x02000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_25_SHIFT            25
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_25_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_24_MASK             0x01000000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_24_SHIFT            24
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_24_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_23_MASK             0x00800000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_23_SHIFT            23
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_23_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_22_MASK             0x00400000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_22_SHIFT            22
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_22_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_21_MASK             0x00200000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_21_SHIFT            21
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_21_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_20_MASK             0x00100000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_20_SHIFT            20
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_20_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_19_MASK             0x00080000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_19_SHIFT            19
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_19_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_18_MASK             0x00040000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_18_SHIFT            18
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_18_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_17_MASK             0x00020000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_17_SHIFT            17
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_17_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_16_MASK             0x00010000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_16_SHIFT            16
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_16_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_15_MASK             0x00008000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_15_SHIFT            15
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_15_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_14_MASK             0x00004000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_14_SHIFT            14
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_14_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_13_MASK             0x00002000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_13_SHIFT            13
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_13_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_12_MASK             0x00001000
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_12_SHIFT            12
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_12_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_11_MASK             0x00000800
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_11_SHIFT            11
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_11_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_10_MASK             0x00000400
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_10_SHIFT            10
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_10_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_09_MASK             0x00000200
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_09_SHIFT            9
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_09_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_08_MASK             0x00000100
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_08_SHIFT            8
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_08_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_07_MASK             0x00000080
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_07_SHIFT            7
#define BCHP_AON_L2_PCI_MASK_STATUS_SPARE_INTR_07_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_RX_MASK           0x00000040
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_RX_SHIFT          6
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_RX_MASK          0x00000020
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_RX_SHIFT         5
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_RX_DEFAULT       0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_RX_MASK          0x00000010
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_RX_SHIFT         4
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_RX_DEFAULT       0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_TX_MASK           0x00000008
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_TX_SHIFT          3
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_LOW_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_TX_MASK          0x00000004
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_TX_SHIFT         2
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_RCVD_INTR_TX_DEFAULT       0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_TX_MASK          0x00000002
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_TX_SHIFT         1
#define BCHP_AON_L2_PCI_MASK_STATUS_CEC_SENT_INTR_TX_DEFAULT       0x00000001

/* AON_L2 :: PCI_MASK_STATUS :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_MASK_STATUS_FRONT_PANEL_RESET_INTR_MASK    0x00000001
#define BCHP_AON_L2_PCI_MASK_STATUS_FRONT_PANEL_RESET_INTR_SHIFT   0
#define BCHP_AON_L2_PCI_MASK_STATUS_FRONT_PANEL_RESET_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_31_MASK                0x80000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_31_SHIFT               31
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_31_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_30_MASK                0x40000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_30_SHIFT               30
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_30_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_29_MASK                0x20000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_29_SHIFT               29
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_29_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_28_MASK                0x10000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_28_SHIFT               28
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_28_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_27_MASK                0x08000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_27_SHIFT               27
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_27_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_26_MASK                0x04000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_26_SHIFT               26
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_26_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_25_MASK                0x02000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_25_SHIFT               25
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_25_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_24_MASK                0x01000000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_24_SHIFT               24
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_24_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_23_MASK                0x00800000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_23_SHIFT               23
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_23_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_22_MASK                0x00400000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_22_SHIFT               22
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_22_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_21_MASK                0x00200000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_21_SHIFT               21
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_21_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_20_MASK                0x00100000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_20_SHIFT               20
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_20_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_19_MASK                0x00080000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_19_SHIFT               19
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_19_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_18_MASK                0x00040000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_18_SHIFT               18
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_18_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_17_MASK                0x00020000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_17_SHIFT               17
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_17_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_16_MASK                0x00010000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_16_SHIFT               16
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_16_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_15_MASK                0x00008000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_15_SHIFT               15
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_15_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_14_MASK                0x00004000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_14_SHIFT               14
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_14_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_13_MASK                0x00002000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_13_SHIFT               13
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_13_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_12_MASK                0x00001000
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_12_SHIFT               12
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_12_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_11_MASK                0x00000800
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_11_SHIFT               11
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_11_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_10_MASK                0x00000400
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_10_SHIFT               10
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_10_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_09_MASK                0x00000200
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_09_SHIFT               9
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_09_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_08_MASK                0x00000100
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_08_SHIFT               8
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_08_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_07_MASK                0x00000080
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_07_SHIFT               7
#define BCHP_AON_L2_PCI_MASK_SET_SPARE_INTR_07_DEFAULT             0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_RX_MASK              0x00000040
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_RX_SHIFT             6
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_RX_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_RX_MASK             0x00000020
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_RX_SHIFT            5
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_RX_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_RX_MASK             0x00000010
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_RX_SHIFT            4
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_RX_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_TX_MASK              0x00000008
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_TX_SHIFT             3
#define BCHP_AON_L2_PCI_MASK_SET_CEC_LOW_INTR_TX_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_TX_MASK             0x00000004
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_TX_SHIFT            2
#define BCHP_AON_L2_PCI_MASK_SET_CEC_RCVD_INTR_TX_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_SET :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_TX_MASK             0x00000002
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_TX_SHIFT            1
#define BCHP_AON_L2_PCI_MASK_SET_CEC_SENT_INTR_TX_DEFAULT          0x00000001

/* AON_L2 :: PCI_MASK_SET :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_MASK_SET_FRONT_PANEL_RESET_INTR_MASK       0x00000001
#define BCHP_AON_L2_PCI_MASK_SET_FRONT_PANEL_RESET_INTR_SHIFT      0
#define BCHP_AON_L2_PCI_MASK_SET_FRONT_PANEL_RESET_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_31 [31:31] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_31_MASK              0x80000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_31_SHIFT             31
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_31_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_30 [30:30] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_30_MASK              0x40000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_30_SHIFT             30
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_30_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_29 [29:29] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_29_MASK              0x20000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_29_SHIFT             29
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_29_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_28 [28:28] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_28_MASK              0x10000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_28_SHIFT             28
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_28_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_27 [27:27] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_27_MASK              0x08000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_27_SHIFT             27
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_27_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_26 [26:26] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_26_MASK              0x04000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_26_SHIFT             26
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_26_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_25 [25:25] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_25_MASK              0x02000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_25_SHIFT             25
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_25_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_24 [24:24] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_24_MASK              0x01000000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_24_SHIFT             24
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_24_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_23 [23:23] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_23_MASK              0x00800000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_23_SHIFT             23
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_23_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_22 [22:22] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_22_MASK              0x00400000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_22_SHIFT             22
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_22_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_21 [21:21] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_21_MASK              0x00200000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_21_SHIFT             21
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_21_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_20 [20:20] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_20_MASK              0x00100000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_20_SHIFT             20
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_20_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_19 [19:19] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_19_MASK              0x00080000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_19_SHIFT             19
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_19_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_18 [18:18] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_18_MASK              0x00040000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_18_SHIFT             18
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_18_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_17 [17:17] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_17_MASK              0x00020000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_17_SHIFT             17
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_17_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_16 [16:16] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_16_MASK              0x00010000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_16_SHIFT             16
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_16_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_15 [15:15] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_15_MASK              0x00008000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_15_SHIFT             15
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_15_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_14 [14:14] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_14_MASK              0x00004000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_14_SHIFT             14
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_14_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_13 [13:13] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_13_MASK              0x00002000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_13_SHIFT             13
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_13_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_12 [12:12] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_12_MASK              0x00001000
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_12_SHIFT             12
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_12_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_11 [11:11] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_11_MASK              0x00000800
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_11_SHIFT             11
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_11_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_10 [10:10] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_10_MASK              0x00000400
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_10_SHIFT             10
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_10_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_09 [09:09] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_09_MASK              0x00000200
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_09_SHIFT             9
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_09_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_08 [08:08] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_08_MASK              0x00000100
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_08_SHIFT             8
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_08_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: SPARE_INTR_07 [07:07] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_07_MASK              0x00000080
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_07_SHIFT             7
#define BCHP_AON_L2_PCI_MASK_CLEAR_SPARE_INTR_07_DEFAULT           0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_LOW_INTR_RX [06:06] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_RX_MASK            0x00000040
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_RX_SHIFT           6
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_RX_DEFAULT         0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_RCVD_INTR_RX [05:05] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_RX_MASK           0x00000020
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_RX_SHIFT          5
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_SENT_INTR_RX [04:04] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_RX_MASK           0x00000010
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_RX_SHIFT          4
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_RX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_LOW_INTR_TX [03:03] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_TX_MASK            0x00000008
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_TX_SHIFT           3
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_LOW_INTR_TX_DEFAULT         0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_RCVD_INTR_TX [02:02] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_TX_MASK           0x00000004
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_TX_SHIFT          2
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_RCVD_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: CEC_SENT_INTR_TX [01:01] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_TX_MASK           0x00000002
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_TX_SHIFT          1
#define BCHP_AON_L2_PCI_MASK_CLEAR_CEC_SENT_INTR_TX_DEFAULT        0x00000001

/* AON_L2 :: PCI_MASK_CLEAR :: FRONT_PANEL_RESET_INTR [00:00] */
#define BCHP_AON_L2_PCI_MASK_CLEAR_FRONT_PANEL_RESET_INTR_MASK     0x00000001
#define BCHP_AON_L2_PCI_MASK_CLEAR_FRONT_PANEL_RESET_INTR_SHIFT    0
#define BCHP_AON_L2_PCI_MASK_CLEAR_FRONT_PANEL_RESET_INTR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_AON_L2_H__ */

/* End of File */
