INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'zehao' on host 'chen' (Windows NT_amd64 version 6.2) on Fri Jun 09 10:58:59 +0200 2023
INFO: [HLS 200-10] In directory 'D:/ProjectWork/SPARSE_MATRIX_ACC'
Sourcing Tcl script 'D:/ProjectWork/SPARSE_MATRIX_ACC/kernel_acc/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project kernel_acc 
INFO: [HLS 200-10] Opening project 'D:/ProjectWork/SPARSE_MATRIX_ACC/kernel_acc'.
INFO: [HLS 200-1510] Running: set_top krnl_sparse_matrix_acc 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel.h 
INFO: [HLS 200-10] Adding design file 'kernel.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/ProjectWork/SPARSE_MATRIX_ACC/kernel_acc/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 10 
INFO: [HLS 200-1510] Running: set_directive_top -name krnl_sparse_matrix_acc krnl_sparse_matrix_acc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_test.cpp in debug mode
   Generating csim.exe
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_int.h:55,
                 from ../../../../kernel_test.cpp:2:
D:/Xilinx/Vitis_HLS/2021.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2021.1/include/hls_fpo.h:189:0,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half_fpo.h:64,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/hls_half.h:71,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/etc/ap_private.h:91,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_common.h:653,
                 from D:/Xilinx/Vitis_HLS/2021.1/include/ap_int.h:55,
                 from ../../../../kernel_test.cpp:2:
D:/Xilinx/Vitis_HLS/2021.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
matrixC_o: 81
matrixC_o: 11
matrixC_o: 126
matrixC_o: 26
matrixC_o: 2
matrixC_o: 2
matrixC_o: 3
matrixC_o: 3
matrixC_o: 4
matrixC_o: 4
matrixC_o: 5
matrixC_o: 5
matrixC_o: 6
matrixC_o: 6
matrixC_o: 159
matrixC_o: 21
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.213 seconds; current allocated memory: 188.344 MB.
