#Add other command line options here
+libext+.v
+incdir+rtl+sim
+incdir+${NYSA}/cbuilder/verilog
+incdir+${NYSA}/cbuilder/verilog/wishbone/slave/wb_sdram/rtl
#Point to the Xilinx Unisims dir
+incdir+/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src
+integer-width+32


${NYSA}/cbuilder/verilog/sim/wishbone/interconnect/example_2port_interconnect/wishbone_interconnect.v
${NYSA}/cbuilder/verilog/wishbone/master/wishbone_master.v


/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/glbl.v
/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/unisims/STARTUP_SPARTAN6.v
/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/unisims/BUFG.v
/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/unisims/ODDR2.v
/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/unisims/PLL_BASE.v
/opt/Xilinx/14.5/ISE_DS/ISE/verilog/src/unisims/PLL_ADV.v

../../common/wb_mem_2_ppfifo/rtl/wb_mem_2_ppfifo.v

${NYSA}/cbuilder/verilog/generic/ppfifo.v
${NYSA}/cbuilder/verilog/generic/blk_mem.v
${NYSA}/cbuilder/verilog/generic/cross_clock_enable.v



../wb_sdram/rtl/sdram.v
../wb_sdram/rtl/sdram_clkgen.v
../wb_sdram/sim/mt48lc4m16.v
../wb_sdram/rtl/sdram_include.v
../wb_sdram/rtl/sdram_read.v
../wb_sdram/rtl/sdram_write.v
../wb_sdram/rtl/wb_sdram.v

rtl/nh_lcd_data_writer.v
rtl/nh_lcd_command.v
rtl/nh_lcd.v
rtl/wb_nh_lcd.v
sim/tb_wishbone_master.v

sim/arbitor_2_masters.v
sim/wishbone_mem_interconnect.v

