<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>cbkpan</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>semicap_hipero_icap_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>icap_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>icap_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ICAP_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>icap_avail</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_prdone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_prerror</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_crcerror</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_eccerrornotsingle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_eccerrorsingle</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_endofframe</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_endofscan</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_far</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">25</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_csib</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_rdwrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>icap_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fecc_farsel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>ICAPE3 and FRAME-ECC for use with SEM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">semicap_hipero_icap_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>HIPERO ICAP</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e4bb98_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9ca2b3_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a45757d_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eed2c81_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d16938_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751833f1_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad4e0a7_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8c3b2_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37803140_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79aef25d_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f8a83a_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbad5f2_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc2d7a3_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31079ad9_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589df288_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7475d3_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1b478b_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9fc7c5_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b3b520_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279e18d4_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1962bd5c_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dddfcb7_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e73b70e_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1baa7f88_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591e7509_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a44d9a8_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5102f097_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e7f2e0_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15770a4f_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e15557_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c4a1c7_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4baf75d0_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247cb261_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc3e162_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f989878_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e99b17_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d62ab0_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1344bbb1_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bddcca_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a236269_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121bf4fc_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476695c5_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6494bfbc_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4859a581_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e47807_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab7f1b2_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165bb762_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226fc601_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea5b0e3_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@713c551e_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ddcc49_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203da209_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa2042e_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1764b_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4729d4b8_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b99cf3_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c2339d_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a43e8ab_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb78681_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415a8629_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b5e482_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38657ca5_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4910766a_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8c3bd1_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2bacb_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efaf1f5_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88df3d6_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a900072_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d2d077_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d60e89_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716526d2_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2ac23f_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b345d86_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6531e5_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78deefa9_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133bed9a_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3710a8fb_ARCHIVE_LOCATION">d:/projects/hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68279d14_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fe1012_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3618ac_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aeb37d2_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb031d1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e13b02_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4249b9c2_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fef4d5a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c930a68_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6455641b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d940506_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc57181_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/hipero_icap/hipero_icap.srcs/sources_1/imports/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634b90a3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64749e49_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a16a7e1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c26ded6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b716ef0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9c1aeb_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750f0cca_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1634d1f5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2613b134_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc9100_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e43222b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40826817_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7758c4d8_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e19948_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8804b6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6497d607_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faabdc5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579f9dfb_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4e8e82_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/h</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f362b06_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d96eedf_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4ae3af_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1937f2c1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2731a6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f3db83_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4091f497_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550155d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664f467_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipe</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e149065_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f54a8d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff15759_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hiper</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e58bf63_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1d2afd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792b426c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3274b205_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf22855_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266db1dc_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77931504_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2923d2_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21be2b64_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e94a859_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703f322a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_i</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1403ee6e_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9a9c5d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dcf97df_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5f99e2_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e419939_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a53ed9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_ica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18be8b62_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2efa1b59_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad5dd79_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/hipero_icap</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="ce9778d4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="599bb740"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="66e4b68f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d86200e4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
