<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1473' type='llvm::ScheduleHazardRecognizer * llvm::TargetInstrInfo::CreateTargetHazardRecognizer(const llvm::TargetSubtargetInfo * STI, const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1470'>/// Allocate and return a hazard recognizer to use for this target when
  /// scheduling the machine instructions before register allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='199' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGVLIW.cpp' l='74' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGVLIWC1ERN4llvm15MachineFunctionEPNS1_9AAResultsEPNS1_23SchedulingPriorityQueueE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1053' ll='1058' type='llvm::ScheduleHazardRecognizer * llvm::TargetInstrInfo::CreateTargetHazardRecognizer(const llvm::TargetSubtargetInfo * STI, const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='1052'>// Default implementation of CreateTargetRAHazardRecognizer.</doc>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='127' c='_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='134' u='c' c='_ZNK4llvm16ARMBaseInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='99' c='_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='110' u='c' c='_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE'/>
