
package:
  name: ai_core_cd_uvm_tb
  description: "ai_core_cd verification UVM testbench"
  authors:
    - "gabriel.bratu@axelera.ai"

dependencies:
  aic_control_dispatcher:   { path: "" } # call in DUT RTL
  aic_common_pkg:           { path: "" }
  europa_asic_pkg:          { path: "" } #import aic_addr_map_pkg to get the AICD START & END Addresses
#  axi4pc:                   { path: "" } #will add protocol check; in addition to this we also want to add performance check 
  ai_core_cd_uvm_test:      { path: "" } # AI Core CD Verification testcases
  dv_common_rtl:            { path: "" }
  

sources:
  - target: simulation
    include_dirs:
      - .
    files:
      - ai_core_cd_if.sv
      - hdl_top.sv
