{"sha": "e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTU1YTlhNmVhMmEyZTc3M2I1OTBlZmYwMGY2ZmE3Yjc0MDBkNThiMw==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@redhat.com", "date": "2001-01-03T22:52:42Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "2001-01-03T22:52:42Z"}, "message": "alpha.md (addvsi3, addvdi3): New.\n\n        * config/alpha/alpha.md (addvsi3, addvdi3): New.\n        (negvsi2, negvdi2, subvsi3, subvdi3, mulvsi3, mulvdi3): New.\n\nFrom-SVN: r38676", "tree": {"sha": "466a76b9151b3e8217aab44e09f4f6f12349bc99", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/466a76b9151b3e8217aab44e09f4f6f12349bc99"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3/comments", "author": null, "committer": null, "parents": [{"sha": "b54becdc4b0629b02b4c4dfb13ab88875eb678c8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b54becdc4b0629b02b4c4dfb13ab88875eb678c8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b54becdc4b0629b02b4c4dfb13ab88875eb678c8"}], "stats": {"total": 102, "additions": 102, "deletions": 0}, "files": [{"sha": "80397cee1dd210aff17979660e39969f770d6473", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "patch": "@@ -1,3 +1,8 @@\n+2001-01-03  Richard Henderson  <rth@redhat.com>\n+\n+\t* config/alpha/alpha.md (addvsi3, addvdi3): New.\n+\t(negvsi2, negvdi2, subvsi3, subvdi3, mulvsi3, mulvdi3): New.\n+\t\n 2001-01-03  Franz Sirl  <Franz.Sirl-kernel@lauterbach.com>\n \n \t* tradcpp.c (main): Make sure finclude() is called with a valid"}, {"sha": "23d9f5ae6ddcbf666b7b630b9e962ed3e4504fb3", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 97, "deletions": 0, "changes": 97, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=e55a9a6ea2a2e773b590eff00f6fa7b7400d58b3", "patch": "@@ -582,6 +582,20 @@\n   operands[7] = gen_lowpart (SImode, operands[5]);\n }\")\n \n+(define_insn \"addvsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")\n+\t(plus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"%rJ,rJ\")\n+\t\t (match_operand:SI 2 \"sext_add_operand\" \"rI,O\")))\n+   (trap_if (ne (plus:DI (sign_extend:DI (match_dup 1))\n+\t\t\t (sign_extend:DI (match_dup 2)))\n+\t\t(sign_extend:DI (plus:SI (match_dup 1)\n+\t\t\t\t\t (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"@\n+   addlv %r1,%2,%0\n+   sublv %r1,%n2,%0\")\n+\n (define_expand \"adddi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"\")\n \t(plus:DI (match_operand:DI 1 \"register_operand\" \"\")\n@@ -723,6 +737,20 @@\n    s%2addq %1,%3,%0\n    s%2subq %1,%n3,%0\")\n \n+(define_insn \"addvdi3\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r,r\")\n+\t(plus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ,rJ\")\n+\t\t (match_operand:DI 2 \"sext_add_operand\" \"rI,O\")))\n+   (trap_if (ne (plus:TI (sign_extend:TI (match_dup 1))\n+\t\t\t (sign_extend:TI (match_dup 2)))\n+\t\t(sign_extend:TI (plus:DI (match_dup 1)\n+\t\t\t\t\t (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"@\n+   addqv %r1,%2,%0\n+   subqv %r1,%n2,%0\")\n+\n (define_insn \"negsi2\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(neg:SI (match_operand:SI 1 \"reg_or_8bit_operand\" \"rI\")))]\n@@ -736,12 +764,30 @@\n   \"\"\n   \"subl $31,%1,%0\")\n \n+(define_insn \"negvsi2\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(neg:SI (match_operand:SI 1 \"register_operand\" \"r\")))\n+   (trap_if (ne (neg:DI (sign_extend:DI (match_dup 1)))\n+\t\t(sign_extend:DI (neg:SI (match_dup 1))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"sublv $31,%1,%0\")\n+\n (define_insn \"negdi2\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(neg:DI (match_operand:DI 1 \"reg_or_8bit_operand\" \"rI\")))]\n   \"\"\n   \"subq $31,%1,%0\")\n \n+(define_insn \"negvdi2\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(neg:DI (match_operand:DI 1 \"register_operand\" \"r\")))\n+   (trap_if (ne (neg:TI (sign_extend:TI (match_dup 1)))\n+\t\t(sign_extend:TI (neg:DI (match_dup 1))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"subqv $31,%1,%0\")\n+\n (define_expand \"subsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"\")\n \t(minus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"\")\n@@ -780,6 +826,18 @@\n   \"\"\n   \"subl %r1,%2,%0\")\n \n+(define_insn \"subvsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(minus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rJ\")\n+\t\t  (match_operand:SI 2 \"reg_or_8bit_operand\" \"rI\")))\n+   (trap_if (ne (minus:DI (sign_extend:DI (match_dup 1))\n+\t\t\t  (sign_extend:DI (match_dup 2)))\n+\t\t(sign_extend:DI (minus:SI (match_dup 1)\n+\t\t\t\t\t  (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"sublv %r1,%2,%0\")\n+\n (define_insn \"subdi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(minus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"rJ\")\n@@ -812,6 +870,18 @@\n   \"\"\n   \"s%2subq %1,%3,%0\")\n \n+(define_insn \"subvdi3\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(minus:DI (match_operand:DI 1 \"reg_or_0_operand\" \"rJ\")\n+\t\t  (match_operand:DI 2 \"reg_or_8bit_operand\" \"rI\")))\n+   (trap_if (ne (minus:TI (sign_extend:TI (match_dup 1))\n+\t\t\t  (sign_extend:TI (match_dup 2)))\n+\t\t(sign_extend:TI (minus:DI (match_dup 1)\n+\t\t\t\t\t  (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"subqv %r1,%2,%0\")\n+\n (define_insn \"mulsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(mult:SI (match_operand:SI 1 \"reg_or_0_operand\" \"%rJ\")\n@@ -831,6 +901,20 @@\n   [(set_attr \"type\" \"imul\")\n    (set_attr \"opsize\" \"si\")])\n \n+(define_insn \"mulvsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+\t(mult:SI (match_operand:SI 1 \"reg_or_0_operand\" \"%rJ\")\n+\t\t (match_operand:SI 2 \"reg_or_8bit_operand\" \"rI\")))\n+   (trap_if (ne (mult:DI (sign_extend:DI (match_dup 1))\n+\t\t\t (sign_extend:DI (match_dup 2)))\n+\t\t(sign_extend:DI (mult:SI (match_dup 1)\n+\t\t\t\t\t (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"mullv %r1,%2,%0\"\n+  [(set_attr \"type\" \"imul\")\n+   (set_attr \"opsize\" \"si\")])\n+\n (define_insn \"muldi3\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(mult:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ\")\n@@ -839,6 +923,19 @@\n   \"mulq %r1,%2,%0\"\n   [(set_attr \"type\" \"imul\")])\n \n+(define_insn \"mulvdi3\"\n+  [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n+\t(mult:DI (match_operand:DI 1 \"reg_or_0_operand\" \"%rJ\")\n+\t\t (match_operand:DI 2 \"reg_or_8bit_operand\" \"rI\")))\n+   (trap_if (ne (mult:TI (sign_extend:TI (match_dup 1))\n+\t\t\t (sign_extend:TI (match_dup 2)))\n+\t\t(sign_extend:TI (mult:DI (match_dup 1)\n+\t\t\t\t\t (match_dup 2))))\n+\t    (const_int 0))]\n+  \"\"\n+  \"mulqv %r1,%2,%0\"\n+  [(set_attr \"type\" \"imul\")])\n+\n (define_insn \"umuldi3_highpart\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(truncate:DI"}]}