# Reading pref.tcl
# do Processador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/theda/Downloads/Processador/processador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:35 on Aug 22,2021
# vcom -reportprogress 300 -93 -work work C:/Users/theda/Downloads/Processador/processador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Processador
# -- Compiling architecture logic of Processador
# End time: 16:59:35 on Aug 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.processador
# vsim work.processador 
# Start time: 16:59:54 on Aug 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processador(logic)
# End time: 17:00:22 on Aug 22,2021, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
