set_property PACKAGE_PIN M4 [get_ports {SDRAM_A[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[0]}]

set_property PACKAGE_PIN P4 [get_ports {SDRAM_A[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[1]}]

set_property PACKAGE_PIN M6 [get_ports {SDRAM_A[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[2]}]

set_property PACKAGE_PIN T1 [get_ports {SDRAM_A[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[3]}]

set_property PACKAGE_PIN L3 [get_ports {SDRAM_A[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[4]}]

set_property PACKAGE_PIN P5 [get_ports {SDRAM_A[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[5]}]

set_property PACKAGE_PIN M2 [get_ports {SDRAM_A[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[6]}]

set_property PACKAGE_PIN N1 [get_ports {SDRAM_A[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[7]}]

set_property PACKAGE_PIN L4 [get_ports {SDRAM_A[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[8]}]

set_property PACKAGE_PIN N5 [get_ports {SDRAM_A[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[9]}]

set_property PACKAGE_PIN R2 [get_ports {SDRAM_A[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[10]}]

set_property PACKAGE_PIN K5 [get_ports {SDRAM_A[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[11]}]

set_property PACKAGE_PIN N6 [get_ports {SDRAM_A[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[12]}]

set_property PACKAGE_PIN K3 [get_ports {SDRAM_A[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_A[13]}]
set_property IOB TRUE [get_cells -hierarchical SDRAM_A_reg*]
                                                   
set_property PACKAGE_PIN R1 [get_ports {SDRAM_BA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_BA[2]}]

set_property PACKAGE_PIN P3 [get_ports {SDRAM_BA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_BA[1]}]

set_property PACKAGE_PIN P2 [get_ports {SDRAM_BA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_BA[0]}]
set_property IOB TRUE [get_cells -hierarchical SDRAM_BA_reg*]

set_property PACKAGE_PIN R7 [get_ports {SDRAM_DQ[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[0]}]

set_property PACKAGE_PIN V6 [get_ports {SDRAM_DQ[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[1]}]

set_property PACKAGE_PIN R8 [get_ports {SDRAM_DQ[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[2]}]

set_property PACKAGE_PIN U7 [get_ports {SDRAM_DQ[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[3]}]

set_property PACKAGE_PIN V7 [get_ports {SDRAM_DQ[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[4]}]

set_property PACKAGE_PIN R6 [get_ports {SDRAM_DQ[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[5]}]

set_property PACKAGE_PIN U6 [get_ports {SDRAM_DQ[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[6]}]

set_property PACKAGE_PIN R5 [get_ports {SDRAM_DQ[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[7]}]

set_property PACKAGE_PIN T5 [get_ports {SDRAM_DQ[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[8]}]

set_property PACKAGE_PIN U3 [get_ports {SDRAM_DQ[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[9]}]

set_property PACKAGE_PIN V5 [get_ports {SDRAM_DQ[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[10]}]

set_property PACKAGE_PIN U4 [get_ports {SDRAM_DQ[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[11]}]

set_property PACKAGE_PIN V4 [get_ports {SDRAM_DQ[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[12]}]

set_property PACKAGE_PIN T4 [get_ports {SDRAM_DQ[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[13]}]

set_property PACKAGE_PIN V1 [get_ports {SDRAM_DQ[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[14]}]

set_property PACKAGE_PIN T3 [get_ports {SDRAM_DQ[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQ[15]}]


set_property PACKAGE_PIN U9 [get_ports {SDRAM_DQS[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQS[0]}]

set_property PACKAGE_PIN U2 [get_ports {SDRAM_DQS[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_DQS[1]}]

#set_property PACKAGE_PIN V9 [get_ports {SDRAM_nDQS[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_nDQS[0]}]

#set_property PACKAGE_PIN V2 [get_ports {SDRAM_nDQS[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDRAM_nDQS[1]}]


set_property PACKAGE_PIN T6 [get_ports SDRAM_LDQM]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_LDQM]

set_property PACKAGE_PIN U1 [get_ports SDRAM_UDQM]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_UDQM]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_DM_reg*]

set_property PACKAGE_PIN L1 [get_ports SDRAM_nCAS]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_nCAS]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_nCAS_reg]

set_property PACKAGE_PIN K6 [get_ports SDRAM_nCS]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_nCS]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_nCS_reg]

set_property PACKAGE_PIN N4 [get_ports SDRAM_nRAS]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_nRAS]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_nRAS_reg]

set_property PACKAGE_PIN N2 [get_ports SDRAM_nWE]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_nWE]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_nWE_reg]

set_property PACKAGE_PIN M3 [get_ports SDRAM_ODT]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_ODT]

set_property PACKAGE_PIN M1 [get_ports SDRAM_CKE]
set_property IOSTANDARD LVCMOS18 [get_ports SDRAM_CKE]
#set_property IOB TRUE [get_cells -hierarchical SDRAM_CKE_reg]

set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports SDRAM_CK]
set_property PACKAGE_PIN L6 [get_ports SDRAM_CK]

set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports SDRAM_nCK]
set_property PACKAGE_PIN L5 [get_ports SDRAM_nCK]

