17:42:49 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
17:42:54 INFO  : XSDB server has started successfully.
17:43:13 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
17:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:46:00 ERROR : Cannot find memory context of target ARM_DAP
17:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:46:30 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:46:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:46:46 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:47:47 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
17:47:48 INFO  : XSDB server has started successfully.
17:47:48 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
17:47:48 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
17:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:47:58 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:48:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:48:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:51:03 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:51:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:52:16 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:52:20 INFO  : ps7_init is completed.
17:52:20 INFO  : ps7_post_config is completed.
17:52:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:43 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
18:27:43 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
10:42:06 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
10:42:13 INFO  : XSDB server has started successfully.
10:42:30 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
10:42:32 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
16:10:45 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
16:10:48 INFO  : XSDB server has started successfully.
16:10:54 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
16:10:54 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
16:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:51:16 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:51:31 INFO  : ps7_init is completed.
16:51:31 INFO  : ps7_post_config is completed.
16:51:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:08:51 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:09:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:13:47 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:13:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:20:40 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:20:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:25:07 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:25:11 INFO  : ps7_init is completed.
17:25:11 INFO  : ps7_post_config is completed.
17:25:11 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:32:35 INFO  : ps7_init is completed.
17:32:35 INFO  : ps7_post_config is completed.
17:32:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:00 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:14:54 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
09:14:58 INFO  : XSDB server has started successfully.
09:15:05 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
09:15:05 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
09:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:31:07 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:32:20 INFO  : ps7_init is completed.
09:32:20 INFO  : ps7_post_config is completed.
09:32:20 INFO  : Processor reset is completed for ps7_cortexa9_0
09:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:41:38 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:41:44 INFO  : ps7_init is completed.
09:41:44 INFO  : ps7_post_config is completed.
09:41:45 INFO  : Processor reset is completed for ps7_cortexa9_0
09:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:47:39 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:48:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:48:34 INFO  : Processor reset is completed for ps7_cortexa9_0
09:50:52 INFO  : Processor reset is completed for ps7_cortexa9_0
09:50:58 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:50:58 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:51:05 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:51:10 INFO  : ps7_init is completed.
09:51:10 INFO  : ps7_post_config is completed.
09:51:11 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:52:40 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:52:55 INFO  : ps7_init is completed.
09:52:55 INFO  : ps7_post_config is completed.
09:52:56 INFO  : Processor reset is completed for ps7_cortexa9_0
09:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:58:09 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:58:14 INFO  : ps7_init is completed.
09:58:14 INFO  : ps7_post_config is completed.
09:58:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:00:43 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:00:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:04:29 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:26:22 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
10:26:23 INFO  : XSDB server has started successfully.
10:26:23 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
10:26:23 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
10:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:31:43 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:31:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:33:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:33:14 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:33:21 INFO  : ps7_init is completed.
10:33:21 INFO  : ps7_post_config is completed.
10:33:22 INFO  : Processor reset is completed for ps7_cortexa9_0
10:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:35:16 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:35:20 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:00 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:10:20 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
11:10:22 INFO  : XSDB server has started successfully.
11:10:23 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
11:10:24 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
11:10:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1496653784000,  Project:1496418027000
11:10:26 INFO  : The hardware specification for project 'design_for_gpio_wrapper_hw_platform_0' is different from /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
11:10:26 INFO  : Copied contents of /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf into /design_for_gpio_wrapper_hw_platform_0/system.hdf.
11:10:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:10:36 INFO  : 
11:10:37 INFO  : Updating hardware inferred compiler options for gpio.
11:10:37 INFO  : Clearing existing target manager status.
11:10:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:10:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:27:12 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:33:27 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
11:33:28 INFO  : XSDB server has started successfully.
11:33:28 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
11:33:28 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
11:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:41:01 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:41:11 INFO  : ps7_init is completed.
11:41:11 INFO  : ps7_post_config is completed.
11:41:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:43:04 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:46:38 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
11:46:39 INFO  : XSDB server has started successfully.
11:46:39 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
11:46:39 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
11:46:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1496655958000,  Project:1496653784000
11:46:41 INFO  : The hardware specification for project 'design_for_gpio_wrapper_hw_platform_0' is different from /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
11:46:41 INFO  : Copied contents of /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf into /design_for_gpio_wrapper_hw_platform_0/system.hdf.
11:46:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:46:47 INFO  : 
11:46:48 INFO  : Updating hardware inferred compiler options for gpio.
11:46:48 INFO  : Clearing existing target manager status.
11:46:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:46:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:47:08 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:47:26 INFO  : ps7_init is completed.
11:47:26 INFO  : ps7_post_config is completed.
11:47:26 INFO  : Processor reset is completed for ps7_cortexa9_0
11:48:55 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:48:55 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
11:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:49:06 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:49:17 INFO  : ps7_init is completed.
11:49:17 INFO  : ps7_post_config is completed.
11:49:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:56:43 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:57:05 INFO  : ps7_init is completed.
11:57:05 INFO  : ps7_post_config is completed.
11:57:05 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:05 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:00:05 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
12:00:20 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
12:00:28 INFO  : ps7_init is completed.
12:00:28 INFO  : ps7_post_config is completed.
12:00:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:05:11 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
12:05:11 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
12:05:18 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:20:28 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
13:20:31 INFO  : XSDB server has started successfully.
13:20:38 INFO  : Processing command line option -hwspec /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf.
13:20:38 INFO  : Checking for hwspec changes in the project design_for_gpio_wrapper_hw_platform_0.
13:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:21:04 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:21:22 INFO  : ps7_init is completed.
13:21:22 INFO  : ps7_post_config is completed.
13:21:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:41 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:29:41 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
13:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:29:51 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:30:00 INFO  : ps7_init is completed.
13:30:00 INFO  : ps7_post_config is completed.
13:30:00 INFO  : Processor reset is completed for ps7_cortexa9_0
13:54:45 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:54:45 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
14:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:04:37 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
14:04:53 INFO  : ps7_init is completed.
14:04:53 INFO  : ps7_post_config is completed.
14:04:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:05:49 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
14:05:58 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:57:48 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
14:57:55 INFO  : ps7_init is completed.
14:57:55 INFO  : ps7_post_config is completed.
14:57:55 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:00 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:58:00 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
14:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:59:54 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
15:00:01 INFO  : ps7_init is completed.
15:00:01 INFO  : ps7_post_config is completed.
15:00:01 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:51 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:07:25 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
15:07:28 INFO  : XSDB server has started successfully.
15:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
15:07:52 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
15:08:08 INFO  : ps7_init is completed.
15:08:08 INFO  : ps7_post_config is completed.
15:08:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
15:09:39 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
15:09:44 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
15:10:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
15:10:38 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
15:10:46 INFO  : ps7_init is completed.
15:10:47 INFO  : ps7_post_config is completed.
15:10:47 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:44 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:31:44 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
15:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
15:49:14 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
15:49:27 INFO  : ps7_init is completed.
15:49:28 INFO  : ps7_post_config is completed.
15:49:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:34 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
15:58:34 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
16:04:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:04:51 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:05:09 INFO  : ps7_init is completed.
16:05:09 INFO  : ps7_post_config is completed.
16:05:09 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:05:45 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:05:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:05:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:12:46 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:12:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:20:22 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
16:22:25 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
16:22:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:47 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:33:56 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
09:34:00 INFO  : XSDB server has started successfully.
10:14:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:14:25 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:14:46 INFO  : ps7_init is completed.
10:14:46 INFO  : ps7_post_config is completed.
10:14:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:25:53 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:26:00 INFO  : Processor reset is completed for ps7_cortexa9_0
10:27:44 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:51:07 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
13:51:11 INFO  : XSDB server has started successfully.
13:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:55:12 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:55:24 INFO  : ps7_init is completed.
13:55:25 INFO  : ps7_post_config is completed.
13:55:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:58:59 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:59:13 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:59:20 INFO  : Processor reset is completed for ps7_cortexa9_0
14:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:01:37 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
14:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
14:02:06 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
14:02:11 INFO  : Processor reset is completed for ps7_cortexa9_0
14:02:12 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Error downloading program to target: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.loadProgram(XilinxAppLaunchConfigurationDelegate.java:865)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:746)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:02:22 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:54:00 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
08:54:05 INFO  : XSDB server has started successfully.
09:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:13:18 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:13:36 INFO  : ps7_init is completed.
09:13:36 INFO  : ps7_post_config is completed.
09:13:37 INFO  : Processor reset is completed for ps7_cortexa9_0
09:15:08 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:15:08 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
09:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:15:16 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:15:24 INFO  : ps7_init is completed.
09:15:24 INFO  : ps7_post_config is completed.
09:15:24 INFO  : Processor reset is completed for ps7_cortexa9_0
09:16:50 INFO  : Processor reset is completed for ps7_cortexa9_0
09:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:27:49 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:27:55 INFO  : Processor reset is completed for ps7_cortexa9_0
09:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
09:48:09 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
09:48:15 INFO  : ps7_init is completed.
09:48:15 INFO  : ps7_post_config is completed.
09:48:15 INFO  : Processor reset is completed for ps7_cortexa9_0
10:02:38 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
10:02:38 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
10:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:08:02 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:08:13 INFO  : ps7_init is completed.
10:08:13 INFO  : ps7_post_config is completed.
10:08:13 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:19:42 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:19:47 INFO  : ps7_init is completed.
10:19:47 INFO  : ps7_post_config is completed.
10:19:48 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:24:08 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:24:12 INFO  : ps7_init is completed.
10:24:12 INFO  : ps7_post_config is completed.
10:24:12 INFO  : Processor reset is completed for ps7_cortexa9_0
10:31:01 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
10:31:01 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
10:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:31:08 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:31:15 INFO  : ps7_init is completed.
10:31:15 INFO  : ps7_post_config is completed.
10:31:15 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:14:41 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:14:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:14:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:14:57 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:15:05 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:15:49 INFO  : ps7_init is completed.
11:15:49 INFO  : ps7_post_config is completed.
11:15:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:16:43 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:17:02 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:17:05 INFO  : ps7_init is completed.
11:17:05 INFO  : ps7_post_config is completed.
11:17:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:17:58 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:18:03 INFO  : Processor reset is completed for ps7_cortexa9_0
11:19:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:21:09 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:21:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:21:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:534)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:21:39 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:21:46 INFO  : ps7_init is completed.
11:21:46 INFO  : ps7_post_config is completed.
11:21:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
11:23:22 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
11:23:30 INFO  : ps7_init is completed.
11:23:30 INFO  : ps7_post_config is completed.
11:23:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:31 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

13:30:31 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
13:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
13:30:54 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
13:30:58 INFO  : ps7_init is completed.
13:30:58 INFO  : ps7_post_config is completed.
13:30:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:07 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:59:40 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
16:59:44 INFO  : XSDB server has started successfully.
17:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:03:00 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:03:12 INFO  : ps7_init is completed.
17:03:12 INFO  : ps7_post_config is completed.
17:03:12 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:06:02 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:06:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:08:56 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:08:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:09:40 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:09:46 INFO  : ps7_init is completed.
17:09:47 INFO  : ps7_post_config is completed.
17:09:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:10:05 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:10:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:11:04 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:11:06 INFO  : ps7_init is completed.
17:11:06 INFO  : ps7_post_config is completed.
17:11:06 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:48 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:18 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:26 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:32:34 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:32:38 ERROR : Checking FPGA configuration failed..Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


17:32:38 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:33:23 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:33:23 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:33:23 ERROR : Disconnect target failed.
17:33:23 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:33:23 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:33:35 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:33:35 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:329)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:308)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:212)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:58)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:827)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:820)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:955)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:323)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1623)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1542)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:248)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:144)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:186)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:159)
	at java.lang.Thread.run(Thread.java:745)
17:33:35 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:33:47 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
17:33:48 INFO  : XSDB server has started successfully.
17:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:34:19 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:34:27 INFO  : ps7_init is completed.
17:34:27 INFO  : ps7_post_config is completed.
17:34:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:11 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
17:37:46 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
17:37:52 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:06 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:32 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:38 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:02:20 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
09:02:23 INFO  : XSDB server has started successfully.
10:00:05 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1_NoIntC/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
10:00:08 INFO  : XSDB server has started successfully.
10:00:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1498466569000,  Project:1496655958000
10:00:21 INFO  : Project design_for_gpio_wrapper_hw_platform_0's source hardware specification located at /home/ciro/Scrivania/SE/Elaborati/Elaborato1/gpio_project/gpio_project.sdk/design_for_gpio_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:00:27 INFO  : Project design_for_gpio_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
10:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652999A" && level==0} -index 1' command is executed.
10:00:42 INFO  : FPGA configured successfully with bitstream "/home/ciro/Scrivania/SE/Elaborati/Elaborato1_NoIntC/gpio_project/gpio_project.sdk/design_for_gpio_wrapper_hw_platform_0/design_for_gpio_wrapper.bit"
10:00:51 INFO  : ps7_init is completed.
10:00:51 INFO  : ps7_post_config is completed.
10:00:51 INFO  : Processor reset is completed for ps7_cortexa9_0
10:05:46 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:08:32 INFO  : Launching XSDB server: xsdb -n -interactive /home/ciro/Scrivania/SE/Elaborati/Elaborato1_NoInt_Driver_C/gpio_project/gpio_project.sdk/temp_xsdb_launch_script.tcl
10:08:33 INFO  : XSDB server has started successfully.
