<?xml version="1.0" encoding="Windows-1252" ?>
<LogicDesigner>
	<Jazyky>
		<Jazyk meno="vhdl">
			<Koncovka>vhd|vhdl</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">--</KlucoveSlova>
			<KlucoveSlova meno="skupina1">access|after|alias|all|architecture|array|assert|attribute|begin|block|body|buffer|bus|case|component|configuration|constant|disconnect|downto|else|elsif|end|entity|exit|file|for|function|generate|generic|group|guarded|if|impure|in|inertial|inout|is|label|library|linkage|literal|loop|map|new|next|null|of|on|open|others|out|package|port|postponed|procedure|process|pure|range|record|register|reject|report|return|select|severity|shared|signal|subtype|then|to|transport|type|unaffected|units|until|use|variable|wait|when|while|with</KlucoveSlova>
			<KlucoveSlova meno="skupina2">abs|and|mod|nand|nor|not|or|rem|rol|ror|sla|sll|sra|srl|xnor|xor</KlucoveSlova>
			<KlucoveSlova meno="skupina3">left|right|low|high|ascending|image|value|pos|val|succ|pred|leftof|rightof|base|range|reverse_range|length|delayed|stable|quiet|transaction|event|active|last_event|last_active|last_value|driving|driving_value|simple_name|path_name|instance_name</KlucoveSlova>
			<KlucoveSlova meno="skupina4">now|readline|read|writeline|write|endfile|resolved|to_bit|to_bitvector|to_stdulogic|to_stdlogicvector|to_stdulogicvector|to_x01|to_x01z|to_UX01|rising_edge|falling_edge|is_x|shift_left|shift_right|rotate_left|rotate_right|resize|to_integer|to_unsigned|to_signed|std_match|to_01</KlucoveSlova>
			<KlucoveSlova meno="skupina5">std|ieee|work|standard|textio|std_logic_1164|std_logic_arith|std_logic_misc|std_logic_signed|std_logic_textio|std_logic_unsigned|numeric_bit|numeric_std|math_complex|math_real|vital_primitives|vital_timing</KlucoveSlova>
			<KlucoveSlova meno="skupina6">boolean|bit|character|severity_level|integer|real|time|delay_length|natural|positive|string|bit_vector|file_open_kind|file_open_status|line|text|side|width|std_ulogic|std_ulogic_vector|std_logic|std_logic_vector|X01|X01Z|UX01|UX01Z|unsigned|signed</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="verilog">
			<Koncovka>v</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="komentarStart">/*</KlucoveSlova>
			<KlucoveSlova meno="komentarKoniec">*/</KlucoveSlova>
			<KlucoveSlova meno="skupina1">always|and|assign|attribute|begin|buf|bufif0|bufif1|case|casex|casez|cmos|deassign|default|defparam|disable|edge|else|end|endattribute|endcase|endfunction|endmodule|endprimitive|endspecify|endtable|endtask|event|for|force|forever|fork|function|highz0|highz1|if|ifnone|initial|inout|input|integer|join|medium|module|large|localparam|macromodule|nand|negedge|nmos|nor|not|notif0|notif1|or|output|parameter|pmos|posedge|primitive|pull0|pull1|pulldown|pullup|rcmos|real|realtime|reg|release|repeat|rnmos|rpmos|rtran|rtranif0|rtranif1|scalared|signed|small|specify|specparam|strength|strong0|strong1|supply0|supply1|table|task|time|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|unsigned|vectored|wait|wand|weak0|weak1|while|wire|wor|xnor|xor</KlucoveSlova>
			<KlucoveSlova meno="skupina2">$readmemb|$readmemh|$sreadmemb|$sreadmemh|$display|$write|$strobe|$monitor|$fdisplay|$fwrite|$fstrobe|$fmonitor|$fopen|$fclose|$time|$stime|$realtime|$scale|$printtimescale|$timeformat|$stop|$finish|$save|$incsave|$restart|$input|$log|$nolog|$key|$nokey|$scope|$showscopes|$showscopes|$showvars|$showvars|$countdrivers|$list|$monitoron|$monitoroff|$dumpon|$dumpoff|$dumpfile|$dumplimit|$dumpflush|$dumpvars|$dumpall|$reset|$reset|$reset|$reset|$reset|$random|$getpattern|$rtoi|$itor|$realtobits|$bitstoreal|$setup|$hold|$setuphold|$period|$width|$skew|$recovery</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="blif">
			<Koncovka>blif</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="skupina1">.inputs|.outputs|.end|.names|.model|.clock|.gate|.mlatch|control</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="eqn">
			<Koncovka>eqn</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="skupina1">inorder|outorder</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="kiss">
			<Koncovka>kiss</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="skupina1">.start_kiss|.end_kiss|.i|.o|.end|.r</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="kiss2">
			<Koncovka>kiss2</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="skupina1">.start_kiss|.end_kiss|.i|.o|.end|.r</KlucoveSlova>
		</Jazyk>
		<Jazyk meno="pla">
			<Koncovka>pla</Koncovka>
			<KlucoveSlova meno="riadkovyKomentar">//</KlucoveSlova>
			<KlucoveSlova meno="skupina1">.ob|.ilb|.i|.o|.end|p</KlucoveSlova>
		</Jazyk>
	</Jazyky>
</LogicDesigner>