# My-Verilog
Sample Code for Verilog


**A Combinational Logic Circuit**
1. [Full Adder](https://en.wikipedia.org/wiki/Adder_(electronics)) <br>
2. [Comparator](https://en.wikipedia.org/wiki/Comparator) <br>
3. [Multiplexer](https://en.wikipedia.org/wiki/Multiplexer) <br>
4. [Encoder](https://en.wikipedia.org/wiki/Encoder_(digital)) <br>
5. [Decoder](https://en.wikipedia.org/wiki/Binary_decoder) <br>


**B Sequential Logic Circuit**
1. [Accumulator](https://en.wikipedia.org/wiki/Accumulator_(computing)) <br>
2. [Counter](https://en.wikipedia.org/wiki/Counter_(digital)) <br>
3. [Frequency Divider](https://en.wikipedia.org/wiki/Frequency_divider) <br>
4. [Shift Register](https://en.wikipedia.org/wiki/Shift_register) <br>

**C Finite State Machine**
1. 2-bit counter <br>
2. [Moore Machine](https://en.wikipedia.org/wiki/Moore_machine) <br>
3. [Mealy Machine](https://en.wikipedia.org/wiki/Mealy_machine) <br>

**D Memory**
1. [SRAM](https://en.wikipedia.org/wiki/Static_random-access_memory) <br>
2. [sync-FIFO](https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)) <br>
3. [aync-FIFO](https://en.wikipedia.org/wiki/FIFO_(computing_and_electronics)) <br>
3. [CAM](https://en.wikipedia.org/wiki/Content-addressable_memory) <br>
4. [stack-LIFO](https://en.wikipedia.org/wiki/Stack_(abstract_data_type)) <br>
5. [ROM](https://en.wikipedia.org/wiki/Read-only_memory) <br>
