============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Thu Jun 23 20:58:07 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(680)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1142)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
RUN-1001 : Project manager successfully analyzed 66 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.627542s wall, 1.437500s user + 0.078125s system = 1.515625s CPU (93.1%)

RUN-1004 : used memory is 329 MB, reserved memory is 305 MB, peak memory is 337 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 443 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 12108 instances
RUN-0007 : 7605 luts, 3338 seqs, 689 mslices, 360 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 14592 nets
RUN-1001 : 8961 nets have 2 pins
RUN-1001 : 4237 nets have [3 - 5] pins
RUN-1001 : 743 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 324 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     895     
RUN-1001 :   No   |  Yes  |  No   |     91      
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1036     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  87   |     10     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 103
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12106 instances, 7605 luts, 3338 seqs, 1049 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1529 pins
PHY-0007 : Cell area utilization is 49%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 59361, tnet num: 14293, tinst num: 12106, tnode num: 70930, tedge num: 98210.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.005636s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.15057e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12106.
PHY-3001 : Level 1 #clusters 1626.
PHY-3001 : End clustering;  0.085179s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (146.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14303e+06, overlap = 369.969
PHY-3002 : Step(2): len = 1.02232e+06, overlap = 412.5
PHY-3002 : Step(3): len = 710047, overlap = 538.469
PHY-3002 : Step(4): len = 621235, overlap = 590.375
PHY-3002 : Step(5): len = 497527, overlap = 695.312
PHY-3002 : Step(6): len = 435999, overlap = 739.438
PHY-3002 : Step(7): len = 360374, overlap = 823.812
PHY-3002 : Step(8): len = 319549, overlap = 839.5
PHY-3002 : Step(9): len = 269143, overlap = 911.031
PHY-3002 : Step(10): len = 235433, overlap = 927.25
PHY-3002 : Step(11): len = 203720, overlap = 985.438
PHY-3002 : Step(12): len = 181341, overlap = 1050.81
PHY-3002 : Step(13): len = 162134, overlap = 1113.34
PHY-3002 : Step(14): len = 147811, overlap = 1146.47
PHY-3002 : Step(15): len = 133416, overlap = 1181.72
PHY-3002 : Step(16): len = 122497, overlap = 1205.91
PHY-3002 : Step(17): len = 108025, overlap = 1230.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.24018e-07
PHY-3002 : Step(18): len = 107954, overlap = 1226.19
PHY-3002 : Step(19): len = 127505, overlap = 1168.75
PHY-3002 : Step(20): len = 130753, overlap = 1123.09
PHY-3002 : Step(21): len = 143989, overlap = 1099.59
PHY-3002 : Step(22): len = 142276, overlap = 1069.41
PHY-3002 : Step(23): len = 145601, overlap = 1054.44
PHY-3002 : Step(24): len = 140772, overlap = 1057.56
PHY-3002 : Step(25): len = 141876, overlap = 1052.06
PHY-3002 : Step(26): len = 137548, overlap = 1046.22
PHY-3002 : Step(27): len = 136012, overlap = 1062.34
PHY-3002 : Step(28): len = 133298, overlap = 1064.72
PHY-3002 : Step(29): len = 133151, overlap = 1065.12
PHY-3002 : Step(30): len = 131870, overlap = 1057.78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.24804e-06
PHY-3002 : Step(31): len = 147540, overlap = 1008.78
PHY-3002 : Step(32): len = 164955, overlap = 970.312
PHY-3002 : Step(33): len = 168639, overlap = 918.094
PHY-3002 : Step(34): len = 172315, overlap = 922.688
PHY-3002 : Step(35): len = 170578, overlap = 895.906
PHY-3002 : Step(36): len = 170587, overlap = 889.5
PHY-3002 : Step(37): len = 169351, overlap = 866.094
PHY-3002 : Step(38): len = 169962, overlap = 864.344
PHY-3002 : Step(39): len = 170323, overlap = 870.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.49607e-06
PHY-3002 : Step(40): len = 200572, overlap = 799.469
PHY-3002 : Step(41): len = 217595, overlap = 756.25
PHY-3002 : Step(42): len = 222318, overlap = 747.688
PHY-3002 : Step(43): len = 222865, overlap = 737.406
PHY-3002 : Step(44): len = 220846, overlap = 728.719
PHY-3002 : Step(45): len = 221345, overlap = 703
PHY-3002 : Step(46): len = 219716, overlap = 703.906
PHY-3002 : Step(47): len = 219461, overlap = 696.562
PHY-3002 : Step(48): len = 218899, overlap = 699.938
PHY-3002 : Step(49): len = 219063, overlap = 699.125
PHY-3002 : Step(50): len = 217781, overlap = 709.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.99215e-06
PHY-3002 : Step(51): len = 244076, overlap = 687.031
PHY-3002 : Step(52): len = 258290, overlap = 650.656
PHY-3002 : Step(53): len = 261637, overlap = 610.875
PHY-3002 : Step(54): len = 262946, overlap = 600.406
PHY-3002 : Step(55): len = 263078, overlap = 598.688
PHY-3002 : Step(56): len = 263126, overlap = 616.75
PHY-3002 : Step(57): len = 262021, overlap = 629.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.98429e-06
PHY-3002 : Step(58): len = 291329, overlap = 580.094
PHY-3002 : Step(59): len = 311542, overlap = 514.625
PHY-3002 : Step(60): len = 314040, overlap = 508.219
PHY-3002 : Step(61): len = 314268, overlap = 492.344
PHY-3002 : Step(62): len = 312940, overlap = 466.25
PHY-3002 : Step(63): len = 313113, overlap = 481.969
PHY-3002 : Step(64): len = 311634, overlap = 495.094
PHY-3002 : Step(65): len = 311505, overlap = 478.781
PHY-3002 : Step(66): len = 310312, overlap = 478.469
PHY-3002 : Step(67): len = 310265, overlap = 483.562
PHY-3002 : Step(68): len = 310507, overlap = 490.406
PHY-3002 : Step(69): len = 310928, overlap = 486.875
PHY-3002 : Step(70): len = 310964, overlap = 475.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.99686e-05
PHY-3002 : Step(71): len = 344414, overlap = 392.406
PHY-3002 : Step(72): len = 361777, overlap = 357.906
PHY-3002 : Step(73): len = 363341, overlap = 329.781
PHY-3002 : Step(74): len = 363883, overlap = 302.656
PHY-3002 : Step(75): len = 364497, overlap = 300.406
PHY-3002 : Step(76): len = 365243, overlap = 272.938
PHY-3002 : Step(77): len = 362559, overlap = 296.75
PHY-3002 : Step(78): len = 363262, overlap = 292.531
PHY-3002 : Step(79): len = 364449, overlap = 278.906
PHY-3002 : Step(80): len = 365407, overlap = 279.75
PHY-3002 : Step(81): len = 362994, overlap = 290.438
PHY-3002 : Step(82): len = 362711, overlap = 288.25
PHY-3002 : Step(83): len = 362955, overlap = 277.062
PHY-3002 : Step(84): len = 363548, overlap = 278.312
PHY-3002 : Step(85): len = 360751, overlap = 295.719
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.99372e-05
PHY-3002 : Step(86): len = 383808, overlap = 237.812
PHY-3002 : Step(87): len = 396946, overlap = 213.812
PHY-3002 : Step(88): len = 399536, overlap = 204.438
PHY-3002 : Step(89): len = 400438, overlap = 204.938
PHY-3002 : Step(90): len = 401640, overlap = 206.438
PHY-3002 : Step(91): len = 402096, overlap = 204.656
PHY-3002 : Step(92): len = 400707, overlap = 196.688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.79682e-05
PHY-3002 : Step(93): len = 419995, overlap = 158.594
PHY-3002 : Step(94): len = 431888, overlap = 153.594
PHY-3002 : Step(95): len = 432643, overlap = 153.031
PHY-3002 : Step(96): len = 433090, overlap = 163.094
PHY-3002 : Step(97): len = 436755, overlap = 160.719
PHY-3002 : Step(98): len = 439254, overlap = 165.562
PHY-3002 : Step(99): len = 437526, overlap = 159.438
PHY-3002 : Step(100): len = 436781, overlap = 155.375
PHY-3002 : Step(101): len = 437598, overlap = 154
PHY-3002 : Step(102): len = 438285, overlap = 146.062
PHY-3002 : Step(103): len = 436691, overlap = 142.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000152292
PHY-3002 : Step(104): len = 447514, overlap = 151.406
PHY-3002 : Step(105): len = 457560, overlap = 136.562
PHY-3002 : Step(106): len = 460146, overlap = 154.312
PHY-3002 : Step(107): len = 462240, overlap = 156.625
PHY-3002 : Step(108): len = 466163, overlap = 153.656
PHY-3002 : Step(109): len = 467836, overlap = 155.344
PHY-3002 : Step(110): len = 465929, overlap = 147.156
PHY-3002 : Step(111): len = 465161, overlap = 152.812
PHY-3002 : Step(112): len = 466381, overlap = 153.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000304585
PHY-3002 : Step(113): len = 474123, overlap = 142.906
PHY-3002 : Step(114): len = 480987, overlap = 140
PHY-3002 : Step(115): len = 483085, overlap = 137.406
PHY-3002 : Step(116): len = 484011, overlap = 134.438
PHY-3002 : Step(117): len = 485452, overlap = 125.719
PHY-3002 : Step(118): len = 486068, overlap = 124.688
PHY-3002 : Step(119): len = 485312, overlap = 112.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000524542
PHY-3002 : Step(120): len = 490473, overlap = 117
PHY-3002 : Step(121): len = 495237, overlap = 110.75
PHY-3002 : Step(122): len = 495834, overlap = 113.5
PHY-3002 : Step(123): len = 497231, overlap = 106.594
PHY-3002 : Step(124): len = 500536, overlap = 109.625
PHY-3002 : Step(125): len = 501771, overlap = 104.594
PHY-3002 : Step(126): len = 500387, overlap = 104.625
PHY-3002 : Step(127): len = 499295, overlap = 105.094
PHY-3002 : Step(128): len = 500506, overlap = 101.656
PHY-3002 : Step(129): len = 501460, overlap = 103.156
PHY-3002 : Step(130): len = 499996, overlap = 101.406
PHY-3002 : Step(131): len = 499647, overlap = 100.375
PHY-3002 : Step(132): len = 503153, overlap = 95.5625
PHY-3002 : Step(133): len = 505334, overlap = 97.0938
PHY-3002 : Step(134): len = 501837, overlap = 97.0312
PHY-3002 : Step(135): len = 501468, overlap = 99.1562
PHY-3002 : Step(136): len = 503145, overlap = 94.75
PHY-3002 : Step(137): len = 503636, overlap = 96.75
PHY-3002 : Step(138): len = 502122, overlap = 95.1875
PHY-3002 : Step(139): len = 501594, overlap = 95.25
PHY-3002 : Step(140): len = 502890, overlap = 96.7188
PHY-3002 : Step(141): len = 503318, overlap = 96.7188
PHY-3002 : Step(142): len = 501938, overlap = 95.125
PHY-3002 : Step(143): len = 501511, overlap = 93.0938
PHY-3002 : Step(144): len = 503137, overlap = 96.7812
PHY-3002 : Step(145): len = 503695, overlap = 96.5312
PHY-3002 : Step(146): len = 502097, overlap = 94.0312
PHY-3002 : Step(147): len = 501705, overlap = 94.0938
PHY-3002 : Step(148): len = 503184, overlap = 96.1875
PHY-3002 : Step(149): len = 503735, overlap = 97.4688
PHY-3002 : Step(150): len = 502361, overlap = 97.1562
PHY-3002 : Step(151): len = 501933, overlap = 98.6562
PHY-3002 : Step(152): len = 503587, overlap = 99.8125
PHY-3002 : Step(153): len = 504157, overlap = 100.688
PHY-3002 : Step(154): len = 502557, overlap = 99.2188
PHY-3002 : Step(155): len = 502070, overlap = 99.9688
PHY-3002 : Step(156): len = 503978, overlap = 99.6562
PHY-3002 : Step(157): len = 504700, overlap = 97.3125
PHY-3002 : Step(158): len = 502914, overlap = 93.6562
PHY-3002 : Step(159): len = 502404, overlap = 97.6562
PHY-3002 : Step(160): len = 504778, overlap = 97.3438
PHY-3002 : Step(161): len = 505568, overlap = 96.5312
PHY-3002 : Step(162): len = 503337, overlap = 98.9688
PHY-3002 : Step(163): len = 502856, overlap = 98.9688
PHY-3002 : Step(164): len = 505009, overlap = 98.2812
PHY-3002 : Step(165): len = 505538, overlap = 98.2812
PHY-3002 : Step(166): len = 503705, overlap = 98.7188
PHY-3002 : Step(167): len = 503498, overlap = 100.969
PHY-3002 : Step(168): len = 504108, overlap = 99.9688
PHY-3002 : Step(169): len = 504429, overlap = 96.7188
PHY-3002 : Step(170): len = 503778, overlap = 99.0938
PHY-3002 : Step(171): len = 503607, overlap = 100.656
PHY-3002 : Step(172): len = 503757, overlap = 101.719
PHY-3002 : Step(173): len = 503811, overlap = 100.969
PHY-3002 : Step(174): len = 503641, overlap = 100.656
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000943229
PHY-3002 : Step(175): len = 506537, overlap = 99.0312
PHY-3002 : Step(176): len = 509082, overlap = 99.1562
PHY-3002 : Step(177): len = 509543, overlap = 100.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14592.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 721120, over cnt = 1667(4%), over = 9921, worst = 81
PHY-1001 : End global iterations;  0.629310s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (146.5%)

PHY-1001 : Congestion index: top1 = 105.78, top5 = 75.35, top10 = 62.86, top15 = 54.97.
PHY-3001 : End congestion estimation;  0.814487s wall, 1.000000s user + 0.109375s system = 1.109375s CPU (136.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.357439s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.71826e-05
PHY-3002 : Step(178): len = 626241, overlap = 40.1562
PHY-3002 : Step(179): len = 612299, overlap = 40.5
PHY-3002 : Step(180): len = 598022, overlap = 37.5938
PHY-3002 : Step(181): len = 577697, overlap = 32.3125
PHY-3002 : Step(182): len = 560416, overlap = 33.5
PHY-3002 : Step(183): len = 553200, overlap = 37.5312
PHY-3002 : Step(184): len = 549413, overlap = 38.25
PHY-3002 : Step(185): len = 545539, overlap = 34.8125
PHY-3002 : Step(186): len = 541548, overlap = 32.7188
PHY-3002 : Step(187): len = 540752, overlap = 38.9688
PHY-3002 : Step(188): len = 540148, overlap = 45.7812
PHY-3002 : Step(189): len = 539713, overlap = 47.9375
PHY-3002 : Step(190): len = 536469, overlap = 51.8438
PHY-3002 : Step(191): len = 535848, overlap = 52.8125
PHY-3002 : Step(192): len = 532157, overlap = 51.3438
PHY-3002 : Step(193): len = 531502, overlap = 50.625
PHY-3002 : Step(194): len = 528338, overlap = 52.3125
PHY-3002 : Step(195): len = 529582, overlap = 55.4062
PHY-3002 : Step(196): len = 530210, overlap = 54.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114365
PHY-3002 : Step(197): len = 540460, overlap = 57.75
PHY-3002 : Step(198): len = 549853, overlap = 54.2188
PHY-3002 : Step(199): len = 552866, overlap = 50.3438
PHY-3002 : Step(200): len = 550965, overlap = 45.625
PHY-3002 : Step(201): len = 548655, overlap = 42.6562
PHY-3002 : Step(202): len = 548445, overlap = 43.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000226524
PHY-3002 : Step(203): len = 555231, overlap = 46.6875
PHY-3002 : Step(204): len = 561344, overlap = 45.5312
PHY-3002 : Step(205): len = 564922, overlap = 44.2188
PHY-3002 : Step(206): len = 573283, overlap = 39.4375
PHY-3002 : Step(207): len = 575721, overlap = 37.5625
PHY-3002 : Step(208): len = 573959, overlap = 35.7812
PHY-3002 : Step(209): len = 571486, overlap = 34.3125
PHY-3002 : Step(210): len = 568649, overlap = 33.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 60/14592.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 669096, over cnt = 2291(6%), over = 10992, worst = 85
PHY-1001 : End global iterations;  0.724792s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (198.3%)

PHY-1001 : Congestion index: top1 = 90.73, top5 = 68.20, top10 = 57.99, top15 = 52.10.
PHY-3001 : End congestion estimation;  0.922425s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (176.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.599198s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79626e-05
PHY-3002 : Step(211): len = 570381, overlap = 133.25
PHY-3002 : Step(212): len = 563513, overlap = 117.688
PHY-3002 : Step(213): len = 555659, overlap = 104.812
PHY-3002 : Step(214): len = 549589, overlap = 100.5
PHY-3002 : Step(215): len = 536172, overlap = 109.031
PHY-3002 : Step(216): len = 528391, overlap = 110.062
PHY-3002 : Step(217): len = 524398, overlap = 116.188
PHY-3002 : Step(218): len = 519460, overlap = 123.719
PHY-3002 : Step(219): len = 511263, overlap = 141.406
PHY-3002 : Step(220): len = 508290, overlap = 133.781
PHY-3002 : Step(221): len = 503337, overlap = 130.438
PHY-3002 : Step(222): len = 501862, overlap = 133.5
PHY-3002 : Step(223): len = 500384, overlap = 142.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115925
PHY-3002 : Step(224): len = 506627, overlap = 126.469
PHY-3002 : Step(225): len = 514261, overlap = 126.438
PHY-3002 : Step(226): len = 517445, overlap = 121.406
PHY-3002 : Step(227): len = 521061, overlap = 118
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000231851
PHY-3002 : Step(228): len = 524446, overlap = 117.625
PHY-3002 : Step(229): len = 532037, overlap = 104.188
PHY-3002 : Step(230): len = 540369, overlap = 93.75
PHY-3002 : Step(231): len = 542083, overlap = 84.5
PHY-3002 : Step(232): len = 544067, overlap = 80.9062
PHY-3002 : Step(233): len = 544685, overlap = 79.5
PHY-3002 : Step(234): len = 544616, overlap = 77.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000463701
PHY-3002 : Step(235): len = 548734, overlap = 71.25
PHY-3002 : Step(236): len = 552539, overlap = 69.7188
PHY-3002 : Step(237): len = 555485, overlap = 64.875
PHY-3002 : Step(238): len = 562392, overlap = 58.2812
PHY-3002 : Step(239): len = 565084, overlap = 56.8125
PHY-3002 : Step(240): len = 566309, overlap = 56.75
PHY-3002 : Step(241): len = 565888, overlap = 52.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000927402
PHY-3002 : Step(242): len = 567612, overlap = 54.1562
PHY-3002 : Step(243): len = 570961, overlap = 55.3438
PHY-3002 : Step(244): len = 573303, overlap = 54.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 59361, tnet num: 14293, tinst num: 12106, tnode num: 70930, tedge num: 98210.
TMR-2508 : Levelizing timing graph completed, there are 299 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.059951s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (95.8%)

RUN-1004 : used memory is 515 MB, reserved memory is 498 MB, peak memory is 542 MB
OPT-1001 : Total overflow 316.97 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 376/14592.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 696752, over cnt = 2598(7%), over = 9711, worst = 36
PHY-1001 : End global iterations;  1.045667s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 72.41, top5 = 58.59, top10 = 51.46, top15 = 47.40.
PHY-1001 : End incremental global routing;  1.266721s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (148.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.407637s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.928613s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (132.1%)

OPT-1001 : Current memory(MB): used = 529, reserve = 512, peak = 542.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12417/14592.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 696752, over cnt = 2598(7%), over = 9711, worst = 36
PHY-1002 : len = 739312, over cnt = 1849(5%), over = 5203, worst = 29
PHY-1002 : len = 775072, over cnt = 920(2%), over = 2107, worst = 20
PHY-1002 : len = 788640, over cnt = 431(1%), over = 1007, worst = 20
PHY-1002 : len = 797432, over cnt = 7(0%), over = 9, worst = 3
PHY-1001 : End global iterations;  1.386006s wall, 2.015625s user + 0.140625s system = 2.156250s CPU (155.6%)

PHY-1001 : Congestion index: top1 = 60.50, top5 = 51.45, top10 = 46.91, top15 = 44.25.
OPT-1001 : End congestion update;  1.613986s wall, 2.234375s user + 0.140625s system = 2.375000s CPU (147.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14293 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.295897s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (100.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.910000s wall, 2.515625s user + 0.156250s system = 2.671875s CPU (139.9%)

OPT-1001 : Current memory(MB): used = 535, reserve = 518, peak = 542.
OPT-1001 : End physical optimization;  5.046044s wall, 6.078125s user + 0.296875s system = 6.375000s CPU (126.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7605 LUT to BLE ...
SYN-4008 : Packed 7605 LUT and 1344 SEQ to BLE.
SYN-4003 : Packing 1994 remaining SEQ's ...
SYN-4005 : Packed 1681 SEQ with LUT/SLICE
SYN-4006 : 4631 single LUT's are left
SYN-4006 : 313 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 7918/9085 primitive instances ...
PHY-3001 : End packing;  0.904917s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (98.4%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 5485 instances
RUN-1001 : 2685 mslices, 2684 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13480 nets
RUN-1001 : 7600 nets have 2 pins
RUN-1001 : 4383 nets have [3 - 5] pins
RUN-1001 : 827 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 318 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 5483 instances, 5369 slices, 183 macros(1049 instances: 689 mslices 360 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1024 pins
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 584103, Over = 151.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7443/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 770240, over cnt = 1638(4%), over = 2594, worst = 8
PHY-1002 : len = 776344, over cnt = 1091(3%), over = 1476, worst = 7
PHY-1002 : len = 787440, over cnt = 362(1%), over = 453, worst = 4
PHY-1002 : len = 793344, over cnt = 65(0%), over = 73, worst = 3
PHY-1002 : len = 794712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.452690s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (137.7%)

PHY-1001 : Congestion index: top1 = 59.85, top5 = 51.56, top10 = 47.04, top15 = 44.16.
PHY-3001 : End congestion estimation;  1.755301s wall, 2.203125s user + 0.093750s system = 2.296875s CPU (130.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56209, tnet num: 13181, tinst num: 5483, tnode num: 65212, tedge num: 95946.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.221785s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (99.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 542 MB, peak memory is 556 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.649623s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (94.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.39296e-05
PHY-3002 : Step(245): len = 555310, overlap = 167.25
PHY-3002 : Step(246): len = 538658, overlap = 207
PHY-3002 : Step(247): len = 528157, overlap = 217.25
PHY-3002 : Step(248): len = 524937, overlap = 223.25
PHY-3002 : Step(249): len = 525092, overlap = 226.25
PHY-3002 : Step(250): len = 521307, overlap = 237.25
PHY-3002 : Step(251): len = 517592, overlap = 231.75
PHY-3002 : Step(252): len = 513996, overlap = 230.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.78592e-05
PHY-3002 : Step(253): len = 532199, overlap = 197
PHY-3002 : Step(254): len = 542161, overlap = 181.75
PHY-3002 : Step(255): len = 547401, overlap = 163
PHY-3002 : Step(256): len = 543224, overlap = 174
PHY-3002 : Step(257): len = 542447, overlap = 174.5
PHY-3002 : Step(258): len = 542253, overlap = 176.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.20542e-05
PHY-3002 : Step(259): len = 558816, overlap = 157.5
PHY-3002 : Step(260): len = 566876, overlap = 140.75
PHY-3002 : Step(261): len = 570847, overlap = 132
PHY-3002 : Step(262): len = 572038, overlap = 128.5
PHY-3002 : Step(263): len = 572586, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.167867s wall, 0.593750s user + 1.875000s system = 2.468750s CPU (211.4%)

PHY-3001 : Trial Legalized: Len = 625117
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 638/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 761440, over cnt = 2245(6%), over = 4253, worst = 9
PHY-1002 : len = 781472, over cnt = 1310(3%), over = 1976, worst = 9
PHY-1002 : len = 796696, over cnt = 516(1%), over = 716, worst = 8
PHY-1002 : len = 804080, over cnt = 172(0%), over = 241, worst = 5
PHY-1002 : len = 808720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.111096s wall, 3.171875s user + 0.234375s system = 3.406250s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 59.35, top5 = 52.79, top10 = 48.71, top15 = 45.95.
PHY-3001 : End congestion estimation;  2.435327s wall, 3.484375s user + 0.234375s system = 3.718750s CPU (152.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385058s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41817e-05
PHY-3002 : Step(264): len = 583862, overlap = 65.5
PHY-3002 : Step(265): len = 572833, overlap = 102.25
PHY-3002 : Step(266): len = 568444, overlap = 114.5
PHY-3002 : Step(267): len = 567128, overlap = 118
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108363
PHY-3002 : Step(268): len = 579193, overlap = 108.25
PHY-3002 : Step(269): len = 584803, overlap = 97.75
PHY-3002 : Step(270): len = 585493, overlap = 91.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000216727
PHY-3002 : Step(271): len = 593812, overlap = 88
PHY-3002 : Step(272): len = 602992, overlap = 84
PHY-3002 : Step(273): len = 608776, overlap = 72.5
PHY-3002 : Step(274): len = 604983, overlap = 73.25
PHY-3002 : Step(275): len = 603528, overlap = 71.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016735s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.4%)

PHY-3001 : Legalized: Len = 623970, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.045840s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.3%)

PHY-3001 : 54 instances has been re-located, deltaX = 19, deltaY = 30, maxDist = 2.
PHY-3001 : Final: Len = 625019, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56209, tnet num: 13181, tinst num: 5483, tnode num: 65212, tedge num: 95946.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.463432s wall, 1.312500s user + 0.156250s system = 1.468750s CPU (100.4%)

RUN-1004 : used memory is 563 MB, reserved memory is 551 MB, peak memory is 578 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4094/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 783592, over cnt = 2014(5%), over = 3367, worst = 7
PHY-1002 : len = 796120, over cnt = 1165(3%), over = 1658, worst = 7
PHY-1002 : len = 810504, over cnt = 355(1%), over = 440, worst = 5
PHY-1002 : len = 813064, over cnt = 183(0%), over = 242, worst = 5
PHY-1002 : len = 816584, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  1.796099s wall, 2.703125s user + 0.171875s system = 2.875000s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 50.72, top10 = 46.86, top15 = 44.41.
PHY-1001 : End incremental global routing;  2.086774s wall, 3.000000s user + 0.187500s system = 3.187500s CPU (152.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408315s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.809222s wall, 3.718750s user + 0.187500s system = 3.906250s CPU (139.1%)

OPT-1001 : Current memory(MB): used = 570, reserve = 558, peak = 578.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12063/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 816584, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 816592, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 816608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.394732s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (102.9%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 50.72, top10 = 46.86, top15 = 44.41.
OPT-1001 : End congestion update;  0.664872s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (101.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.286922s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (98.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.951926s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 574, reserve = 562, peak = 578.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.283382s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12063/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 816608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.112245s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.4%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 50.72, top10 = 46.86, top15 = 44.41.
PHY-1001 : End incremental global routing;  0.402052s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.435179s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (96.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12063/13480.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 816608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.113318s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.5%)

PHY-1001 : Congestion index: top1 = 58.25, top5 = 50.72, top10 = 46.86, top15 = 44.41.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.305579s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.201117s wall, 7.890625s user + 0.406250s system = 8.296875s CPU (115.2%)

RUN-1003 : finish command "place" in  33.132416s wall, 56.984375s user + 12.812500s system = 69.796875s CPU (210.7%)

RUN-1004 : used memory is 524 MB, reserved memory is 511 MB, peak memory is 578 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.154044s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (171.2%)

RUN-1004 : used memory is 543 MB, reserved memory is 535 MB, peak memory is 584 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5485 instances
RUN-1001 : 2685 mslices, 2684 lslices, 62 pads, 12 brams, 29 dsps
RUN-1001 : There are total 13480 nets
RUN-1001 : 7600 nets have 2 pins
RUN-1001 : 4383 nets have [3 - 5] pins
RUN-1001 : 827 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 318 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 56209, tnet num: 13181, tinst num: 5483, tnode num: 65212, tedge num: 95946.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.385250s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (92.5%)

RUN-1004 : used memory is 539 MB, reserved memory is 526 MB, peak memory is 584 MB
PHY-1001 : 2685 mslices, 2684 lslices, 62 pads, 12 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 757520, over cnt = 2217(6%), over = 4196, worst = 9
PHY-1002 : len = 776416, over cnt = 1292(3%), over = 2079, worst = 9
PHY-1002 : len = 788128, over cnt = 738(2%), over = 1165, worst = 9
PHY-1002 : len = 804376, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 804696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.883338s wall, 3.015625s user + 0.078125s system = 3.093750s CPU (164.3%)

PHY-1001 : Congestion index: top1 = 57.09, top5 = 50.23, top10 = 46.33, top15 = 43.90.
PHY-1001 : End global routing;  2.187623s wall, 3.312500s user + 0.078125s system = 3.390625s CPU (155.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 581, reserve = 571, peak = 584.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_6 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 845, reserve = 838, peak = 845.
PHY-1001 : End build detailed router design. 5.247870s wall, 4.984375s user + 0.187500s system = 5.171875s CPU (98.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 119712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.580525s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (95.5%)

PHY-1001 : Current memory(MB): used = 880, reserve = 874, peak = 880.
PHY-1001 : End phase 1; 4.588626s wall, 4.281250s user + 0.093750s system = 4.375000s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 7128 net; 31.197869s wall, 30.281250s user + 0.765625s system = 31.046875s CPU (99.5%)

PHY-1022 : len = 1.52418e+06, over cnt = 1972(0%), over = 1991, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 892, reserve = 885, peak = 892.
PHY-1001 : End initial routed; 41.856479s wall, 54.859375s user + 1.359375s system = 56.218750s CPU (134.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12307(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.052338s wall, 1.859375s user + 0.203125s system = 2.062500s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 903, reserve = 897, peak = 903.
PHY-1001 : End phase 2; 43.908897s wall, 56.718750s user + 1.562500s system = 58.281250s CPU (132.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.52418e+06, over cnt = 1972(0%), over = 1991, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.062873s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.50049e+06, over cnt = 807(0%), over = 811, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.429473s wall, 4.265625s user + 0.078125s system = 4.343750s CPU (178.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.50041e+06, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.352269s wall, 2.140625s user + 0.046875s system = 2.187500s CPU (161.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.50197e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.513549s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (103.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.50238e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.258731s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (108.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.50258e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.166530s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12307(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.969123s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 687 feed throughs used by 375 nets
PHY-1001 : End commit to database; 1.645101s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 972, reserve = 967, peak = 972.
PHY-1001 : End phase 3; 8.641303s wall, 11.000000s user + 0.359375s system = 11.359375s CPU (131.5%)

PHY-1003 : Routed, final wirelength = 1.50258e+06
PHY-1001 : Current memory(MB): used = 975, reserve = 970, peak = 975.
PHY-1001 : End export database. 0.048100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.5%)

PHY-1001 : End detail routing;  62.790056s wall, 77.390625s user + 2.203125s system = 79.593750s CPU (126.8%)

RUN-1003 : finish command "route" in  66.919735s wall, 82.468750s user + 2.343750s system = 84.812500s CPU (126.7%)

RUN-1004 : used memory is 972 MB, reserved memory is 968 MB, peak memory is 975 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        62
  #input                   12
  #output                  47
  #inout                    3

Utilization Statistics
#lut                    10166   out of  19600   51.87%
#reg                     3527   out of  19600   17.99%
#le                     10479
  #lut only              6952   out of  10479   66.34%
  #reg only               313   out of  10479    2.99%
  #lut&reg               3214   out of  10479   30.67%
#dsp                       29   out of     29  100.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       62   out of    186   33.33%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                    Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                        2013
#2        differentiator/filter/CLK                  GCLK               lslice             u_logic/V5vhu6_syn_11.q0                                  286
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                            80
#4        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               lslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                      17
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                        17
#6        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1                 6
#7        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               mslice             u_spi_master/u_spictrl/u_clkgen/spi_clk_reg_syn_367.q0    4
#8        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_APB/reg1_syn_87.f1                                3
#9        APBTube/ClkDiv/div_clk                     GCLK               mslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                       2
#10       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                           1
#11       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                        0
#12       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                        0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |10479  |9198    |968     |3527    |12      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  APBTube                               |APBTube                         |88     |78      |10      |57      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |9       |0       |0       |
|    SSeg                                |SSeg                            |13     |13      |0       |2       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |97     |81      |15      |62      |0       |0       |
|    KeyToCol                            |KeyToCol                        |82     |66      |15      |47      |0       |0       |
|  Buzzer                                |Buzzer                          |614    |543     |44      |325     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |65     |55      |0       |57      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |58     |50      |8       |33      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |64     |56      |8       |35      |0       |0       |
|    BDMA_BGM                            |BDMA                            |39     |39      |0       |35      |0       |0       |
|    BDMA_Sound                          |BDMA                            |41     |41      |0       |37      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |56     |44      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |56     |43      |8       |29      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |2      |2       |0       |2       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |5      |5       |0       |2       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |103    |97      |6       |27      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |108    |102     |6       |21      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |135    |129     |6       |33      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |361    |329     |26      |140     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |61      |9       |24      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |69     |69      |0       |35      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |88     |88      |0       |26      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |40     |40      |0       |20      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |5      |5       |0       |2       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |3      |3       |0       |0       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |16     |12      |4       |6       |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |115    |115     |0       |84      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |25     |25      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |17     |17      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |18     |18      |0       |17      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |20     |20      |0       |18      |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |26     |26      |0       |12      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |26     |26      |0       |12      |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |2      |2       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |2      |2       |0       |1       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |5      |5       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |5      |5       |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |98     |76      |22      |11      |0       |0       |
|  Timer                                 |Timer                           |47     |27      |10      |27      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |186    |163     |12      |114     |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |70     |70      |0       |19      |0       |0       |
|  differentiator                        |differentiator                  |1274   |575     |487     |473     |0       |26      |
|    filter                              |filter                          |1117   |491     |415     |458     |0       |24      |
|  i2c                                   |i2c                             |411    |319     |92      |72      |0       |0       |
|    DUT_APB                             |apb                             |20     |20      |0       |20      |0       |0       |
|    DUT_FIFO_TX                         |fifo                            |56     |56      |0       |16      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |335    |243     |92      |36      |0       |0       |
|  pwm_dac                               |pwm                             |500    |368     |132     |37      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |1      |1       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |1      |1       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5209   |5131    |59      |1406    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |983    |915     |41      |589     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |130    |124     |0       |126     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |8      |8       |0       |5       |0       |0       |
|    u_spictrl                           |spi_master_controller           |529    |488     |41      |160     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |121    |116     |5       |32      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |77     |59      |18      |29      |0       |0       |
|      u_txreg                           |spi_master_tx                   |309    |291     |18      |97      |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |316    |295     |0       |298     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7536  
    #2          2       2715  
    #3          3       964   
    #4          4       700   
    #5        5-10      887   
    #6        11-50     566   
    #7       51-100      31   
    #8       101-500     4    
    #9        >500       1    
  Average     3.06            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.549076s wall, 4.343750s user + 0.093750s system = 4.437500s CPU (174.1%)

RUN-1004 : used memory is 970 MB, reserved memory is 965 MB, peak memory is 1010 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5483
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13480, pip num: 130578
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 687
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3109 valid insts, and 368251 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  9.845854s wall, 126.031250s user + 2.296875s system = 128.328125s CPU (1303.4%)

RUN-1004 : used memory is 943 MB, reserved memory is 939 MB, peak memory is 1154 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220623_205807.log"
