WireToolSetup.setCategory("Chips, Gates", "Advanced")
WireToolSetup.open("fpga", "FPGA", "gmod_wire_fpga", nil, "FPGAs")

if CLIENT then
	language.Add("Tool.wire_fpga.name", "FPGA Tool (Wire)")
	language.Add("Tool.wire_fpga.desc", "Spawns a field programmable gate array for use with the wire system.")
	language.Add("ToolWirecpu_Model",	"Model:" )
	TOOL.Information = {
		{ name = "left", text = "Upload program to FPGA" },
		{ name = "right", text = "Open editor" },
		{ name = "reload", text = "Reset" }
	}
end
WireToolSetup.BaseLang()
WireToolSetup.SetupMax(40)

TOOL.ClientConVar = {
	model						 = "models/bull/gates/processor.mdl",
	filename					= "",
}

if CLIENT then
	------------------------------------------------------------------------------
	-- Make sure firing animation is displayed clientside
	------------------------------------------------------------------------------
	function TOOL:LeftClick()	return true end
	function TOOL:Reload()		 return true end
	function TOOL:RightClick() return false end
end

if SERVER then
	util.AddNetworkString("FPGA_Upload")
	util.AddNetworkString("FPGA_Download")
	util.AddNetworkString("FPGA_OpenEditor")

	-- Reset
	function TOOL:Reload(trace)
		if trace.Entity:IsPlayer() then return false end
		if CLIENT then return true end

		local player = self:GetOwner()

		if IsValid(trace.Entity) and trace.Entity:GetClass() == "gmod_wire_fpga" then
			trace.Entity:Reset()
			return true
		else
			return false
		end
	end

	-- Spawn or upload
	function TOOL:CheckHitOwnClass(trace)
		return trace.Entity:IsValid() and (trace.Entity:GetClass() == "gmod_wire_fpga")
	end
	function TOOL:LeftClick_Update(trace)
		self:Upload(trace.Entity)
	end
	function TOOL:MakeEnt(ply, model, Ang, trace)
		local ent = WireLib.MakeWireEnt(ply, {Class = self.WireClass, Pos=trace.HitPos, Angle=Ang, Model=model})
		return ent
	end
	function TOOL:PostMake(ent)
		self:Upload(ent)
	end

	-- Open editor
	function TOOL:RightClick(trace)
		if trace.Entity:IsPlayer() then return false end

		if IsValid(trace.Entity) and trace.Entity:GetClass() == "gmod_wire_fpga" then
			self:Download(trace.Entity)
			return true
		end

		net.Start("FPGA_OpenEditor") net.Send(self:GetOwner())
		return false
	end



	------------------------------------------------------------------------------
	-- Uploading (Server -> Client -> Server)
	------------------------------------------------------------------------------
	-- Send request to client for FPGA data
	function TOOL:Upload(ent)
		net.Start("FPGA_Upload")
			net.WriteInt(ent:EntIndex(), 32)
		net.Send(self:GetOwner())
	end
	------------------------------------------------------------------------------
	-- Downloading (Server -> Client)
	------------------------------------------------------------------------------
	-- Send FPGA data to client
	function TOOL:Download(ent)
		local player = self:GetOwner()

		if not hook.Run("CanTool", player, WireLib.dummytrace(ent), "wire_fpga") then
			WireLib.AddNotify(player, "You're not allowed to download from this FPGA (ent index: " .. ent:EntIndex() .. ").", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return
		end

		net.Start("FPGA_Download")
			net.WriteString(ent:GetOriginal())
		net.Send(player)
	end
end
if CLIENT then
	--------------------------------------------------------------
	-- Clientside Send
	--------------------------------------------------------------
	function WireLib.FPGAUpload(targetEnt, data)
		if type(targetEnt) == "number" then targetEnt = Entity(targetEnt) end
		targetEnt = targetEnt or LocalPlayer():GetEyeTrace().Entity
		
		if (not IsValid(targetEnt) or targetEnt:GetClass() ~= "gmod_wire_fpga") then
			WireLib.AddNotify("FPGA: Invalid FPGA entity specified!", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return
		end
		
		if not data and not FPGA_Editor then 
			--WireLib.AddNotify("FPGA: No code specified!", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return 
		end
		data = data or FPGA_Editor:GetData()

		local bytes = #data

		if bytes > 64000 then
			WireLib.AddNotify("FPGA: Code too large (exceeds 64kB)!", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return
		end
		
		net.Start("FPGA_Upload")
			net.WriteEntity(targetEnt)
			net.WriteString(data)
		net.SendToServer()
	end
	
	-- Received request to upload
	net.Receive("FPGA_Upload", function(len, ply)
		local entid = net.ReadInt(32)
		timer.Create("FPGA_Upload_Delay",0.03,30,function() -- The new net library is so fast sometimes the chip gets fully uploaded before the entity even exists.
			if IsValid(Entity(entid)) then
				WireLib.FPGAUpload(entid)
				timer.Remove("FPGA_Upload_Delay")
				timer.Remove("FPGA_Upload_Delay_Error")
			end
		end)
		timer.Create("FPGA_Upload_Delay_Error",0.03*31,1,function() WireLib.AddNotify("FPGA: Invalid FPGA entity specified!", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1) end)
	end)

	--------------------------------------------------------------
	-- Clientside Receive
	--------------------------------------------------------------
	-- Received download data
	net.Receive("FPGA_Download", function(len, ply)
		if not FPGA_Editor then
			FPGA_Editor = vgui.Create("FPGAEditorFrame")
			FPGA_Editor:Setup("FPGA Editor", "fpgachip")
		end

		local data = net.ReadString()

		FPGA_Editor:Open(nil, data, true)
	end)
end

if SERVER then
	--------------------------------------------------------------
	-- Serverside Receive
	--------------------------------------------------------------
	-- Receive FPGA data from client
	net.Receive("FPGA_Upload",function(len, ply)
		local chip = net.ReadEntity()
		--local numpackets = net.ReadUInt(16)
	
		if not IsValid(chip) or chip:GetClass() ~= "gmod_wire_fpga" then
			WireLib.AddNotify(ply, "FPGA: Invalid FPGA chip specified. Upload aborted.", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return
		end

		if not hook.Run("CanTool", ply, WireLib.dummytrace(chip), "wire_fpga") then
			WireLib.AddNotify(ply, "FPGA: You are not allowed to upload to the target FPGA chip. Upload aborted.", NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
			return
		end
		
		local data = net.ReadString()
		local ok, ret = pcall(WireLib.von.deserialize, data)
		
		if ok then
			chip:Upload(ret)
		else
			WireLib.AddNotify(ply, "FPGA: Upload failed! Error message:\n" .. ret, NOTIFY_ERROR, 7, NOTIFYSOUND_ERROR1)
		end
	end)

end



if CLIENT then
	------------------------------------------------------------------------------
	-- Open FPGA editor
	------------------------------------------------------------------------------
	function FPGA_OpenEditor()
		if not FPGA_Editor then
			FPGA_Editor = vgui.Create("FPGAEditorFrame")
			FPGA_Editor:Setup("FPGA Editor", "fpgachip")
		end
		FPGA_Editor:Open()
	end
	net.Receive("FPGA_OpenEditor", FPGA_OpenEditor)

	------------------------------------------------------------------------------
	-- Build tool control panel
	------------------------------------------------------------------------------
	function TOOL.BuildCPanel(panel)
		local currentDirectory
		local FileBrowser = vgui.Create("wire_expression2_browser" , panel)
		panel:AddPanel(FileBrowser)
		FileBrowser:Setup("fpgachip")
		FileBrowser:SetSize(235,400)
		function FileBrowser:OnFileOpen(filepath, newtab)
			if not FPGA_Editor then
				FPGA_Editor = vgui.Create("FPGAEditorFrame")
				FPGA_Editor:Setup("FPGA Editor", "fpgachip")
			end
			FPGA_Editor:Open(filepath, nil, newtab)
		end


		----------------------------------------------------------------------------
		local New = vgui.Create("DButton" , panel)
		panel:AddPanel(New)
		New:SetText("New file")
		New.DoClick = function(button)
			FPGA_OpenEditor()
			FPGA_Editor:AutoSave()
			FPGA_Editor:NewChip(false)
		end
		panel:AddControl("Label", {Text = ""})

		----------------------------------------------------------------------------
		local OpenEditor = vgui.Create("DButton", panel)
		panel:AddPanel(OpenEditor)
		OpenEditor:SetText("Open Editor")
		OpenEditor.DoClick = FPGA_OpenEditor


		----------------------------------------------------------------------------
		panel:AddControl("Label", {Text = ""})
		panel:AddControl("Label", {Text = "FPGA settings:"})


		----------------------------------------------------------------------------
		local modelPanel = WireDermaExts.ModelSelect(panel, "wire_fpga_model", list.Get("Wire_gate_Models"), 5)
		panel:AddControl("Label", {Text = ""})
	end

	------------------------------------------------------------------------------
	-- Tool screen
	------------------------------------------------------------------------------
	tool_program_name = ""
	tool_program_start = 0
	tool_program_size = 0
	tool_program_bytes = ""
	function FPGASetToolInfo(name, size, last_bytes)
		if #name > 18 then
			tool_program_name = name:sub(1,15) .. "..."
		else
			tool_program_name = name
		end
		tool_program_start = math.max(size - 64, 0)
		tool_program_start = tool_program_start - tool_program_start % 8 + 8
		tool_program_size = size
		tool_program_bytes = last_bytes
	end

	local fontTable = {
		font = "Tahoma",
		size = 20,
		weight = 1000,
		antialias = true,
		additive = false,
	}
	surface.CreateFont("FPGAToolScreenAppFont", fontTable)
	fontTable.size = 20
	fontTable.font = "Courier New"
	surface.CreateFont("FPGAToolScreenHexFont", fontTable)
	fontTable.size = 14
	surface.CreateFont("FPGAToolScreenSmallHexFont", fontTable)

	local function drawButton(x, y)
		surface.SetDrawColor(100, 100, 100, 255)
		surface.DrawRect(x, y, 20, 20)
		surface.SetDrawColor(200, 200, 200, 255)
		surface.DrawRect(x, y, 18, 18)
		surface.SetDrawColor(185, 180, 175, 255)
		surface.DrawRect(x+2, y, 16, 18)
	end

	function TOOL:DrawToolScreen(width, height)
		--Background
		surface.SetDrawColor(185, 180, 175, 255)
		surface.DrawRect(0, 0, 256, 256)

		--Top bar
		surface.SetDrawColor(156, 180, 225, 255)
		surface.DrawRect(5, 5, 256-10, 30)
		surface.SetTexture(surface.GetTextureID("gui/gradient"))
		surface.SetDrawColor(31, 45, 130, 255)
		surface.DrawTexturedRect(5, 5, 256-10, 30)

		--App name
		draw.SimpleText("FPGA Editor", "FPGAToolScreenAppFont", 13, 10, Color(255,255,255,255), 0, 0)

		--Buttons
		drawButton(184, 10)
		draw.SimpleText("_", "FPGAToolScreenAppFont", 188, 6, Color(10,10,10,255), 0, 0)
		drawButton(204, 10)
		draw.SimpleText("☐", "FPGAToolScreenAppFont", 205, 8, Color(10,10,10,255), 0, 0)
		drawButton(226, 10)
		draw.SimpleText("x", "FPGAToolScreenAppFont", 231, 7, Color(10,10,10,255), 0, 0)

		--Program name
		draw.SimpleText(tool_program_name, "FPGAToolScreenHexFont", 10, 38, Color(10,10,10,255), 0, 0)
		--Program size
		if tool_program_size < 1024 then
			draw.SimpleText(tool_program_size.."B", "FPGAToolScreenHexFont", 246, 38, Color(50,50,50,255), 2, 0)
		else
			draw.SimpleText(math.floor(tool_program_size/1024).."kB", "FPGAToolScreenHexFont", 246, 38, Color(50,50,50,255), 2, 0)
		end


		--Hex panel
		surface.SetDrawColor(200, 200, 200, 255)
		surface.DrawRect(5, 60, 256-10, 256-65)

		--Hex address
		draw.SimpleText("Offset", "FPGAToolScreenSmallHexFont", 15, 65, Color(0,0,191,255), 0, 0)
		draw.SimpleText("00 01 02 03 04 05 06 07", "FPGAToolScreenSmallHexFont", 75, 65, Color(0,0,191,255), 0, 0)
		local y = 0
		for i=tool_program_start, tool_program_size, 8 do
			draw.SimpleText(string.format(" %04X", i), "FPGAToolScreenSmallHexFont", 15, 82 + y * 20, Color(0,0,191,255), 0, 0)
			y = y + 1
		end

		--Hex data
		for line = 0, 7 do
			local text = ""
			for i=1, 8 do
				local c = string.byte(tool_program_bytes, line * 8 + i)
				if c then
					text = text .. string.format("%02X", c) .. " "
				end
			end
			draw.SimpleText(text, "FPGAToolScreenSmallHexFont", 75, 82 + line * 20, Color(0,0,0,255), 0, 0)
		end

	end
end