 
****************************************
Report : area
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:55:02 2024
****************************************

Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)

Number of ports:                        10250
Number of nets:                         38157
Number of cells:                        29317
Number of combinational cells:          27043
Number of sequential cells:              2203
Number of macros/black boxes:               0
Number of buf/inv:                       7174
Number of references:                      19

Combinational area:              14821.474750
Buf/Inv area:                     2046.040842
Noncombinational area:            2641.222729
Macro/Black Box area:                0.000000
Net Interconnect area:           25114.450569

Total cell area:                 17462.697479
Total area:                      42577.148048

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                        17462.6975    100.0     49.4172     1.1988  0.0000  riscv_core
core_clock_gate_i                     1.0212      0.0      0.0000     1.0212  0.0000  cluster_clock_gating
cs_registers_i                      563.9688      3.2    420.3792   105.5832  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
cs_registers_i/add_775               38.0064      0.2     38.0064     0.0000  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
debug_unit_i                        261.8268      1.5    178.8876    82.9392  0.0000  riscv_debug_unit
ex_stage_i                         7833.4476     44.9     52.1256     8.3916  0.0000  riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   2397.1116     13.7   1329.5136     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0
ex_stage_i/alu_i/add_168             86.3580      0.5     86.3580     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
ex_stage_i/alu_i/add_182             78.1884      0.4     78.1884     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
ex_stage_i/alu_i/alu_ff_i            29.7036      0.2     29.7036     0.0000  0.0000  alu_ff
ex_stage_i/alu_i/alu_popcnt_i        74.1036      0.4     74.1036     0.0000  0.0000  alu_popcnt
ex_stage_i/alu_i/int_div_div_i      625.6848      3.6    256.9428   128.2716  0.0000  riscv_alu_div
ex_stage_i/alu_i/int_div_div_i/add_107
                                     78.7212      0.5     78.7212     0.0000  0.0000  riscv_alu_div_DW01_add_0
ex_stage_i/alu_i/int_div_div_i/r76
                                     52.2588      0.3     52.2588     0.0000  0.0000  riscv_alu_div_DW01_cmp6_0
ex_stage_i/alu_i/int_div_div_i/sub_100
                                     37.1184      0.2     37.1184     0.0000  0.0000  riscv_alu_div_DW01_sub_1
ex_stage_i/alu_i/int_div_div_i/sub_107
                                     72.3720      0.4     72.3720     0.0000  0.0000  riscv_alu_div_DW01_sub_0
ex_stage_i/alu_i/sll_881             31.8792      0.2     31.8792     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
ex_stage_i/alu_i/sll_882            141.6804      0.8    141.6804     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
ex_stage_i/mult_i                  5375.8188     30.8    307.1148     4.7952  0.0000  riscv_mult_SHARED_DSP_MULT0
ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2
                                     83.8716      0.5     83.8716     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_15
ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2
                                     78.7212      0.5     78.7212     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_12
ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4
                                     76.8564      0.4     76.8564     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_4
ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2
                                     78.7212      0.5     78.7212     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_0
ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2
                                     79.9200      0.5     79.9200     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_16
ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2
                                     78.7212      0.5     78.7212     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_14
ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4
                                     75.5244      0.4     75.5244     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_5
ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2
                                     78.7212      0.5     78.7212     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_1
ex_stage_i/mult_i/add_2_root_add_269_4
                                     47.2860      0.3     47.2860     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_7
ex_stage_i/mult_i/add_3_root_add_269_4
                                     45.2436      0.3     45.2436     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_6
ex_stage_i/mult_i/mult_113          735.2196      4.2    692.0628     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
ex_stage_i/mult_i/mult_113/FS_1      43.1568      0.2     43.1568     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_17
ex_stage_i/mult_i/mult_230         1293.5052      7.4   1293.5052     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
ex_stage_i/mult_i/mult_264          201.3096      1.2    180.1752     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
ex_stage_i/mult_i/mult_264/FS_1      21.1344      0.1     21.1344     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_8
ex_stage_i/mult_i/mult_265          201.5760      1.2    180.4416     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
ex_stage_i/mult_i/mult_265/FS_1      21.1344      0.1     21.1344     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_9
ex_stage_i/mult_i/mult_266          201.3096      1.2    180.1752     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
ex_stage_i/mult_i/mult_266/FS_1      21.1344      0.1     21.1344     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_10
ex_stage_i/mult_i/mult_267          201.5760      1.2    180.4416     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
ex_stage_i/mult_i/mult_267/FS_1      21.1344      0.1     21.1344     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_11
ex_stage_i/mult_i/mult_280          737.0844      4.2    699.0780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
ex_stage_i/mult_i/mult_280/FS_1      38.0064      0.2     38.0064     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_2
ex_stage_i/mult_i/mult_281          737.0844      4.2    699.0780     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
ex_stage_i/mult_i/mult_281/FS_1      38.0064      0.2     38.0064     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_3
ex_stage_i/mult_i/sll_101            31.6572      0.2     31.6572     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
id_stage_i                         6876.0503     39.4   1053.1236   454.4340  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
id_stage_i/add_536                   51.0156      0.3     51.0156     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
id_stage_i/add_537                   42.0912      0.2     42.0912     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
id_stage_i/add_580                   73.3488      0.4     73.3488     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
id_stage_i/add_581                   71.4840      0.4     71.4840     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
id_stage_i/controller_i             123.2544      0.7    114.8628     8.3916  0.0000  riscv_controller_FPU0
id_stage_i/decoder_i                292.3740      1.7    292.3740     0.0000  0.0000  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
id_stage_i/hwloop_regs_i            511.6656      2.9    207.8808   230.1696  0.0000  riscv_hwloop_regs_N_REGS2
id_stage_i/hwloop_regs_i/sub_103     36.8076      0.2     36.8076     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_1
id_stage_i/hwloop_regs_i/sub_103_G2
                                     36.8076      0.2     36.8076     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_0
id_stage_i/int_controller_i          19.0476      0.1      9.4572     9.5904  0.0000  riscv_int_controller_PULP_SECURE0
id_stage_i/r162                      73.7928      0.4     73.7928     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
id_stage_i/registers_i             4046.1275     23.2   2856.9180  1189.2096  0.0000  riscv_register_file_ADDR_WIDTH6_FPU0
id_stage_i/sll_468                   27.7500      0.2     27.7500     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
id_stage_i/sub_468                   36.5412      0.2     36.5412     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
if_stage_i                         1431.1896      8.2    183.2388    87.5568  0.0000  riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
if_stage_i/compressed_decoder_i     114.8628      0.7    114.8628     0.0000  0.0000  riscv_compressed_decoder_FPU0
if_stage_i/hwloop_controller_i      117.6156      0.7     53.7684     0.0000  0.0000  riscv_hwloop_controller_N_REGS2
if_stage_i/hwloop_controller_i/eq_64
                                     31.9236      0.2     31.9236     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
if_stage_i/hwloop_controller_i/eq_64_G2
                                     31.9236      0.2     31.9236     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
if_stage_i/prefetch_32_prefetch_buffer_i
                                    927.9156      5.3    149.6280    44.3556  0.0000  riscv_prefetch_buffer
if_stage_i/prefetch_32_prefetch_buffer_i/add_115
                                     34.9428      0.2     34.9428     0.0000  0.0000  riscv_prefetch_buffer_DW01_add_0
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i
                                    698.9892      4.0    425.8404   237.3624  0.0000  riscv_fetch_fifo
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182
                                     35.7864      0.2     35.7864     0.0000  0.0000  riscv_fetch_fifo_DW01_inc_0
load_store_unit_i                   444.5772      2.5    304.0512    47.9520  0.0000  riscv_load_store_unit
load_store_unit_i/add_463_aco        78.7212      0.5     78.7212     0.0000  0.0000  riscv_load_store_unit_DW01_add_0
load_store_unit_i/mult_add_463_aco
                                     13.8528      0.1     13.8528     0.0000  0.0000  riscv_load_store_unit_DW02_mult_0
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  14821.4748  2641.2227  0.0000

1
