// Seed: 3739085356
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output uwire id_3,
    output tri   id_4
);
  tri0 id_6 = id_2;
  module_2 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input supply0 id_2,
    output wand id_3
);
  logic id_5 = id_0;
  always id_1 = #id_6 id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
  assign id_3 = 1;
endmodule
module module_2 (
    input  uwire id_0
    , id_3,
    output wand  id_1
);
  wire id_4;
  assign module_0.id_0 = 0;
endmodule
